# ğŸš€ SystemVerilog RISC-V RV32I MCU SoC

\<div align="center"\>

\<img src="[https://img.shields.io/badge/Architecture-RISC--V\_RV32I-purple?style=flat\&logo=riscv](https://www.google.com/search?q=https://img.shields.io/badge/Architecture-RISC--V_RV32I-purple%3Fstyle%3Dflat%26logo%3Driscv)" /\>
\<img src="[https://img.shields.io/badge/Bus\_Protocol-AMBA\_APB-orange?style=flat](https://www.google.com/search?q=https://img.shields.io/badge/Bus_Protocol-AMBA_APB-orange%3Fstyle%3Dflat)" /\>
\<img src="[https://img.shields.io/badge/Language-SystemVerilog-green?style=flat\&logo=systemverilog](https://www.google.com/search?q=https://img.shields.io/badge/Language-SystemVerilog-green%3Fstyle%3Dflat%26logo%3Dsystemverilog)" /\>
\<img src="[https://img.shields.io/badge/Verification-UVM\_Style\_OOP-blue?style=flat](https://www.google.com/search?q=https://img.shields.io/badge/Verification-UVM_Style_OOP-blue%3Fstyle%3Dflat)" /\>
\<img src="[https://img.shields.io/badge/Platform-Xilinx\_Vivado-red?style=flat\&logo=xilinx](https://www.google.com/search?q=https://img.shields.io/badge/Platform-Xilinx_Vivado-red%3Fstyle%3Dflat%26logo%3Dxilinx)" /\>

<br>

**32-bit RISC-V CPU Core + APB Interconnect + Peripherals (GPIO, UART)**<br>
ë‹¨ì¼ ì‚¬ì´í´ CPU ì½”ì–´ì™€ í‘œì¤€ ë²„ìŠ¤ í”„ë¡œí† ì½œì„ ê¸°ë°˜ìœ¼ë¡œ ì„¤ê³„ëœ FPGA ì„ë² ë””ë“œ MCU ì‹œìŠ¤í…œ

\</div\>

-----

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog**ë¥¼ ì‚¬ìš©í•˜ì—¬ **RISC-V RV32I (Base Integer Instruction Set)** ì•„í‚¤í…ì²˜ë¥¼ êµ¬í˜„í•œ í”„ë¡œì„¸ì„œ ì„¤ê³„ì…ë‹ˆë‹¤. CPU ì½”ì–´ëŠ” **Control Unit**ê³¼ **DataPath**ë¡œ ëª…í™•íˆ ë¶„ë¦¬ë˜ì–´ ìˆìœ¼ë©°, ìµœìƒìœ„ ëª¨ë“ˆì¸ `MCU`ì—ì„œ **AMBA APB í”„ë¡œí† ì½œ**ì„ í†µí•´ ë©”ëª¨ë¦¬ ë° ë‹¤ì–‘í•œ ì£¼ë³€ì¥ì¹˜(UART, GPIO)ì™€ í†µí•©ë˜ì–´ ì‹¤ì œ ì„ë² ë””ë“œ ì–´í”Œë¦¬ì¼€ì´ì…˜ì„ ì‹¤í–‰í•  ìˆ˜ ìˆëŠ” SoC êµ¬ì¡°ë¥¼ ê°–ì¶”ê³  ìˆìŠµë‹ˆë‹¤.

### âœ¨ í•µì‹¬ ì„¤ê³„ íŠ¹ì§• (Key Features)

  * **RISC-V Core:** ì‚°ìˆ /ë…¼ë¦¬, ë©”ëª¨ë¦¬, ë¶„ê¸° ë“± RV32I ëª…ë ¹ì–´ ì…‹ì„ ì™„ë²½íˆ ì§€ì›í•˜ëŠ” ë‹¨ì¼ ì‚¬ì´í´ í”„ë¡œì„¸ì„œ.
  * **Bus System:** í‘œì¤€ **AMBA APB 3.0 Protocol**ì„ êµ¬í˜„í•œ Master Bridgeë¥¼ í†µí•´ ì‹œìŠ¤í…œ í™•ì¥ì„± í™•ë³´[cite: 1312].
  * **Memory Architecture:**
      * **Instruction Memory (ROM):** í”„ë¡œê·¸ë¨ ì½”ë“œ ì €ì¥ (Read Only).
      * **Data Memory (RAM):** APB ìŠ¬ë ˆì´ë¸Œë¡œ ë™ì‘í•˜ëŠ” 4KB ë°ì´í„° ì €ì¥ì†Œ.
  * **Peripherals:**
      * [cite_start]**GPIO:** GPO(LED ì œì–´), GPI(Switch ì…ë ¥), GPIO(ì–‘ë°©í–¥ ì…ì¶œë ¥) ëª¨ë“ˆ íƒ‘ì¬[cite: 1377].
      * [cite_start]**UART:** ì†¡ìˆ˜ì‹ (Tx/Rx) FIFO ë° ìƒíƒœ ë ˆì§€ìŠ¤í„°ë¥¼ ê°–ì¶˜ ì‹œë¦¬ì–¼ í†µì‹  ì»¨íŠ¸ë¡¤ëŸ¬[cite: 135].
  * [cite_start]**Advanced Verification:** Transaction, Driver, Monitor, Scoreboard í´ë˜ìŠ¤ë¥¼ í™œìš©í•œ **Constrained Random Verification** í™˜ê²½ êµ¬ì¶•[cite: 1153].

-----

## ğŸ—ï¸ 2. ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ (System Architecture)

### 2.1 MCU Top-Level Diagram

CPUëŠ” ëª…ë ¹ì–´ ë²„ìŠ¤ì™€ ë°ì´í„° ë²„ìŠ¤ê°€ ë¶„ë¦¬ëœ Harvard Architecture êµ¬ì¡°ë¥¼ ê°€ì§€ë©°, ë°ì´í„° ë²„ìŠ¤ëŠ” APB Bridgeë¥¼ í†µí•´ ì£¼ë³€ ì¥ì¹˜ë“¤ê³¼ ì—°ê²°ë©ë‹ˆë‹¤.

```mermaid
graph TD
    subgraph "MCU (Micro Controller Unit)"
        CPU["RISC-V CPU Core"] -->|Instr Addr| ROM["Instruction Memory (ROM)"]
        ROM -->|Instr Code| CPU
        
        CPU -->|System Bus| BRIDGE["APB Master Bridge"]
        
        BRIDGE -->|PSEL0| RAM["Data Memory (RAM)"]
        BRIDGE -->|PSEL1| GPO["GPO (LEDs)"]
        BRIDGE -->|PSEL2| GPI["GPI (Switches)"]
        BRIDGE -->|PSEL3| GPIO["GPIO (Bidirectional)"]
        BRIDGE -->|PSEL4| UART["UART Controller"]
    end
```

### 2.2 APB Memory Map

[cite_start]`APB_Master` ë‚´ë¶€ì˜ ë””ì½”ë”(`APB_Decoder`)ì— ì˜í•´ ì£¼ì†Œ ê³µê°„ì´ ë‹¤ìŒê³¼ ê°™ì´ í• ë‹¹ë©ë‹ˆë‹¤ [cite: 1343-1348].

| Slave Device | Base Address | Description | PSEL Index |
| :--- | :--- | :--- | :---: |
| **RAM** | `0x1000_0000` | ë°ì´í„° ë©”ëª¨ë¦¬ (Read/Write) | PSEL0 |
| **GPO** | `0x1000_1000` | ì¶œë ¥ í¬íŠ¸ (LED Control) | PSEL1 |
| **GPI** | `0x1000_2000` | ì…ë ¥ í¬íŠ¸ (Switch Input) | PSEL2 |
| **GPIO** | `0x1000_3000` | ë²”ìš© ì–‘ë°©í–¥ ì…ì¶œë ¥ í¬íŠ¸ | PSEL3 |
| **UART** | `0x1000_4000` | ì‹œë¦¬ì–¼ í†µì‹  (Tx/Rx Data & Status) | PSEL4 |

-----

## ğŸ’» 3. CPU ìƒì„¸ ê¸°ëŠ¥ ëª…ì„¸ (Detailed Specification)

ê° ëª…ë ¹ì–´ íƒ€ì…ë³„ \*\*ë°ì´í„° íë¦„(Data Flow)\*\*ê³¼ **ì œì–´ ì‹ í˜¸(Control Signal)** ë™ì‘ ë°©ì‹ì…ë‹ˆë‹¤.

### 3.1 R-Type (Register-Register)

ë ˆì§€ìŠ¤í„° ê°„ì˜ ì‚°ìˆ  ë° ë…¼ë¦¬ ì—°ì‚°ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `ADD`, `SUB`, `SLL`, `SLT`, `XOR`, `SRL`, `OR`, `AND` ë“±.
  * **Data Flow:**
    1.  ROMì—ì„œ ëª…ë ¹ì–´ë¥¼ ì¸ì¶œ(Fetch)í•©ë‹ˆë‹¤.
    2.  Register Fileì—ì„œ `rs1`, `rs2` ë°ì´í„°ë¥¼ ì½ì–´ ALUë¡œ ì „ë‹¬í•©ë‹ˆë‹¤.
    3.  [cite_start]ALU ì—°ì‚° ê²°ê³¼ê°€ MUX(0ë²ˆ ì…ë ¥)ë¥¼ í†µí•´ ë‹¤ì‹œ Register File(`rd`)ì— ì €ì¥ë©ë‹ˆë‹¤[cite: 359].
  * **Control Signals:**
      * `reg_wr_en = 1`: ì—°ì‚° ê²°ê³¼ë¥¼ ì €ì¥í•˜ê¸° ìœ„í•´ í™œì„±í™”.
      * `aluSrcMuxSel = 0`: ë‘ ë²ˆì§¸ í”¼ì—°ì‚°ìë¡œ ë ˆì§€ìŠ¤í„°ê°’(`rs2`) ì„ íƒ.
      * `RegWdataSel = 0`: ALU ê²°ê³¼ë¥¼ ì €ì¥ ë°ì´í„°ë¡œ ì„ íƒ.

### 3.2 I-Type (Immediate / Load)

ìƒìˆ˜ ì—°ì‚° ë˜ëŠ” ë©”ëª¨ë¦¬ ë¡œë“œ ëª…ë ¹ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `ADDI`, `ANDI`, `LB`, `LW`, `JALR` ë“±.
  * **Data Flow (Arithmetic):**
    1.  `rs1` ê°’ê³¼ í™•ì¥ëœ `imm` ê°’ì´ ALUì—ì„œ ì—°ì‚°ë©ë‹ˆë‹¤.
    2.  ê²°ê³¼ê°€ Register Fileì— ì €ì¥ë©ë‹ˆë‹¤.
  * **Data Flow (Load):**
    1.  ALUì—ì„œ `rs1 + imm` ì£¼ì†Œë¥¼ ê³„ì‚°í•©ë‹ˆë‹¤.
    2.  [cite_start]APB Busë¥¼ í†µí•´ RAMì˜ í•´ë‹¹ ì£¼ì†Œ ë°ì´í„°ë¥¼ ì½ì–´ MUX(1ë²ˆ ì…ë ¥)ë¥¼ í†µí•´ Register Fileì— ì €ì¥í•©ë‹ˆë‹¤[cite: 358].
  * **Control Signals (Load):**
      * `reg_wr_en = 1`: ë°ì´í„° ì €ì¥ì„ ìœ„í•´ í™œì„±í™”.
      * `aluSrcMuxSel = 1`: ì£¼ì†Œ ê³„ì‚°ì„ ìœ„í•´ ìƒìˆ˜(`imm`) ì„ íƒ.
      * `RegWdataSel = 1`: ë©”ëª¨ë¦¬ì—ì„œ ì½ì€ ë°ì´í„°(`busRData`) ì„ íƒ.

### 3.3 S-Type (Store)

ë ˆì§€ìŠ¤í„°ì˜ ê°’ì„ ë©”ëª¨ë¦¬ì— ì €ì¥í•©ë‹ˆë‹¤.

  * **Instructions:** `SB` (Byte), `SH` (Half), `SW` (Word).
  * **Data Flow:**
    1.  `rs1 + imm`ì„ í†µí•´ ì €ì¥í•  ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ ê³„ì‚°í•©ë‹ˆë‹¤.
    2.  `rs2`ì˜ ê°’ì„ RAM(ë˜ëŠ” Peripheral)ì˜ ë°ì´í„° í¬íŠ¸ë¡œ ì „ë‹¬í•©ë‹ˆë‹¤.
  * **Control Signals:**
      * [cite_start]`d_wr_en (busWe) = 1`: ë²„ìŠ¤ ì“°ê¸° í™œì„±í™”[cite: 229].
      * `aluSrcMuxSel = 1`: ì£¼ì†Œ ê³„ì‚°ìš© ìƒìˆ˜ ì„ íƒ.

### 3.4 B-Type (Branch)

ì¡°ê±´ë¶€ ë¶„ê¸°ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `BEQ`, `BNE`, `BLT`, `BGE` ë“±.
  * **Data Flow:**
    1.  ë¹„êµê¸°(Comparator)ê°€ `rs1`ê³¼ `rs2`ë¥¼ ë¹„êµí•˜ì—¬ `b_taken` ì‹ í˜¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
    2.  [cite_start]`b_taken`ì´ ì°¸ì´ë©´ `PC = PC + imm`, ê±°ì§“ì´ë©´ `PC = PC + 4`ë¡œ ì—…ë°ì´íŠ¸ë©ë‹ˆë‹¤[cite: 366].
  * **Control Signals:**
      * `branch = 1`: ë¶„ê¸° ëª…ë ¹ì–´ì„ì„ ì•Œë¦¼.
      * `aluSrcMuxSel = 0`: ë¹„êµë¥¼ ìœ„í•´ ë ˆì§€ìŠ¤í„°ê°’ ì„ íƒ.

### 3.5 U-Type (Upper Immediate)

ìƒìœ„ 20ë¹„íŠ¸ ìƒìˆ˜ë¥¼ ì²˜ë¦¬í•©ë‹ˆë‹¤.

  * **Instructions:** `LUI`, `AUIPC`.
  * **Data Flow:**
    1.  20ë¹„íŠ¸ `imm`ì„ 32ë¹„íŠ¸ë¡œ í™•ì¥(í•˜ìœ„ 12ë¹„íŠ¸ 0)í•©ë‹ˆë‹¤.
    2.  `LUI`: í™•ì¥ëœ ê°’ì„ ê·¸ëŒ€ë¡œ ì €ì¥. `AUIPC`: `PC + imm` ê°’ì„ ì €ì¥.
  * **Control Signals (LUI):**
      * `RegWdataSel = 2`: ALUë¥¼ ê±°ì¹˜ì§€ ì•Šì€ Immediate ê°’ ì„ íƒ.

### 3.6 J-Type (Jump)

ë¬´ì¡°ê±´ ì í”„ ë° ë³µê·€ ì£¼ì†Œ ì €ì¥ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `JAL`, `JALR`.
  * **Data Flow:**
    1.  ì í”„í•  ì£¼ì†Œ(`PC + imm` ë˜ëŠ” `rs1 + imm`)ë¥¼ ê³„ì‚°í•˜ì—¬ PCë¥¼ ì—…ë°ì´íŠ¸í•©ë‹ˆë‹¤.
    2.  ë³µê·€ ì£¼ì†Œ(`PC + 4`)ë¥¼ Register Fileì— ì €ì¥í•©ë‹ˆë‹¤.
  * **Control Signals:**
      * `jal = 1`: PC ì í”„ í™œì„±í™”.
      * `RegWdataSel = 4`: `PC + 4` ê°’ì„ ì €ì¥ ë°ì´í„°ë¡œ ì„ íƒ.

-----

## ğŸ”Œ 4. ë²„ìŠ¤ ë° ì£¼ë³€ì¥ì¹˜ ìƒì„¸ ì„¤ê³„ (Bus & Peripherals Detail)

### 4.1 APB Master Bridge (`APB_Master.sv`)

CPUì˜ ì œì–´ ì‹ í˜¸(`busWe`, `addr`, `wdata`)ë¥¼ ë°›ì•„ í‘œì¤€ APB í”„ë¡œí† ì½œì˜ 3ë‹¨ê³„ ìƒíƒœ ë¨¸ì‹ ìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤.

  * [cite_start]**FSM State Machine** [cite: 1329-1338]:
    1.  **IDLE:** ì „ì†¡ ìš”ì²­(`transfer`) ëŒ€ê¸°. ìš”ì²­ ì‹œ ì£¼ì†Œì™€ ë°ì´í„°ë¥¼ ë˜ì¹˜í•˜ê³  `SETUP`ìœ¼ë¡œ ì²œì´.
    2.  **SETUP:** `PSELx`ë¥¼ í™œì„±í™”í•˜ê³  `PENABLE`ì„ 0ìœ¼ë¡œ ì„¤ì •. ë‹¤ìŒ í´ëŸ­ì— `ACCESS`ë¡œ ì²œì´.
    3.  **ACCESS:** `PENABLE`ì„ 1ë¡œ ì„¤ì •. ìŠ¬ë ˆì´ë¸Œì˜ `PREADY`ê°€ 1ì´ ë  ë•Œê¹Œì§€ ëŒ€ê¸° í›„ `IDLE`ë¡œ ë³µê·€.
  * **Address Decoder:** `addr[15:12]` ë¹„íŠ¸ë¥¼ ë””ì½”ë”©í•˜ì—¬ 5ê°œì˜ Slave ì¤‘ í•˜ë‚˜ë¥¼ ì„ íƒ(`PSEL0`\~`PSEL4`)í•©ë‹ˆë‹¤.

### 4.2 UART Controller (`UART_ph.sv`)

APB ë²„ìŠ¤ì™€ UART ëª¨ë“ˆ ê°„ì˜ ì¸í„°í˜ì´ìŠ¤ë¥¼ ë‹´ë‹¹í•˜ë©°, ë‚´ë¶€ ë ˆì§€ìŠ¤í„°ë¥¼ í†µí•´ ì œì–´ë©ë‹ˆë‹¤.

  * [cite_start]**Internal Register Map** [cite: 146-147]:
      * `0x00` (Write): **TX Data Register**. ê°’ì„ ì“°ë©´ `tx_start` ì‹ í˜¸ê°€ ë°œìƒí•˜ì—¬ ì „ì†¡ ì‹œì‘.
      * `0x04` (Read): **RX Data Register**. ìˆ˜ì‹ ëœ ë°ì´í„°ê°€ ì €ì¥ë¨.
      * `0x08` (Read): **Status Register**. `bit[0]: tx_busy`, `bit[1]: rx_data_ready`.
  * **Baud Rate Gen:** 100MHz ì‹œìŠ¤í…œ í´ëŸ­ì„ ë¶„ì£¼í•˜ì—¬ 9600bps í†µì‹  ì†ë„ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.

### 4.3 GPIO Modules (`GPIO.sv`, `GPO.sv`, `GPI.sv`)

  * **GPO:** CPUê°€ ì“´ ë°ì´í„°ë¥¼ ë ˆì§€ìŠ¤í„°ì— ì €ì¥í•˜ê³  ì™¸ë¶€ LEDë¡œ ì¶œë ¥í•©ë‹ˆë‹¤.
  * **GPI:** ì™¸ë¶€ ìŠ¤ìœ„ì¹˜ ì…ë ¥ì„ ë²„í¼ë§í•˜ì—¬ CPUê°€ ì½ì„ ìˆ˜ ìˆë„ë¡ í•©ë‹ˆë‹¤.
  * [cite_start]**GPIO:** Tri-state ë²„í¼ë¥¼ ì‚¬ìš©í•˜ì—¬ ì…ì¶œë ¥ ë°©í–¥ ì œì–´ê°€ ê°€ëŠ¥í•œ ì–‘ë°©í–¥ í¬íŠ¸ì…ë‹ˆë‹¤[cite: 1391].

-----

## ğŸ§ª 5. ê²€ì¦ ë° ì‹œë®¬ë ˆì´ì…˜ (Verification)

ì´ í”„ë¡œì íŠ¸ëŠ” ë‘ ê°€ì§€ ë ˆë²¨ì˜ ê²€ì¦ í™˜ê²½ì„ ì œê³µí•©ë‹ˆë‹¤.

### 5.1 SystemVerilog OOP Testbench (`tb_master_uart.sv`)

APB ë²„ìŠ¤ì™€ UART ì£¼ë³€ì¥ì¹˜ë¥¼ ì¤‘ì ì ìœ¼ë¡œ ê²€ì¦í•˜ê¸° ìœ„í•´ **í´ë˜ìŠ¤ ê¸°ë°˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜**ë¥¼ ë„ì…í–ˆìŠµë‹ˆë‹¤.

  * [cite_start]**Transaction Class:** `rand` í‚¤ì›Œë“œë¥¼ ì‚¬ìš©í•˜ì—¬ ì£¼ì†Œì™€ ë°ì´í„°ë¥¼ ëœë¤ ìƒì„±í•˜ë©°, `constraint`ë¥¼ í†µí•´ ìœ íš¨í•œ ì£¼ì†Œ ë²”ìœ„(TX/RX Reg)ë¥¼ ì œí•œí•©ë‹ˆë‹¤[cite: 1153].
  * **Automatic Checking:** `Driver`ê°€ APBë¡œ ë°ì´í„°ë¥¼ ì“°ê³ , `Monitor`ê°€ UART Tx ë¼ì¸ì„ ìƒ˜í”Œë§í•˜ì—¬ ë°ì´í„°ê°€ ì¼ì¹˜í•˜ëŠ”ì§€ ìë™ìœ¼ë¡œ ë¹„êµ(Self-Checking)í•©ë‹ˆë‹¤.
      * **Scenario:** Random Address Access, TX/RX Loopback Test.

### 5.2 System Integration Test (`tb_rv32i.sv`)

`ROM.sv`ì— ë‚´ì¥ëœ ì–´ì…ˆë¸”ë¦¬ ì½”ë“œë¥¼ ì‹¤í–‰í•˜ì—¬ CPUì˜ ëª…ë ¹ì–´ ì²˜ë¦¬ ëŠ¥ë ¥ê³¼ ì „ì²´ SoC ë™ì‘ì„ ê²€ì¦í•©ë‹ˆë‹¤.

  * `ADD`, `SUB`, `AND`, `OR` ë“± ì‚°ìˆ  ë…¼ë¦¬ ì—°ì‚° ê²€ì¦.
  * `SB`, `SW`, `LB`, `LW`ë¥¼ í†µí•œ ë©”ëª¨ë¦¬ R/W í…ŒìŠ¤íŠ¸.
  * `BEQ`, `JAL` ë“± ë¶„ê¸° ëª…ë ¹ì–´ë¥¼ í†µí•œ PC ì œì–´ íë¦„ í™•ì¸.

-----

## ğŸ“‚ 6. ë””ë ‰í† ë¦¬ êµ¬ì¡° (Directory Structure)

```text
ğŸ“¦ RISCV-SoC-Project
 â”£ ğŸ“‚ src
 â”ƒ â”£ ğŸ“‚ core              # CPU Core Logic
 â”ƒ â”ƒ â”£ ğŸ“œ CPU_RV32I.sv    # CPU Top Module
 â”ƒ â”ƒ â”£ ğŸ“œ ControlUnit.sv  # Instruction Decoder & FSM
 â”ƒ â”ƒ â”£ ğŸ“œ DataPath.sv     # ALU, Registers, PC Logic
 â”ƒ â”ƒ â”— ğŸ“œ defines.sv      # Opcode Definitions
 â”ƒ â”£ ğŸ“‚ bus               # Bus Interconnect
 â”ƒ â”ƒ â”£ ğŸ“œ APB_Master.sv   # APB Bridge Controller
 â”ƒ â”ƒ â”— ğŸ“œ APB_Slave.sv    # Generic APB Slave Interface
 â”ƒ â”£ ğŸ“‚ peripheral        # IO Modules
 â”ƒ â”ƒ â”£ ğŸ“œ GPO.sv          # General Purpose Output (LED)
 â”ƒ â”ƒ â”£ ğŸ“œ GPI.sv          # General Purpose Input (Switch)
 â”ƒ â”ƒ â”£ ğŸ“œ GPIO.sv         # Bidirectional IO
 â”ƒ â”ƒ â”£ ğŸ“œ UART_ph.sv      # UART Controller Wrapper
 â”ƒ â”ƒ â”— ğŸ“œ RAM.sv          # Data Memory (APB Slave)
 â”ƒ â”£ ğŸ“œ ROM.sv            # Instruction Memory
 â”ƒ â”— ğŸ“œ MCU.sv            # [System Top] SoC Integration
 â”£ ğŸ“‚ sim                 # Verification
 â”ƒ â”£ ğŸ“œ tb_rv32i.sv       # System Level Simulation
 â”ƒ â”— ğŸ“œ tb_master_uart.sv # UVM-style Bus Verification
 â”— ğŸ“œ MY_Basys-3-Master.xdc # FPGA Constraints
```

-----

## ğŸš€ 7. ì‹¤í–‰ ê°€ì´ë“œ (How to Run)

1.  **Vivado ì‹¤í–‰:** Xilinx Vivado Design Suiteë¥¼ ì‹¤í–‰í•˜ê³  **Basys 3** ë³´ë“œë¥¼ íƒ€ê²Ÿìœ¼ë¡œ í”„ë¡œì íŠ¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
2.  **íŒŒì¼ ì¶”ê°€:** `src` ë° `sim` í´ë” ë‚´ì˜ ëª¨ë“  `.sv` íŒŒì¼ê³¼ `.xdc` íŒŒì¼ì„ í”„ë¡œì íŠ¸ì— ì¶”ê°€í•©ë‹ˆë‹¤.
3.  **ì‹œë®¬ë ˆì´ì…˜ ìˆ˜í–‰:**
      * **SoC ì „ì²´ ê²€ì¦:** `tb_rv32i.sv`ë¥¼ Topìœ¼ë¡œ ì„¤ì • í›„ `Run Behavioral Simulation` ì‹¤í–‰.
      * **Bus/UART ê²€ì¦:** `tb_master_uart.sv`ë¥¼ Topìœ¼ë¡œ ì„¤ì • í›„ `Run Behavioral Simulation` ì‹¤í–‰.
4.  **FPGA êµ¬í˜„:** `Run Synthesis` -\> `Run Implementation` -\> `Generate Bitstream`ì„ ì°¨ë¡€ë¡œ ì‹¤í–‰í•˜ì—¬ í•˜ë“œì›¨ì–´ì— ë°°í¬í•©ë‹ˆë‹¤.

-----

> *Designed with SystemVerilog for RISC-V Architecture Study*

```
```
