synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Thu Oct 05 14:13:55 2023


Command Line:  synthesis -f P3050FG_impl1_lattice.synproj -gui -msgset C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A (Function Generator)/P3050FG/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A (Function Generator)/P3050FG/impl1 (searchpath added)
-p C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A (Function Generator)/P3050FG (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A (Function Generator)/P3050FG/Main.vhd
NGD file = P3050FG_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/Nathan Sayer/Documents/OSI/KiCad/A305001A (Function Generator)/P3050FG/impl1". VHDL-1504
Analyzing VHDL file c:/users/nathan sayer/documents/osi/kicad/a305001a (function generator)/p3050fg/main.vhd. VHDL-1481
INFO - synthesis: c:/users/nathan sayer/documents/osi/kicad/a305001a (function generator)/p3050fg/main.vhd(10): analyzing entity main. VHDL-1012
INFO - synthesis: c:/users/nathan sayer/documents/osi/kicad/a305001a (function generator)/p3050fg/main.vhd(59): analyzing architecture behavior. VHDL-1010
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
c:/users/nathan sayer/documents/osi/kicad/a305001a (function generator)/p3050fg/main.vhd(10): executing main(behavior)

WARNING - synthesis: c:/users/nathan sayer/documents/osi/kicad/a305001a (function generator)/p3050fg/main.vhd(55): replacing existing netlist main(behavior). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.
WARNING - synthesis: I/O Port DAC1B 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC1C 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC1D 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC1E 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC1F 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC1G 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC1H 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2A 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2B 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2C 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2D 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2E 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2F 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2G 's net has no driver and is unused.
WARNING - synthesis: I/O Port DAC2H 's net has no driver and is unused.
WARNING - synthesis: I/O Port UPLOAD 's net has no driver and is unused.
WARNING - synthesis: I/O Port EMPTY 's net has no driver and is unused.
WARNING - synthesis: I/O Port ACTIV 's net has no driver and is unused.
######## Missing driver on net DAC1B. Patching with GND.
######## Missing driver on net DAC1C. Patching with GND.
######## Missing driver on net DAC1D. Patching with GND.
######## Missing driver on net DAC1E. Patching with GND.
######## Missing driver on net DAC1F. Patching with GND.
######## Missing driver on net DAC1G. Patching with GND.
######## Missing driver on net DAC1H. Patching with GND.
######## Missing driver on net DAC2A. Patching with GND.
######## Missing driver on net DAC2B. Patching with GND.
######## Missing driver on net DAC2C. Patching with GND.
######## Missing driver on net DAC2D. Patching with GND.
######## Missing driver on net DAC2E. Patching with GND.
######## Missing driver on net DAC2F. Patching with GND.
######## Missing driver on net DAC2G. Patching with GND.
######## Missing driver on net DAC2H. Patching with GND.
######## Missing driver on net UPLOAD. Patching with GND.
######## Missing driver on net EMPTY. Patching with GND.
######## Missing driver on net ACTIV. Patching with GND.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file P3050FG_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 14 of 7209 (0 % )
CCU2D => 7
FD1S3AX => 3
FD1S3IX => 11
GSR => 1
IB => 1
LUT4 => 13
OB => 39
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CK_c, loads : 16
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n177, loads : 14
  Net : Clock_Divider.count_12, loads : 2
  Net : Clock_Divider.count_11, loads : 2
  Net : Clock_Divider.count_10, loads : 2
  Net : Clock_Divider.count_9, loads : 2
  Net : Clock_Divider.count_8, loads : 2
  Net : Clock_Divider.count_7, loads : 2
  Net : Clock_Divider.count_6, loads : 2
  Net : Clock_Divider.count_5, loads : 2
  Net : Clock_Divider.count_4, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CK_c]                    |  200.000 MHz|  104.800 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 75.641  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.469  secs
--------------------------------------------------------------
