Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  1 09:55:20 2024
| Host         : LAPTOP-90IBO783 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   228 |
|    Minimum number of control sets                        |   228 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   485 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   228 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     9 |
| >= 16              |    92 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             564 |          177 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             361 |          153 |
| Yes          | No                    | No                     |            3090 |          881 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1348 |          414 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                Enable Signal                                                                                               |                                                                                                       Set/Reset Signal                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgSinTableArray_ce0                                                               |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgSinTableArray_9bit_0_ce0                                                        |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_tpgHlsDataFlow_Block_entry36_proc_U0/push                                                                                                            |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bPassThru_1_loc_channel_U/U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg/push                                                                              |                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                   |                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/DPtpgBarSelYuv_709_y_U/E[0]                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/DPtpgBarArray_U/ap_enable_reg_pp0_iter23_reg                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xCount_5_0                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xCount_5_0[9]_i_1_n_3                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/Q[1]                                                                                                                             |                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/bckgndId_read_reg_689_reg[3]                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                 |                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/E[0]                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_CS_fsm_reg[4]_0[0]                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln774_reg_910_reg[0]_0[0]                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/empty_n_reg[0]                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xCount_5_0                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xCount_5_0[5]_i_1_n_3                                                                                |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/yCount_1                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_CS_fsm_reg[0]_1[0]                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/E[0]                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/bckgndId_read_reg_689_reg[3]_0                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/bckgndId_read_reg_689_reg[3]_1                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/p_0_2_0_0_0218_lcssa227_fu_2100                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_predicate_pred1610_state23_reg_1                                                                  |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/bckgndId_read_reg_689_reg[0]                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln1655_reg_4288[7]_i_1_n_3                                                                     |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/push_0                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/ap_CS_fsm_reg[4]                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/push_0                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_CS_fsm_reg[4]                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/zonePlateVAddr0                                                                    |                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/zonePlateVAddr0                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_enable_reg_pp0_iter4_reg_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/E[0]                                                                               |                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_predicate_pred1628_state22_reg_0[0]                                             |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_CS_fsm_reg[3]_2[0]                                                              |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_CS_fsm_reg[3]_1[0]                                                              |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_CS_fsm_reg[3]_0[0]                                                              |                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_CS_fsm_reg[3]_3[0]                                                              |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_predicate_pred1740_state23_reg_0[0]                                             |                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                             |                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070[7]_i_1_n_3                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/full_n_reg[0]                                                                      |                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                         | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/hdata0                                                                                                                                |                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3630                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/rampVal_10                                                                                                                            |                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/r_reg_4065[7]_i_1_n_3                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/rampVal_20                                                                                                                            |                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/mac_muladd_8ns_5ns_16ns_17_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7_U/SS[0] |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgTartanBarArray_U/E[0]                                                           |                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                 |                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/select_ln1311_reg_4303                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_enable_reg_pp0_iter3_reg_0[0]                                        |                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/entry_proc_U0/E[0]                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/select_ln1314_reg_4212                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/E[0]                                                                                                                                  | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/yCount                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter23_reg[0]                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xCount_0[9]_i_2_n_3                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/bckgndId_read_reg_689_reg[0][0]                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/grp_reg_ap_uint_10_s_fu_1212/E[0]                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter23_reg_1[0]                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/yCount_20                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/cmp_i287_reg_1127_reg[0][0]                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xCount_3_0[9]_i_2_n_3                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/SR[0]                                                       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/yCount_3                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter23_reg_0[0]                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                7 |             11 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/xBar_0[10]_i_2_n_3                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/bckgndId_read_reg_689_reg[3][0]                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val13_read                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                             |                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                   |                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/j_fu_124[0]_i_2_n_3                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_NS_fsm1                                                                       |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_CS_fsm_state1                                               |                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                          |                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgBarSelYuv_y_U/E[0]                                                              |                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/reg_10480                                                                          |                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/ap_NS_fsm[3]                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/ap_NS_fsm10_out                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/flow_control_loop_pipe_sequential_init_U/E[0]                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/flow_control_loop_pipe_sequential_init_U/SR[0]                                            |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/ap_NS_fsm[3]                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/push                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U/E[0]                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U/SR[0]                                            |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3630                                                |                                                                                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                    |                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/zonePlateVDelta[0]_i_1_n_3                                                         |                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/full_n_reg[0]                                                           |                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                            |                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                            |                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/push                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                         | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_phi_reg_pp0_iter7_hHatch_reg_10260                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                            |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/full_n_reg                                                  |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/E[0]                                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0                                                                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_enable_reg_pp0_iter5_reg_0[0]                                                   |                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/p_0_2_0_0_0218_lcssa227_fu_2100                                                    |                                                                                                                                                                                                                              |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                  |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/ap_CS_fsm_state2                                                                                                                 |                                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                    |                                                                                                                                                                                                                              |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/DPtpgBarSelYuv_709_y_U/E[0]                                                        |                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_CS_fsm_reg[4]_1[0]                                                   |                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                      |                                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_reg_887_pp0_iter2_reg_reg[0]_0[0]                           |                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                         |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/ap_CS_fsm_state6                                                                                                                 |                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/Q[0]                                                                                                                             |                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/push                                                                               |                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/E[0]                                                                    |                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                  |                                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/push_0                                                                             |                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/p_0_0_0_0_0450591_lcssa618_i_fu_88                                                                                               |                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                       |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                      |                                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/grp_reg_ap_uint_10_s_fu_1212/ap_ce_reg                                             |                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/entry_proc_U0/ap_sync_reg_entry_proc_U0_ap_ready_reg_0[0]                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                             | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_reg_887_pp0_iter1_reg_reg[0]_0[0]                           |                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/ap_CS_fsm_state3                                                                                                                                                                   | design_1_i/v_tpg_0/inst/count_new_0_reg_394                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/p_5_in                                                                  |                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/count_new_0_reg_394                                                                                                                                                                | design_1_i/v_tpg_0/inst/s                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                             |                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140                    |                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln774_reg_910_reg[0]_1[0]                                                     |                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/E[0]                                                                               |                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/bSerie0                                                                            |                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/ap_CS_fsm_state2                                                                                                                                                                   |                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_condition_226                                                                   |                                                                                                                                                                                                                              |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                      |                                                                                                                                                                                                                              |                9 |             35 |         3.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/push_0                                                                  |                                                                                                                                                                                                                              |               11 |             40 |         3.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/push_0                                                                  |                                                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                  |               12 |             41 |         3.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                             |               13 |             42 |         3.23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                      |                                                                                                                                                                                                                              |               13 |             43 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val13_read                                                                              |                                                                                                                                                                                                                              |               12 |             46 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                          |                                                                                                                                                                                                                              |                8 |             47 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                                              |                8 |             47 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                                              |                8 |             48 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0] |                                                                                                                                                                                                                              |               15 |             48 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                                                              |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                                                              |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                                                                              |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/Q[0]                                                                                                                                  |                                                                                                                                                                                                                              |               19 |             49 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone                                                        |                                                                                                                                                                                                                              |               26 |             62 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/push                                                                                                                             |                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                      |               26 |             66 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/push                                                                                                                             |                                                                                                                                                                                                                              |               20 |             74 |         3.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/entry_proc_U0/push                                                                                                                                     |                                                                                                                                                                                                                              |               13 |             96 |         7.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/ap_block_pp0_stage0_subdone                                             |                                                                                                                                                                                                                              |               34 |            119 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_phi_reg_pp0_iter15_hHatch_reg_10260                                             |                                                                                                                                                                                                                              |               38 |            124 |         3.26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_block_pp0_stage0_subdone                                             |                                                                                                                                                                                                                              |               42 |            136 |         3.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/push                                                                                                                                  |                                                                                                                                                                                                                              |               47 |            157 |         3.34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                   |               77 |            162 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                              |               40 |            172 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/ap_CS_fsm_state4                                                                                                                                                                   |                                                                                                                                                                                                                              |               55 |            200 |         3.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                |                                                                                                                                                                                                                              |              134 |            537 |         4.01 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                            |                                                                                                                                                                                                                              |              178 |            565 |         3.17 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


