0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sim_1/new/TB_Register.sv,1731928079,systemVerilog,,,,TB_Register,,,,,,,,
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sim_1/new/TB_n_bit_register.sv,1731936209,systemVerilog,,,,TB_n_bit_register2,,,,,,,,
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/imports/new/D Flip_Flop.sv,1731924470,systemVerilog,,/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/new/Design_Register.sv,,DFlip_Flop,,,,,,,,
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/imports/new/Dlatch.sv,1731929228,systemVerilog,,/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sim_1/new/TB_Register.sv,,Dlatch,,,,,,,,
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/new/Design_Register.sv,1731933424,systemVerilog,,/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/imports/new/Dlatch.sv,,Design_Register,,,,,,,,
/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sources_1/new/n_bit_register.sv,1731935714,systemVerilog,,/home/it/Desktop/Chapter2/Lab3/project_9/project_9.srcs/sim_1/new/TB_n_bit_register.sv,,n_bit_register,,,,,,,,
