// Seed: 775695594
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input wor id_7,
    input supply0 id_8
);
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  uwire id_3
);
  wire id_5;
  module_0(
      id_1, id_3, id_1, id_3, id_3, id_3, id_0, id_0, id_3
  );
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_18 = id_6;
  and (id_9, id_16, id_21, id_6, id_5, id_13, id_15, id_7, id_19, id_8, id_23, id_24, id_12);
  module_2(
      id_23, id_19, id_16, id_5, id_17, id_8, id_19, id_24, id_23, id_9
  );
endmodule
