{"vcs1":{"timestamp_begin":1730547357.920211905, "rt":2.25, "ut":0.47, "st":0.31}}
{"vcselab":{"timestamp_begin":1730547360.256093447, "rt":1.19, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1730547361.532320603, "rt":0.39, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730547357.111720989}
{"VCS_COMP_START_TIME": 1730547357.111720989}
{"VCS_COMP_END_TIME": 1730547363.626410957}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 330396}}
{"stitch_vcselab": {"peak_mem": 215152}}
