TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ../rtl/Reg.v
TOPLEVEL = Reg
MODULE = test_reg

include $(shell cocotb-config --makefiles)/Makefile.sim