// Seed: 3995007327
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    output wor id_6,
    output wire id_7
);
  always repeat (1) id_7 = id_4;
  timeunit 1ps;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4
);
  assign id_1 = id_2;
  module_0(
      id_3, id_3, id_4, id_3, id_0, id_1, id_3, id_4
  );
  wire id_6;
  assign id_1 = {id_0 + 1'h0};
endmodule
