/*******************************************************************
*                   LIBRARY :   delay_line_64tap     
*                   Comment :   This library was created by RS
*                   Update  :   version 0.1 on 09/06/2022
*   module delay_line_64tap( DGND, DVDD, in, out, sel );
********************************************************************/
library ( delay_line_64tap_tc ) {
    technology (cmos) ;
    delay_model : table_lookup ;
    date        : "09/06/2022" ;
    comment : "Copyright RS" ;
    revision    : 0.1 ;
    simulation  : true ;
    nom_process : 1 ;
    nom_temperature : 25;
    nom_voltage : 0.8;
    /* Define all power rails */
    voltage_map(DVDD, 0.8);
    voltage_map(DGND, 0);
     operating_conditions  (tc)  {
        process : 1 ;
        temperature :  25  ;
        voltage :  0.8  ;
        tree_type : "balanced_tree" ;
    }
     default_operating_conditions :  tc  ;
    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1mA" ;
    time_unit : "1ns" ;
    pulling_resistance_unit : "1kohm"; 
    define_cell_area (pad_drivers,pad_driver_sites) ;
    define_cell_area(bond_pads,pad_slots) ;
    library_features (report_delay_calculation);
    default_leakage_power_density : 0.0;
    default_fanout_load : 1;

  type(bus6) {
    base_type : array ;
    data_type : bit ;
    bit_width : 6 ;
    bit_from : 5 ;
    bit_to : 0 ;
    downto : true ;
  }

wire_load("ZeroWireload") {
resistance : 0.00001 ;
capacitance : 1 ;
area : 0
slope : 0 ;
fanout_length(1,0.0000)
fanout_length(2,0.0000)
fanout_length(3,0.0000)
fanout_length(4,0.0000)
fanout_length(5,0.0000)
fanout_length(6,0.0000)
fanout_length(7,0.0000)
fanout_length(8,0.0000)
fanout_length(9,0.0000)
fanout_length(10,0.0000)
fanout_length(11,0.0000)
fanout_length(12,0.0000)
fanout_length(13,0.0000)
fanout_length(14,0.0000)
fanout_length(15,0.0000)
fanout_length(16,0.0000)
fanout_length(17,0.0000)
fanout_length(18,0.0000)
fanout_length(19,0.0000)
fanout_length(20,0.0000)
}

wire_load_selection(WireAreaForZero){
wire_load_from_area(0, 113034, "ZeroWireload");
}

default_wire_load_selection : "WireAreaForZero";
default_wire_load : "ZeroWireload";
default_wire_load_mode : segmented;
in_place_swap_mode : match_footprint ;
                                   
default_max_transition :      0.401700
default_inout_pin_cap :       0.001
default_input_pin_cap :       0.001
default_output_pin_cap :      0.001

slew_lower_threshold_pct_rise :  30.00
slew_upper_threshold_pct_rise :  70.00
slew_derate_from_library :  0.50
input_threshold_pct_fall :  50.00
output_threshold_pct_fall :  50.00
input_threshold_pct_rise :  50.00
output_threshold_pct_rise :  50.00
slew_lower_threshold_pct_fall :  30.00
slew_upper_threshold_pct_fall :  70.00

        /* Added for DesignPower (Power Estimation). */
        leakage_power_unit : 1nW;
        default_cell_leakage_power : 0;


/********************************************************************/
cell (delay_line_64tap) {
 area : 300.0;  /* 10um*30um */

/**Input *****************************************************/
 pin(in) {
    direction : "input";
    related_ground_pin : DGND;
    related_power_pin : DVDD;
    capacitance : 0.002;
/*
    rise_capacitance : 0.002;
    fall_capacitance : 0.002;
*/
  }

 bus(sel) {
      bus_type : bus6 ;
      direction : input ;
      capacitance : 0.001 ;
    }

/**InOut *****************************************************/
 pg_pin(DVDD) {
  voltage_name : DVDD ;
  pg_type: primary_power;
   }
 pg_pin(DGND) {
  voltage_name : DGND ;
  pg_type: primary_ground;
   }

/**Output *****************************************************/
 pin(out) {
    direction : output;
    related_ground_pin : DGND;
    related_power_pin : DVDD;
    max_capacitance : 0.04;
    min_capacitance : 0.0003;
/*    timing () {  */

  }
} /* end of cell */  
}   /* END of lib */

