#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  9 11:20:02 2019
# Process ID: 16268
# Current directory: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5624 C:\Users\maade\Desktop\ECE 410 LAB\LAB 2\lab2-sd\Part4_Parkade\parkade\parkade.xpr
# Log file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/vivado.log
# Journal file: C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 831.055 ; gain = 213.102
update_compile_order -fileset sources_1
file mkdir C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new
file mkdir C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new
file mkdir C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new
file mkdir C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new
file mkdir C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new
file mkdir {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new}
close [ open {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new/parkade_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new/parkade_tb.vhd}}
update_compile_order -fileset sim_1
set_property top parkade_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'parkade_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj parkade_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parkade'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new/parkade_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parkade_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0595384b85743de9b5c361e77d8fb1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot parkade_tb_behav xil_defaultlib.parkade_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'clock_divider' remains a black-box since it has no binding entity [C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.srcs/sim_1/new/parkade_tb.vhd:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.parkade [parkade_default]
Compiling architecture behavioral of entity xil_defaultlib.parkade_tb
Built simulation snapshot parkade_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/maade/Desktop/ECE -notrace
couldn't read file "C:/Users/maade/Desktop/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  9 11:25:20 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 903.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "parkade_tb_behav -key {Behavioral:sim_1:Functional:parkade_tb} -tclbatch {parkade_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source parkade_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 924.457 ; gain = 20.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'parkade_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 924.457 ; gain = 20.770
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 948.570 ; gain = 13.945
save_wave_config {C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/maade/Desktop/ECE 410 LAB/LAB 2/lab2-sd/Part4_Parkade/parkade/parkade_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 950.117 ; gain = 1.547
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 11:27:21 2019...
