// Seed: 1850800256
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  logic id_2,
    output uwire id_3,
    input  tri   id_4,
    input  tri1  id_5,
    output logic id_6
);
  wire id_8;
  assign id_6 = id_2;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  reg  id_9;
  wire id_10;
  id_11(
      id_2 | id_3 | id_5
  );
  wand id_12 = id_1;
  initial id_6 <= id_9;
endmodule
