0.7
2020.1
May 27 2020
19:59:15
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/AESL_automem_key.v,1738835427,systemVerilog,,,,AESL_automem_key,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/AESL_automem_layer5_out.v,1738835427,systemVerilog,,,,AESL_automem_layer5_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/AESL_automem_padding_mask.v,1738835427,systemVerilog,,,,AESL_automem_padding_mask,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/AESL_automem_query.v,1738835427,systemVerilog,,,,AESL_automem_query,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/AESL_automem_value_r.v,1738835427,systemVerilog,,,,AESL_automem_value_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1738835428,systemVerilog,,,,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject.v,1738835347,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_am_submul_16s_16s_34_1_1.v,1738835400,systemVerilog,,,,myproject_am_submul_16s_16s_34_1_1;myproject_am_submul_16s_16s_34_1_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s.v,1738835324,systemVerilog,,,,myproject_bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s.v,1738835311,systemVerilog,,,,myproject_dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s.v,1738835287,systemVerilog,,,,myproject_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_inv_table.v,1738835400,systemVerilog,,,,myproject_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_inv_table;myproject_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_inv_table_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_mul_16s_16s_32_1_1.v,1738835400,systemVerilog,,,,myproject_mul_16s_16s_32_1_1;myproject_mul_16s_16s_32_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_mul_mul_11ns_16s_27_1_1.v,1738835400,systemVerilog,,,,myproject_mul_mul_11ns_16s_27_1_1;myproject_mul_mul_11ns_16s_27_1_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_11ns_27_1_1.v,1738835400,systemVerilog,,,,myproject_mul_mul_16s_11ns_27_1_1;myproject_mul_mul_16s_11ns_27_1_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_27s_43_1_1.v,1738835400,systemVerilog,,,,myproject_mul_mul_16s_27s_43_1_1;myproject_mul_mul_16s_27s_43_1_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s.v,1738835104,systemVerilog,,,,myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s_exp_table.v,1738835400,systemVerilog,,,,myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s_exp_table;myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s_exp_table_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_q_perm_V.v,1738835400,systemVerilog,,,,myproject_q_perm_V;myproject_q_perm_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_qk_V.v,1738835400,systemVerilog,,,,myproject_qk_V;myproject_qk_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_qk_norm_V.v,1738835400,systemVerilog,,,,myproject_qk_norm_V;myproject_qk_norm_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s.v,1738835335,systemVerilog,,,,myproject_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s.v,1738835093,systemVerilog,,,,myproject_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s.v,1738835094,systemVerilog,,,,myproject_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/myproject_prj/solution1/sim/verilog/myproject_v_perm_V.v,1738835400,systemVerilog,,,,myproject_v_perm_V;myproject_v_perm_V_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
