// Seed: 3291085347
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3
);
  uwire id_5, id_6, id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6
  );
  assign id_5 = id_7;
  assign id_5 = 1;
  assign id_7 = id_7++;
  assign id_2 = 1;
  assign id_7 = id_0 - 1;
  wire id_8;
endmodule
