set_max_delay 10 -rise -rise_from [get_ports clk2] -to adder1 -rise_to adder1 -ignore_clock_latency -reset_path
