
STM32H750B-LIGHTRANGER8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011674  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08011918  08011918  00012918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011e70  08011e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011e78  08011e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08011e7c  08011e7c  00012e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  24000000  08011e80  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  240001dc  0801205c  000131dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  2400023c  080120bc  0001323c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ed8  2400029c  0801211c  0001329c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24001174  0801211c  00014174  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001329c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fcce  00000000  00000000  000132ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004881  00000000  00000000  00042f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023c8  00000000  00000000  00047820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001bea  00000000  00000000  00049be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00043ecf  00000000  00000000  0004b7d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e739  00000000  00000000  0008f6a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001ae2e3  00000000  00000000  000bddda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0026c0bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b270  00000000  00000000  0026c100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  00277370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400029c 	.word	0x2400029c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080118fc 	.word	0x080118fc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002a0 	.word	0x240002a0
 80002dc:	080118fc 	.word	0x080118fc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9a2 	b.w	8000a64 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	460c      	mov	r4, r1
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d14e      	bne.n	8000852 <__udivmoddi4+0xaa>
 80007b4:	4694      	mov	ip, r2
 80007b6:	458c      	cmp	ip, r1
 80007b8:	4686      	mov	lr, r0
 80007ba:	fab2 f282 	clz	r2, r2
 80007be:	d962      	bls.n	8000886 <__udivmoddi4+0xde>
 80007c0:	b14a      	cbz	r2, 80007d6 <__udivmoddi4+0x2e>
 80007c2:	f1c2 0320 	rsb	r3, r2, #32
 80007c6:	4091      	lsls	r1, r2
 80007c8:	fa20 f303 	lsr.w	r3, r0, r3
 80007cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007d0:	4319      	orrs	r1, r3
 80007d2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007d6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007da:	fa1f f68c 	uxth.w	r6, ip
 80007de:	fbb1 f4f7 	udiv	r4, r1, r7
 80007e2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007e6:	fb07 1114 	mls	r1, r7, r4, r1
 80007ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007ee:	fb04 f106 	mul.w	r1, r4, r6
 80007f2:	4299      	cmp	r1, r3
 80007f4:	d90a      	bls.n	800080c <__udivmoddi4+0x64>
 80007f6:	eb1c 0303 	adds.w	r3, ip, r3
 80007fa:	f104 30ff 	add.w	r0, r4, #4294967295
 80007fe:	f080 8112 	bcs.w	8000a26 <__udivmoddi4+0x27e>
 8000802:	4299      	cmp	r1, r3
 8000804:	f240 810f 	bls.w	8000a26 <__udivmoddi4+0x27e>
 8000808:	3c02      	subs	r4, #2
 800080a:	4463      	add	r3, ip
 800080c:	1a59      	subs	r1, r3, r1
 800080e:	fa1f f38e 	uxth.w	r3, lr
 8000812:	fbb1 f0f7 	udiv	r0, r1, r7
 8000816:	fb07 1110 	mls	r1, r7, r0, r1
 800081a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800081e:	fb00 f606 	mul.w	r6, r0, r6
 8000822:	429e      	cmp	r6, r3
 8000824:	d90a      	bls.n	800083c <__udivmoddi4+0x94>
 8000826:	eb1c 0303 	adds.w	r3, ip, r3
 800082a:	f100 31ff 	add.w	r1, r0, #4294967295
 800082e:	f080 80fc 	bcs.w	8000a2a <__udivmoddi4+0x282>
 8000832:	429e      	cmp	r6, r3
 8000834:	f240 80f9 	bls.w	8000a2a <__udivmoddi4+0x282>
 8000838:	4463      	add	r3, ip
 800083a:	3802      	subs	r0, #2
 800083c:	1b9b      	subs	r3, r3, r6
 800083e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000842:	2100      	movs	r1, #0
 8000844:	b11d      	cbz	r5, 800084e <__udivmoddi4+0xa6>
 8000846:	40d3      	lsrs	r3, r2
 8000848:	2200      	movs	r2, #0
 800084a:	e9c5 3200 	strd	r3, r2, [r5]
 800084e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000852:	428b      	cmp	r3, r1
 8000854:	d905      	bls.n	8000862 <__udivmoddi4+0xba>
 8000856:	b10d      	cbz	r5, 800085c <__udivmoddi4+0xb4>
 8000858:	e9c5 0100 	strd	r0, r1, [r5]
 800085c:	2100      	movs	r1, #0
 800085e:	4608      	mov	r0, r1
 8000860:	e7f5      	b.n	800084e <__udivmoddi4+0xa6>
 8000862:	fab3 f183 	clz	r1, r3
 8000866:	2900      	cmp	r1, #0
 8000868:	d146      	bne.n	80008f8 <__udivmoddi4+0x150>
 800086a:	42a3      	cmp	r3, r4
 800086c:	d302      	bcc.n	8000874 <__udivmoddi4+0xcc>
 800086e:	4290      	cmp	r0, r2
 8000870:	f0c0 80f0 	bcc.w	8000a54 <__udivmoddi4+0x2ac>
 8000874:	1a86      	subs	r6, r0, r2
 8000876:	eb64 0303 	sbc.w	r3, r4, r3
 800087a:	2001      	movs	r0, #1
 800087c:	2d00      	cmp	r5, #0
 800087e:	d0e6      	beq.n	800084e <__udivmoddi4+0xa6>
 8000880:	e9c5 6300 	strd	r6, r3, [r5]
 8000884:	e7e3      	b.n	800084e <__udivmoddi4+0xa6>
 8000886:	2a00      	cmp	r2, #0
 8000888:	f040 8090 	bne.w	80009ac <__udivmoddi4+0x204>
 800088c:	eba1 040c 	sub.w	r4, r1, ip
 8000890:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000894:	fa1f f78c 	uxth.w	r7, ip
 8000898:	2101      	movs	r1, #1
 800089a:	fbb4 f6f8 	udiv	r6, r4, r8
 800089e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008a2:	fb08 4416 	mls	r4, r8, r6, r4
 80008a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008aa:	fb07 f006 	mul.w	r0, r7, r6
 80008ae:	4298      	cmp	r0, r3
 80008b0:	d908      	bls.n	80008c4 <__udivmoddi4+0x11c>
 80008b2:	eb1c 0303 	adds.w	r3, ip, r3
 80008b6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ba:	d202      	bcs.n	80008c2 <__udivmoddi4+0x11a>
 80008bc:	4298      	cmp	r0, r3
 80008be:	f200 80cd 	bhi.w	8000a5c <__udivmoddi4+0x2b4>
 80008c2:	4626      	mov	r6, r4
 80008c4:	1a1c      	subs	r4, r3, r0
 80008c6:	fa1f f38e 	uxth.w	r3, lr
 80008ca:	fbb4 f0f8 	udiv	r0, r4, r8
 80008ce:	fb08 4410 	mls	r4, r8, r0, r4
 80008d2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008d6:	fb00 f707 	mul.w	r7, r0, r7
 80008da:	429f      	cmp	r7, r3
 80008dc:	d908      	bls.n	80008f0 <__udivmoddi4+0x148>
 80008de:	eb1c 0303 	adds.w	r3, ip, r3
 80008e2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e6:	d202      	bcs.n	80008ee <__udivmoddi4+0x146>
 80008e8:	429f      	cmp	r7, r3
 80008ea:	f200 80b0 	bhi.w	8000a4e <__udivmoddi4+0x2a6>
 80008ee:	4620      	mov	r0, r4
 80008f0:	1bdb      	subs	r3, r3, r7
 80008f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008f6:	e7a5      	b.n	8000844 <__udivmoddi4+0x9c>
 80008f8:	f1c1 0620 	rsb	r6, r1, #32
 80008fc:	408b      	lsls	r3, r1
 80008fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000902:	431f      	orrs	r7, r3
 8000904:	fa20 fc06 	lsr.w	ip, r0, r6
 8000908:	fa04 f301 	lsl.w	r3, r4, r1
 800090c:	ea43 030c 	orr.w	r3, r3, ip
 8000910:	40f4      	lsrs	r4, r6
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	0c38      	lsrs	r0, r7, #16
 8000918:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800091c:	fbb4 fef0 	udiv	lr, r4, r0
 8000920:	fa1f fc87 	uxth.w	ip, r7
 8000924:	fb00 441e 	mls	r4, r0, lr, r4
 8000928:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800092c:	fb0e f90c 	mul.w	r9, lr, ip
 8000930:	45a1      	cmp	r9, r4
 8000932:	fa02 f201 	lsl.w	r2, r2, r1
 8000936:	d90a      	bls.n	800094e <__udivmoddi4+0x1a6>
 8000938:	193c      	adds	r4, r7, r4
 800093a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800093e:	f080 8084 	bcs.w	8000a4a <__udivmoddi4+0x2a2>
 8000942:	45a1      	cmp	r9, r4
 8000944:	f240 8081 	bls.w	8000a4a <__udivmoddi4+0x2a2>
 8000948:	f1ae 0e02 	sub.w	lr, lr, #2
 800094c:	443c      	add	r4, r7
 800094e:	eba4 0409 	sub.w	r4, r4, r9
 8000952:	fa1f f983 	uxth.w	r9, r3
 8000956:	fbb4 f3f0 	udiv	r3, r4, r0
 800095a:	fb00 4413 	mls	r4, r0, r3, r4
 800095e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000962:	fb03 fc0c 	mul.w	ip, r3, ip
 8000966:	45a4      	cmp	ip, r4
 8000968:	d907      	bls.n	800097a <__udivmoddi4+0x1d2>
 800096a:	193c      	adds	r4, r7, r4
 800096c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000970:	d267      	bcs.n	8000a42 <__udivmoddi4+0x29a>
 8000972:	45a4      	cmp	ip, r4
 8000974:	d965      	bls.n	8000a42 <__udivmoddi4+0x29a>
 8000976:	3b02      	subs	r3, #2
 8000978:	443c      	add	r4, r7
 800097a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800097e:	fba0 9302 	umull	r9, r3, r0, r2
 8000982:	eba4 040c 	sub.w	r4, r4, ip
 8000986:	429c      	cmp	r4, r3
 8000988:	46ce      	mov	lr, r9
 800098a:	469c      	mov	ip, r3
 800098c:	d351      	bcc.n	8000a32 <__udivmoddi4+0x28a>
 800098e:	d04e      	beq.n	8000a2e <__udivmoddi4+0x286>
 8000990:	b155      	cbz	r5, 80009a8 <__udivmoddi4+0x200>
 8000992:	ebb8 030e 	subs.w	r3, r8, lr
 8000996:	eb64 040c 	sbc.w	r4, r4, ip
 800099a:	fa04 f606 	lsl.w	r6, r4, r6
 800099e:	40cb      	lsrs	r3, r1
 80009a0:	431e      	orrs	r6, r3
 80009a2:	40cc      	lsrs	r4, r1
 80009a4:	e9c5 6400 	strd	r6, r4, [r5]
 80009a8:	2100      	movs	r1, #0
 80009aa:	e750      	b.n	800084e <__udivmoddi4+0xa6>
 80009ac:	f1c2 0320 	rsb	r3, r2, #32
 80009b0:	fa20 f103 	lsr.w	r1, r0, r3
 80009b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009b8:	fa24 f303 	lsr.w	r3, r4, r3
 80009bc:	4094      	lsls	r4, r2
 80009be:	430c      	orrs	r4, r1
 80009c0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009c4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009c8:	fa1f f78c 	uxth.w	r7, ip
 80009cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009d0:	fb08 3110 	mls	r1, r8, r0, r3
 80009d4:	0c23      	lsrs	r3, r4, #16
 80009d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009da:	fb00 f107 	mul.w	r1, r0, r7
 80009de:	4299      	cmp	r1, r3
 80009e0:	d908      	bls.n	80009f4 <__udivmoddi4+0x24c>
 80009e2:	eb1c 0303 	adds.w	r3, ip, r3
 80009e6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009ea:	d22c      	bcs.n	8000a46 <__udivmoddi4+0x29e>
 80009ec:	4299      	cmp	r1, r3
 80009ee:	d92a      	bls.n	8000a46 <__udivmoddi4+0x29e>
 80009f0:	3802      	subs	r0, #2
 80009f2:	4463      	add	r3, ip
 80009f4:	1a5b      	subs	r3, r3, r1
 80009f6:	b2a4      	uxth	r4, r4
 80009f8:	fbb3 f1f8 	udiv	r1, r3, r8
 80009fc:	fb08 3311 	mls	r3, r8, r1, r3
 8000a00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a04:	fb01 f307 	mul.w	r3, r1, r7
 8000a08:	42a3      	cmp	r3, r4
 8000a0a:	d908      	bls.n	8000a1e <__udivmoddi4+0x276>
 8000a0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a14:	d213      	bcs.n	8000a3e <__udivmoddi4+0x296>
 8000a16:	42a3      	cmp	r3, r4
 8000a18:	d911      	bls.n	8000a3e <__udivmoddi4+0x296>
 8000a1a:	3902      	subs	r1, #2
 8000a1c:	4464      	add	r4, ip
 8000a1e:	1ae4      	subs	r4, r4, r3
 8000a20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a24:	e739      	b.n	800089a <__udivmoddi4+0xf2>
 8000a26:	4604      	mov	r4, r0
 8000a28:	e6f0      	b.n	800080c <__udivmoddi4+0x64>
 8000a2a:	4608      	mov	r0, r1
 8000a2c:	e706      	b.n	800083c <__udivmoddi4+0x94>
 8000a2e:	45c8      	cmp	r8, r9
 8000a30:	d2ae      	bcs.n	8000990 <__udivmoddi4+0x1e8>
 8000a32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a3a:	3801      	subs	r0, #1
 8000a3c:	e7a8      	b.n	8000990 <__udivmoddi4+0x1e8>
 8000a3e:	4631      	mov	r1, r6
 8000a40:	e7ed      	b.n	8000a1e <__udivmoddi4+0x276>
 8000a42:	4603      	mov	r3, r0
 8000a44:	e799      	b.n	800097a <__udivmoddi4+0x1d2>
 8000a46:	4630      	mov	r0, r6
 8000a48:	e7d4      	b.n	80009f4 <__udivmoddi4+0x24c>
 8000a4a:	46d6      	mov	lr, sl
 8000a4c:	e77f      	b.n	800094e <__udivmoddi4+0x1a6>
 8000a4e:	4463      	add	r3, ip
 8000a50:	3802      	subs	r0, #2
 8000a52:	e74d      	b.n	80008f0 <__udivmoddi4+0x148>
 8000a54:	4606      	mov	r6, r0
 8000a56:	4623      	mov	r3, r4
 8000a58:	4608      	mov	r0, r1
 8000a5a:	e70f      	b.n	800087c <__udivmoddi4+0xd4>
 8000a5c:	3e02      	subs	r6, #2
 8000a5e:	4463      	add	r3, ip
 8000a60:	e730      	b.n	80008c4 <__udivmoddi4+0x11c>
 8000a62:	bf00      	nop

08000a64 <__aeabi_idiv0>:
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b0b4      	sub	sp, #208	@ 0xd0
 8000a6c:	af04      	add	r7, sp, #16
int main(void)
 8000a6e:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000a72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  /* USER CODE BEGIN 1 */
int i=0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
uint8_t Space[] = " - ";
 8000a7c:	4b7d      	ldr	r3, [pc, #500]	@ (8000c74 <main+0x20c>)
 8000a7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a82:	f002 fd3f 	bl	8003504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a86:	f000 fb01 	bl	800108c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000a8a:	f000 fb8b 	bl	80011a4 <PeriphCommonClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8e:	f001 f92f 	bl	8001cf0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a92:	f000 fbb7 	bl	8001204 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000a96:	f000 fc2d 	bl	80012f4 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000a9a:	f000 fc8f 	bl	80013bc <MX_ADC3_Init>
  MX_ETH_Init();
 8000a9e:	f000 fcef 	bl	8001480 <MX_ETH_Init>
  MX_FDCAN1_Init();
 8000aa2:	f000 fd39 	bl	8001518 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000aa6:	f000 fd9b 	bl	80015e0 <MX_FDCAN2_Init>
  MX_FMC_Init();
 8000aaa:	f001 f8d3 	bl	8001c54 <MX_FMC_Init>
  MX_LTDC_Init();
 8000aae:	f000 fe3b 	bl	8001728 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000ab2:	f000 feeb 	bl	800188c <MX_QUADSPI_Init>
  MX_RTC_Init();
 8000ab6:	f000 ff15 	bl	80018e4 <MX_RTC_Init>
  MX_SAI2_Init();
 8000aba:	f000 ff3b 	bl	8001934 <MX_SAI2_Init>
  MX_SPI2_Init();
 8000abe:	f000 fff7 	bl	8001ab0 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8000ac2:	f001 f849 	bl	8001b58 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ac6:	f001 f893 	bl	8001bf0 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C4_Init();
 8000aca:	f000 fded 	bl	80016a8 <MX_I2C4_Init>
#define PREINIT_SUPPORTED

    lightranger8_t lightranger8;
  	lightranger8_cfg_t lightranger8_cfg;

    lightranger8_cfg_setup( &lightranger8_cfg );
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000ad4:	4694      	mov	ip, r2
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 fa54 	bl	8000f84 <lightranger8_cfg_setup.0>
    lightranger8_init( &lightranger8, &lightranger8_cfg );
 8000adc:	1d3a      	adds	r2, r7, #4
 8000ade:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ae2:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f000 fa7c 	bl	8000fe8 <lightranger8_init.1>



  /*-[ I2C Bus Scanning ]-*/
		snprintf(SendBuffer,BUFSIZE,"I2C Scanning started !\n\r");
 8000af0:	4a61      	ldr	r2, [pc, #388]	@ (8000c78 <main+0x210>)
 8000af2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000af6:	4861      	ldr	r0, [pc, #388]	@ (8000c7c <main+0x214>)
 8000af8:	f00d fb54 	bl	800e1a4 <sniprintf>
		HAL_UART_Transmit(&huart3,SendBuffer,strlen(SendBuffer),100);
 8000afc:	485f      	ldr	r0, [pc, #380]	@ (8000c7c <main+0x214>)
 8000afe:	f7ff fc3f 	bl	8000380 <strlen>
 8000b02:	4603      	mov	r3, r0
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	2364      	movs	r3, #100	@ 0x64
 8000b08:	495c      	ldr	r1, [pc, #368]	@ (8000c7c <main+0x214>)
 8000b0a:	485d      	ldr	r0, [pc, #372]	@ (8000c80 <main+0x218>)
 8000b0c:	f00a ff5f 	bl	800b9ce <HAL_UART_Transmit>

		 for(i=1; i<128; i++)
 8000b10:	2301      	movs	r3, #1
 8000b12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000b16:	e038      	b.n	8000b8a <main+0x122>
		 {
			 retval = HAL_I2C_IsDeviceReady(&hi2c4, (uint16_t)(i<<1), 3, 5);
 8000b18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	b299      	uxth	r1, r3
 8000b22:	2305      	movs	r3, #5
 8000b24:	2203      	movs	r2, #3
 8000b26:	4857      	ldr	r0, [pc, #348]	@ (8000c84 <main+0x21c>)
 8000b28:	f005 fb5a 	bl	80061e0 <HAL_I2C_IsDeviceReady>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b55      	ldr	r3, [pc, #340]	@ (8000c88 <main+0x220>)
 8000b32:	701a      	strb	r2, [r3, #0]
			 if (retval != HAL_OK) /* No ACK Received At That Address */
 8000b34:	4b54      	ldr	r3, [pc, #336]	@ (8000c88 <main+0x220>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d007      	beq.n	8000b4c <main+0xe4>
			 {
				 HAL_UART_Transmit(&huart3, Space, sizeof(Space), 100);
 8000b3c:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 8000b40:	2364      	movs	r3, #100	@ 0x64
 8000b42:	2204      	movs	r2, #4
 8000b44:	484e      	ldr	r0, [pc, #312]	@ (8000c80 <main+0x218>)
 8000b46:	f00a ff42 	bl	800b9ce <HAL_UART_Transmit>
 8000b4a:	e019      	b.n	8000b80 <main+0x118>
			 }
			 else if(retval == HAL_OK)
 8000b4c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c88 <main+0x220>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d115      	bne.n	8000b80 <main+0x118>
			 {
				 snprintf(SendBuffer,BUFSIZE,"0x%02X[0x%02X]", i, i<<1);
 8000b54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	9300      	str	r3, [sp, #0]
 8000b5c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b60:	4a4a      	ldr	r2, [pc, #296]	@ (8000c8c <main+0x224>)
 8000b62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b66:	4845      	ldr	r0, [pc, #276]	@ (8000c7c <main+0x214>)
 8000b68:	f00d fb1c 	bl	800e1a4 <sniprintf>
				HAL_UART_Transmit(&huart3,SendBuffer,strlen(SendBuffer),1);
 8000b6c:	4843      	ldr	r0, [pc, #268]	@ (8000c7c <main+0x214>)
 8000b6e:	f7ff fc07 	bl	8000380 <strlen>
 8000b72:	4603      	mov	r3, r0
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	2301      	movs	r3, #1
 8000b78:	4940      	ldr	r1, [pc, #256]	@ (8000c7c <main+0x214>)
 8000b7a:	4841      	ldr	r0, [pc, #260]	@ (8000c80 <main+0x218>)
 8000b7c:	f00a ff27 	bl	800b9ce <HAL_UART_Transmit>
		 for(i=1; i<128; i++)
 8000b80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b84:	3301      	adds	r3, #1
 8000b86:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000b8a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b8e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b90:	ddc2      	ble.n	8000b18 <main+0xb0>
			 }
		 }
			snprintf(SendBuffer,BUFSIZE,"I2C Scanning stopped !\n\r");
 8000b92:	4a3f      	ldr	r2, [pc, #252]	@ (8000c90 <main+0x228>)
 8000b94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b98:	4838      	ldr	r0, [pc, #224]	@ (8000c7c <main+0x214>)
 8000b9a:	f00d fb03 	bl	800e1a4 <sniprintf>
			HAL_UART_Transmit(&huart3,SendBuffer,strlen(SendBuffer),100);
 8000b9e:	4837      	ldr	r0, [pc, #220]	@ (8000c7c <main+0x214>)
 8000ba0:	f7ff fbee 	bl	8000380 <strlen>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	2364      	movs	r3, #100	@ 0x64
 8000baa:	4934      	ldr	r1, [pc, #208]	@ (8000c7c <main+0x214>)
 8000bac:	4834      	ldr	r0, [pc, #208]	@ (8000c80 <main+0x218>)
 8000bae:	f00a ff0e 	bl	800b9ce <HAL_UART_Transmit>


			//lightranger8_init( &lightranger8, &lightranger8_cfg );


			lightranger8_set_distance_mode( &lightranger8, LIGHTRANGER8_DISTANCE_MODE_MEDIUM);
 8000bb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bb6:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000bba:	4694      	mov	ip, r2
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f944 	bl	8000e4c <lightranger8_set_distance_mode.2>

			//lightranger8_set_measurement_timing_budget( &lightranger8, budget_us );


			    uint8_t dataBuffer[1];  // Buffer to hold the read data
				HAL_StatusTypeDef retval = HAL_I2C_Mem_Read(&hi2c4, (0x29 << 1), 0x010F, I2C_MEMADD_SIZE_16BIT, dataBuffer, 1, HAL_MAX_DELAY);
 8000bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc8:	9302      	str	r3, [sp, #8]
 8000bca:	2301      	movs	r3, #1
 8000bcc:	9301      	str	r3, [sp, #4]
 8000bce:	463b      	mov	r3, r7
 8000bd0:	9300      	str	r3, [sp, #0]
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	f240 120f 	movw	r2, #271	@ 0x10f
 8000bd8:	2152      	movs	r1, #82	@ 0x52
 8000bda:	482a      	ldr	r0, [pc, #168]	@ (8000c84 <main+0x21c>)
 8000bdc:	f005 f9e6 	bl	8005fac <HAL_I2C_Mem_Read>
 8000be0:	4603      	mov	r3, r0
 8000be2:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb

			    snprintf(SendBuffer, BUFSIZE, "LIGHTRANGER ID: 0x%02X \n\r ",
			    dataBuffer[0]);
 8000be6:	783b      	ldrb	r3, [r7, #0]
			    snprintf(SendBuffer, BUFSIZE, "LIGHTRANGER ID: 0x%02X \n\r ",
 8000be8:	4a2a      	ldr	r2, [pc, #168]	@ (8000c94 <main+0x22c>)
 8000bea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bee:	4823      	ldr	r0, [pc, #140]	@ (8000c7c <main+0x214>)
 8000bf0:	f00d fad8 	bl	800e1a4 <sniprintf>

			    HAL_UART_Transmit(&huart3, (uint8_t*)SendBuffer, strlen(SendBuffer), 100);
 8000bf4:	4821      	ldr	r0, [pc, #132]	@ (8000c7c <main+0x214>)
 8000bf6:	f7ff fbc3 	bl	8000380 <strlen>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	2364      	movs	r3, #100	@ 0x64
 8000c00:	491e      	ldr	r1, [pc, #120]	@ (8000c7c <main+0x214>)
 8000c02:	481f      	ldr	r0, [pc, #124]	@ (8000c80 <main+0x218>)
 8000c04:	f00a fee3 	bl	800b9ce <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  lightranger8_start_measurement(&lightranger8, period_ms);
 8000c08:	4b23      	ldr	r3, [pc, #140]	@ (8000c98 <main+0x230>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c12:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000c16:	4694      	mov	ip, r2
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 f8f0 	bl	8000dfe <lightranger8_start_measurement.4>
/*
	  	  while ( lightranger8_get_interrupt_state( &lightranger8 ) != 0 ) {
	  		HAL_Delay(1);
	      }*/

	  			HAL_Delay(100);
 8000c1e:	2064      	movs	r0, #100	@ 0x64
 8000c20:	f002 fd02 	bl	8003628 <HAL_Delay>




	 	   //get distance
	 	  uint16_t distance = lightranger8_get_distance(&lightranger8);
 8000c24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c28:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000c2c:	4694      	mov	ip, r2
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 f8d2 	bl	8000dd8 <lightranger8_get_distance.8>
 8000c34:	4603      	mov	r3, r0
 8000c36:	f8a7 30b8 	strh.w	r3, [r7, #184]	@ 0xb8

	 	  //print distance
	 	 snprintf(SendBuffer, BUFSIZE, "Distance: %dcm\n\r", (distance / 10));
 8000c3a:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	@ 0xb8
 8000c3e:	4a17      	ldr	r2, [pc, #92]	@ (8000c9c <main+0x234>)
 8000c40:	fba2 2303 	umull	r2, r3, r2, r3
 8000c44:	08db      	lsrs	r3, r3, #3
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	4a15      	ldr	r2, [pc, #84]	@ (8000ca0 <main+0x238>)
 8000c4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c4e:	480b      	ldr	r0, [pc, #44]	@ (8000c7c <main+0x214>)
 8000c50:	f00d faa8 	bl	800e1a4 <sniprintf>
	 	  HAL_UART_Transmit(&huart3,SendBuffer,strlen(SendBuffer), 100);
 8000c54:	4809      	ldr	r0, [pc, #36]	@ (8000c7c <main+0x214>)
 8000c56:	f7ff fb93 	bl	8000380 <strlen>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	b29a      	uxth	r2, r3
 8000c5e:	2364      	movs	r3, #100	@ 0x64
 8000c60:	4906      	ldr	r1, [pc, #24]	@ (8000c7c <main+0x214>)
 8000c62:	4807      	ldr	r0, [pc, #28]	@ (8000c80 <main+0x218>)
 8000c64:	f00a feb3 	bl	800b9ce <HAL_UART_Transmit>
	 	  //clear interrupt
	 	  //lightranger8_system_interrupt_clear( &lightranger8 );


	 	  //delay
	 	  HAL_Delay(1000);
 8000c68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c6c:	f002 fcdc 	bl	8003628 <HAL_Delay>
  {
 8000c70:	bf00      	nop
 8000c72:	e7c9      	b.n	8000c08 <main+0x1a0>
 8000c74:	00202d20 	.word	0x00202d20
 8000c78:	08011944 	.word	0x08011944
 8000c7c:	24000f04 	.word	0x24000f04
 8000c80:	24000930 	.word	0x24000930
 8000c84:	240002b8 	.word	0x240002b8
 8000c88:	24001004 	.word	0x24001004
 8000c8c:	08011960 	.word	0x08011960
 8000c90:	08011970 	.word	0x08011970
 8000c94:	0801198c 	.word	0x0801198c
 8000c98:	24000000 	.word	0x24000000
 8000c9c:	cccccccd 	.word	0xcccccccd
 8000ca0:	080119a8 	.word	0x080119a8

08000ca4 <read_data_u16.5>:
    {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	@ 0x28
 8000ca8:	af04      	add	r7, sp, #16
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	460b      	mov	r3, r1
 8000cae:	817b      	strh	r3, [r7, #10]
 8000cb0:	f8c7 c004 	str.w	ip, [r7, #4]
    	retval = HAL_I2C_Mem_Read(&hi2c4,ctx->i2c_address,MEMORY_ADDRESS,I2C_MEMADD_SIZE_16BIT,bytes,2,HAL_MAX_DELAY
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	f8b3 107c 	ldrh.w	r1, [r3, #124]	@ 0x7c
 8000cba:	897a      	ldrh	r2, [r7, #10]
 8000cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc0:	9302      	str	r3, [sp, #8]
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	2302      	movs	r3, #2
 8000cce:	4809      	ldr	r0, [pc, #36]	@ (8000cf4 <read_data_u16.5+0x50>)
 8000cd0:	f005 f96c 	bl	8005fac <HAL_I2C_Mem_Read>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	4b07      	ldr	r3, [pc, #28]	@ (8000cf8 <read_data_u16.5+0x54>)
 8000cda:	701a      	strb	r2, [r3, #0]
    	return (uint16_t)bytes[0] << 8 | bytes[1];
 8000cdc:	7d3b      	ldrb	r3, [r7, #20]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	b21a      	sxth	r2, r3
 8000ce2:	7d7b      	ldrb	r3, [r7, #21]
 8000ce4:	b21b      	sxth	r3, r3
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	b21b      	sxth	r3, r3
 8000cea:	b29b      	uxth	r3, r3
    }
 8000cec:	4618      	mov	r0, r3
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	240002b8 	.word	0x240002b8
 8000cf8:	24001004 	.word	0x24001004

08000cfc <write_data_u8.3>:
    {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af04      	add	r7, sp, #16
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	460b      	mov	r3, r1
 8000d06:	817b      	strh	r3, [r7, #10]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	727b      	strb	r3, [r7, #9]
 8000d0c:	f8c7 c004 	str.w	ip, [r7, #4]
    	retval = HAL_I2C_Mem_Write(&hi2c4,ctx->i2c_address,MEMORY_ADDRESS,I2C_MEMADD_SIZE_16BIT,&data,1,HAL_MAX_DELAY
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	f8b3 107c 	ldrh.w	r1, [r3, #124]	@ 0x7c
 8000d16:	897a      	ldrh	r2, [r7, #10]
 8000d18:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1c:	9302      	str	r3, [sp, #8]
 8000d1e:	2301      	movs	r3, #1
 8000d20:	9301      	str	r3, [sp, #4]
 8000d22:	f107 0309 	add.w	r3, r7, #9
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	2302      	movs	r3, #2
 8000d2a:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <write_data_u8.3+0x44>)
 8000d2c:	f005 f82a 	bl	8005d84 <HAL_I2C_Mem_Write>
 8000d30:	4603      	mov	r3, r0
 8000d32:	461a      	mov	r2, r3
 8000d34:	4b03      	ldr	r3, [pc, #12]	@ (8000d44 <write_data_u8.3+0x48>)
 8000d36:	701a      	strb	r2, [r3, #0]
    }
 8000d38:	bf00      	nop
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	240002b8 	.word	0x240002b8
 8000d44:	24001004 	.word	0x24001004

08000d48 <write_data_u32.6>:
    {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	@ 0x28
 8000d4c:	af04      	add	r7, sp, #16
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	460b      	mov	r3, r1
 8000d52:	607a      	str	r2, [r7, #4]
 8000d54:	817b      	strh	r3, [r7, #10]
 8000d56:	f8c7 c000 	str.w	ip, [r7]
    	bytes[0] = data >> 24;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	0e1b      	lsrs	r3, r3, #24
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	753b      	strb	r3, [r7, #20]
    	bytes[1] = (data >> 16) & 0x000000FF;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	0c1b      	lsrs	r3, r3, #16
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	757b      	strb	r3, [r7, #21]
    	bytes[2] = (data >> 8) & 0x000000FF;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	0a1b      	lsrs	r3, r3, #8
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	75bb      	strb	r3, [r7, #22]
    	bytes[3] = data & 0x000000FF;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	75fb      	strb	r3, [r7, #23]
    	retval = HAL_I2C_Mem_Write(&hi2c4,ctx->i2c_address,MEMORY_ADDRESS,I2C_MEMADD_SIZE_16BIT,bytes,4,HAL_MAX_DELAY
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f8b3 107c 	ldrh.w	r1, [r3, #124]	@ 0x7c
 8000d7e:	897a      	ldrh	r2, [r7, #10]
 8000d80:	f04f 33ff 	mov.w	r3, #4294967295
 8000d84:	9302      	str	r3, [sp, #8]
 8000d86:	2304      	movs	r3, #4
 8000d88:	9301      	str	r3, [sp, #4]
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2302      	movs	r3, #2
 8000d92:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <write_data_u32.6+0x60>)
 8000d94:	f004 fff6 	bl	8005d84 <HAL_I2C_Mem_Write>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <write_data_u32.6+0x64>)
 8000d9e:	701a      	strb	r2, [r3, #0]
    }
 8000da0:	bf00      	nop
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	240002b8 	.word	0x240002b8
 8000dac:	24001004 	.word	0x24001004

08000db0 <lightranger8_system_interrupt_clear.7>:
  {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	4662      	mov	r2, ip
 8000dba:	f8c7 c000 	str.w	ip, [r7]
  	uint8_t data = DEV_SYS_INT_CLEAR_BIT;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	73fb      	strb	r3, [r7, #15]
      write_data_u8(ctx, LIGHTRANGER8_SYSTEM_INTERRUPT_CLEAR, data);
 8000dc2:	7bfb      	ldrb	r3, [r7, #15]
 8000dc4:	4694      	mov	ip, r2
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	2186      	movs	r1, #134	@ 0x86
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff ff96 	bl	8000cfc <write_data_u8.3>
  }
 8000dd0:	bf00      	nop
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <lightranger8_get_distance.8>:
  uint16_t lightranger8_get_distance(lightranger8_t *ctx) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	4663      	mov	r3, ip
 8000de2:	f8c7 c000 	str.w	ip, [r7]
      distance = read_data_u16(ctx,LIGHTRANGER8_RESULT_FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0);
 8000de6:	469c      	mov	ip, r3
 8000de8:	2196      	movs	r1, #150	@ 0x96
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff ff5a 	bl	8000ca4 <read_data_u16.5>
 8000df0:	4603      	mov	r3, r0
 8000df2:	81fb      	strh	r3, [r7, #14]
      return distance;
 8000df4:	89fb      	ldrh	r3, [r7, #14]
  }
 8000df6:	4618      	mov	r0, r3
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <lightranger8_start_measurement.4>:
  {
 8000dfe:	b590      	push	{r4, r7, lr}
 8000e00:	b087      	sub	sp, #28
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	60f8      	str	r0, [r7, #12]
 8000e06:	60b9      	str	r1, [r7, #8]
 8000e08:	4664      	mov	r4, ip
 8000e0a:	f8c7 c004 	str.w	ip, [r7, #4]
    	uint16_t oscCalibrateVal = read_data_u16 ( ctx, LIGHTRANGER8_RESULT_OSC_CALIBRATE_VAL );
 8000e0e:	46a4      	mov	ip, r4
 8000e10:	21de      	movs	r1, #222	@ 0xde
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f7ff ff46 	bl	8000ca4 <read_data_u16.5>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	82fb      	strh	r3, [r7, #22]
    	write_data_u32(ctx, LIGHTRANGER8_SYSTEM_INTERMEASUREMENT_PERIOD, oscCalibrateVal * period_ms);
 8000e1c:	8afb      	ldrh	r3, [r7, #22]
 8000e1e:	68ba      	ldr	r2, [r7, #8]
 8000e20:	fb02 f303 	mul.w	r3, r2, r3
 8000e24:	46a4      	mov	ip, r4
 8000e26:	461a      	mov	r2, r3
 8000e28:	216c      	movs	r1, #108	@ 0x6c
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff ff8c 	bl	8000d48 <write_data_u32.6>
    	lightranger8_system_interrupt_clear(ctx);
 8000e30:	46a4      	mov	ip, r4
 8000e32:	68f8      	ldr	r0, [r7, #12]
 8000e34:	f7ff ffbc 	bl	8000db0 <lightranger8_system_interrupt_clear.7>
  	write_data_u8(ctx, LIGHTRANGER8_SYSTEM_MODE_START, DEV_CMD_RANGING_ENABLE);
 8000e38:	46a4      	mov	ip, r4
 8000e3a:	2240      	movs	r2, #64	@ 0x40
 8000e3c:	2187      	movs	r1, #135	@ 0x87
 8000e3e:	68f8      	ldr	r0, [r7, #12]
 8000e40:	f7ff ff5c 	bl	8000cfc <write_data_u8.3>
  }
 8000e44:	bf00      	nop
 8000e46:	371c      	adds	r7, #28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd90      	pop	{r4, r7, pc}

08000e4c <lightranger8_set_distance_mode.2>:
  uint8_t lightranger8_set_distance_mode ( lightranger8_t *ctx, uint8_t distance_mode ) {
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	460b      	mov	r3, r1
 8000e56:	72fb      	strb	r3, [r7, #11]
 8000e58:	4664      	mov	r4, ip
 8000e5a:	f8c7 c004 	str.w	ip, [r7, #4]
      switch ( distance_mode ) {
 8000e5e:	7afb      	ldrb	r3, [r7, #11]
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d05d      	beq.n	8000f20 <lightranger8_set_distance_mode.2+0xd4>
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	f300 8086 	bgt.w	8000f76 <lightranger8_set_distance_mode.2+0x12a>
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d002      	beq.n	8000e74 <lightranger8_set_distance_mode.2+0x28>
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d02b      	beq.n	8000eca <lightranger8_set_distance_mode.2+0x7e>
 8000e72:	e080      	b.n	8000f76 <lightranger8_set_distance_mode.2+0x12a>
          	write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VCSEL_PERIOD_A, DEV_SHORT_MODE_RAN_CONF_PERIOD_A );
 8000e74:	46a4      	mov	ip, r4
 8000e76:	2207      	movs	r2, #7
 8000e78:	2160      	movs	r1, #96	@ 0x60
 8000e7a:	68f8      	ldr	r0, [r7, #12]
 8000e7c:	f7ff ff3e 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VCSEL_PERIOD_B, DEV_SHORT_MODE_RAN_CONF_PERIOD_B );
 8000e80:	46a4      	mov	ip, r4
 8000e82:	2205      	movs	r2, #5
 8000e84:	2163      	movs	r1, #99	@ 0x63
 8000e86:	68f8      	ldr	r0, [r7, #12]
 8000e88:	f7ff ff38 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VALID_PHASE_HIGH, DEV_SHORT_MODE_RAN_CONF_VAL_PH_H );
 8000e8c:	46a4      	mov	ip, r4
 8000e8e:	2238      	movs	r2, #56	@ 0x38
 8000e90:	2169      	movs	r1, #105	@ 0x69
 8000e92:	68f8      	ldr	r0, [r7, #12]
 8000e94:	f7ff ff32 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_WOI_SD0, DEV_SHORT_MODE_SD_CONFIG_WOI_SD0 );
 8000e98:	46a4      	mov	ip, r4
 8000e9a:	2207      	movs	r2, #7
 8000e9c:	2178      	movs	r1, #120	@ 0x78
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f7ff ff2c 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_WOI_SD1, DEV_SHORT_MODE_SD_CONFIG_WOI_SD1 );
 8000ea4:	46a4      	mov	ip, r4
 8000ea6:	2205      	movs	r2, #5
 8000ea8:	2179      	movs	r1, #121	@ 0x79
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	f7ff ff26 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_INITIAL_PHASE_SD0, DEV_SHORT_MODE_SD_CONF_IN_PH_SD0 );
 8000eb0:	46a4      	mov	ip, r4
 8000eb2:	2206      	movs	r2, #6
 8000eb4:	217a      	movs	r1, #122	@ 0x7a
 8000eb6:	68f8      	ldr	r0, [r7, #12]
 8000eb8:	f7ff ff20 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_INITIAL_PHASE_SD1, DEV_SHORT_MODE_SD_CONF_IN_PH_SD1 );
 8000ebc:	46a4      	mov	ip, r4
 8000ebe:	2206      	movs	r2, #6
 8000ec0:	217b      	movs	r1, #123	@ 0x7b
 8000ec2:	68f8      	ldr	r0, [r7, #12]
 8000ec4:	f7ff ff1a 	bl	8000cfc <write_data_u8.3>
              break;
 8000ec8:	e057      	b.n	8000f7a <lightranger8_set_distance_mode.2+0x12e>
          	write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VCSEL_PERIOD_A, DEV_MEDIUM_MODE_RAN_CONF_PERIOD_A );
 8000eca:	46a4      	mov	ip, r4
 8000ecc:	220b      	movs	r2, #11
 8000ece:	2160      	movs	r1, #96	@ 0x60
 8000ed0:	68f8      	ldr	r0, [r7, #12]
 8000ed2:	f7ff ff13 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VCSEL_PERIOD_B, DEV_MEDIUM_MODE_RAN_CONF_PERIOD_B );
 8000ed6:	46a4      	mov	ip, r4
 8000ed8:	2209      	movs	r2, #9
 8000eda:	2163      	movs	r1, #99	@ 0x63
 8000edc:	68f8      	ldr	r0, [r7, #12]
 8000ede:	f7ff ff0d 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VALID_PHASE_HIGH, DEV_MEDIUM_MODE_RAN_CONF_VAL_PH_H );
 8000ee2:	46a4      	mov	ip, r4
 8000ee4:	2278      	movs	r2, #120	@ 0x78
 8000ee6:	2169      	movs	r1, #105	@ 0x69
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f7ff ff07 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_WOI_SD0, DEV_MEDIUM_MODE_SD_CONFIG_WOI_SD0 );
 8000eee:	46a4      	mov	ip, r4
 8000ef0:	220b      	movs	r2, #11
 8000ef2:	2178      	movs	r1, #120	@ 0x78
 8000ef4:	68f8      	ldr	r0, [r7, #12]
 8000ef6:	f7ff ff01 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_WOI_SD1, DEV_MEDIUM_MODE_SD_CONFIG_WOI_SD1 );
 8000efa:	46a4      	mov	ip, r4
 8000efc:	2209      	movs	r2, #9
 8000efe:	2179      	movs	r1, #121	@ 0x79
 8000f00:	68f8      	ldr	r0, [r7, #12]
 8000f02:	f7ff fefb 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_INITIAL_PHASE_SD0, DEV_MEDIUM_MODE_SD_CONF_IN_PH_SD0 );
 8000f06:	46a4      	mov	ip, r4
 8000f08:	220a      	movs	r2, #10
 8000f0a:	217a      	movs	r1, #122	@ 0x7a
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f7ff fef5 	bl	8000cfc <write_data_u8.3>
          	write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_INITIAL_PHASE_SD1, DEV_MEDIUM_MODE_SD_CONF_IN_PH_SD1 );
 8000f12:	46a4      	mov	ip, r4
 8000f14:	220a      	movs	r2, #10
 8000f16:	217b      	movs	r1, #123	@ 0x7b
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff feef 	bl	8000cfc <write_data_u8.3>
              break;
 8000f1e:	e02c      	b.n	8000f7a <lightranger8_set_distance_mode.2+0x12e>
             write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VCSEL_PERIOD_A, DEV_LONG_MODE_RAN_CONF_PERIOD_A );
 8000f20:	46a4      	mov	ip, r4
 8000f22:	220f      	movs	r2, #15
 8000f24:	2160      	movs	r1, #96	@ 0x60
 8000f26:	68f8      	ldr	r0, [r7, #12]
 8000f28:	f7ff fee8 	bl	8000cfc <write_data_u8.3>
             write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VCSEL_PERIOD_B, DEV_LONG_MODE_RAN_CONF_PERIOD_B );
 8000f2c:	46a4      	mov	ip, r4
 8000f2e:	220d      	movs	r2, #13
 8000f30:	2163      	movs	r1, #99	@ 0x63
 8000f32:	68f8      	ldr	r0, [r7, #12]
 8000f34:	f7ff fee2 	bl	8000cfc <write_data_u8.3>
             write_data_u8( ctx, LIGHTRANGER8_RANGE_CONFIG_VALID_PHASE_HIGH, DEV_LONG_MODE_RAN_CONF_VAL_PH_H );
 8000f38:	46a4      	mov	ip, r4
 8000f3a:	22b8      	movs	r2, #184	@ 0xb8
 8000f3c:	2169      	movs	r1, #105	@ 0x69
 8000f3e:	68f8      	ldr	r0, [r7, #12]
 8000f40:	f7ff fedc 	bl	8000cfc <write_data_u8.3>
             write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_WOI_SD0, DEV_LONG_MODE_SD_CONFIG_WOI_SD0 );
 8000f44:	46a4      	mov	ip, r4
 8000f46:	220f      	movs	r2, #15
 8000f48:	2178      	movs	r1, #120	@ 0x78
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f7ff fed6 	bl	8000cfc <write_data_u8.3>
             write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_WOI_SD1, DEV_LONG_MODE_SD_CONFIG_WOI_SD1 );
 8000f50:	46a4      	mov	ip, r4
 8000f52:	220d      	movs	r2, #13
 8000f54:	2179      	movs	r1, #121	@ 0x79
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff fed0 	bl	8000cfc <write_data_u8.3>
             write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_INITIAL_PHASE_SD0, DEV_LONG_MODE_SD_CONF_IN_PH_SD0 );
 8000f5c:	46a4      	mov	ip, r4
 8000f5e:	220e      	movs	r2, #14
 8000f60:	217a      	movs	r1, #122	@ 0x7a
 8000f62:	68f8      	ldr	r0, [r7, #12]
 8000f64:	f7ff feca 	bl	8000cfc <write_data_u8.3>
             write_data_u8( ctx, LIGHTRANGER8_SD_CONFIG_INITIAL_PHASE_SD1, DEV_LONG_MODE_SD_CONF_IN_PH_SD1 );
 8000f68:	46a4      	mov	ip, r4
 8000f6a:	220e      	movs	r2, #14
 8000f6c:	217b      	movs	r1, #123	@ 0x7b
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	f7ff fec4 	bl	8000cfc <write_data_u8.3>
                      break;
 8000f74:	e001      	b.n	8000f7a <lightranger8_set_distance_mode.2+0x12e>
              return LIGHTRANGER8_RESP_WRONG_MODE;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e7ff      	b.n	8000f7a <lightranger8_set_distance_mode.2+0x12e>
  }
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd90      	pop	{r4, r7, pc}
	...

08000f84 <lightranger8_cfg_setup.0>:
  void lightranger8_cfg_setup(lightranger8_cfg_t *cfg) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	f8c7 c000 	str.w	ip, [r7]
  	cfg->scl_port = GPIOD;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a12      	ldr	r2, [pc, #72]	@ (8000fdc <lightranger8_cfg_setup.0+0x58>)
 8000f94:	601a      	str	r2, [r3, #0]
  	cfg->sda_port = GPIOD;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a10      	ldr	r2, [pc, #64]	@ (8000fdc <lightranger8_cfg_setup.0+0x58>)
 8000f9a:	609a      	str	r2, [r3, #8]
  	cfg->scl_pin = GPIO_PIN_12;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fa2:	809a      	strh	r2, [r3, #4]
  	cfg->sda_pin = GPIO_PIN_13;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000faa:	819a      	strh	r2, [r3, #12]
      cfg->en_port = GPIOA;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe0 <lightranger8_cfg_setup.0+0x5c>)
 8000fb0:	611a      	str	r2, [r3, #16]
      cfg->en_pin = GPIO_PIN_15;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000fb8:	829a      	strh	r2, [r3, #20]
      cfg->int_port = GPIOH;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a09      	ldr	r2, [pc, #36]	@ (8000fe4 <lightranger8_cfg_setup.0+0x60>)
 8000fbe:	619a      	str	r2, [r3, #24]
      cfg->int_pin = GPIO_PIN_12;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fc6:	839a      	strh	r2, [r3, #28]
      cfg->i2c_address = 0x52;  // Device I2C
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2252      	movs	r2, #82	@ 0x52
 8000fcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	58020c00 	.word	0x58020c00
 8000fe0:	58020000 	.word	0x58020000
 8000fe4:	58021c00 	.word	0x58021c00

08000fe8 <lightranger8_init.1>:
  void lightranger8_init(lightranger8_t *ctx, lightranger8_cfg_t *cfg) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	@ 0x28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	f8c7 c004 	str.w	ip, [r7, #4]
        ctx->i2c_address = cfg->i2c_address;
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
         __HAL_RCC_GPIOB_CLK_ENABLE();  // Enable clock for GPIO port B
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <lightranger8_init.1+0x9c>)
 8001016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800101a:	4a1a      	ldr	r2, [pc, #104]	@ (8001084 <lightranger8_init.1+0x9c>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <lightranger8_init.1+0x9c>)
 8001026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
        GPIO_InitStruct.Pin = cfg->en_port;  // `cfg->en`
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	691b      	ldr	r3, [r3, #16]
 8001036:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001038:	2301      	movs	r3, #1
 800103a:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001040:	2302      	movs	r3, #2
 8001042:	623b      	str	r3, [r7, #32]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);  //
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	4619      	mov	r1, r3
 800104a:	480f      	ldr	r0, [pc, #60]	@ (8001088 <lightranger8_init.1+0xa0>)
 800104c:	f004 fc40 	bl	80058d0 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOB, cfg->en_port, GPIO_PIN_SET);
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	b29b      	uxth	r3, r3
 8001056:	2201      	movs	r2, #1
 8001058:	4619      	mov	r1, r3
 800105a:	480b      	ldr	r0, [pc, #44]	@ (8001088 <lightranger8_init.1+0xa0>)
 800105c:	f004 fde8 	bl	8005c30 <HAL_GPIO_WritePin>
        GPIO_InitStruct.Pin = cfg->int_pin;  //
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	8b9b      	ldrh	r3, [r3, #28]
 8001064:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001066:	2300      	movs	r3, #0
 8001068:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);  // Adjust GPIO port as necessary
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	4804      	ldr	r0, [pc, #16]	@ (8001088 <lightranger8_init.1+0xa0>)
 8001076:	f004 fc2b 	bl	80058d0 <HAL_GPIO_Init>
    }
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	@ 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	58024400 	.word	0x58024400
 8001088:	58020400 	.word	0x58020400

0800108c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b09c      	sub	sp, #112	@ 0x70
 8001090:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001096:	224c      	movs	r2, #76	@ 0x4c
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f00d f919 	bl	800e2d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	2220      	movs	r2, #32
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f00d f913 	bl	800e2d2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80010ac:	2002      	movs	r0, #2
 80010ae:	f006 f8df 	bl	8007270 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010b2:	2300      	movs	r3, #0
 80010b4:	603b      	str	r3, [r7, #0]
 80010b6:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <SystemClock_Config+0x10c>)
 80010b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ba:	4a37      	ldr	r2, [pc, #220]	@ (8001198 <SystemClock_Config+0x10c>)
 80010bc:	f023 0301 	bic.w	r3, r3, #1
 80010c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <SystemClock_Config+0x10c>)
 80010c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	603b      	str	r3, [r7, #0]
 80010cc:	4b33      	ldr	r3, [pc, #204]	@ (800119c <SystemClock_Config+0x110>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010d4:	4a31      	ldr	r2, [pc, #196]	@ (800119c <SystemClock_Config+0x110>)
 80010d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010da:	6193      	str	r3, [r2, #24]
 80010dc:	4b2f      	ldr	r3, [pc, #188]	@ (800119c <SystemClock_Config+0x110>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010e4:	603b      	str	r3, [r7, #0]
 80010e6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010e8:	bf00      	nop
 80010ea:	4b2c      	ldr	r3, [pc, #176]	@ (800119c <SystemClock_Config+0x110>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010f6:	d1f8      	bne.n	80010ea <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80010f8:	4b29      	ldr	r3, [pc, #164]	@ (80011a0 <SystemClock_Config+0x114>)
 80010fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010fc:	f023 0303 	bic.w	r3, r3, #3
 8001100:	4a27      	ldr	r2, [pc, #156]	@ (80011a0 <SystemClock_Config+0x114>)
 8001102:	f043 0302 	orr.w	r3, r3, #2
 8001106:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001108:	230b      	movs	r3, #11
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800110c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001110:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001112:	2301      	movs	r3, #1
 8001114:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001116:	2340      	movs	r3, #64	@ 0x40
 8001118:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800111a:	2301      	movs	r3, #1
 800111c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111e:	2302      	movs	r3, #2
 8001120:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001122:	2302      	movs	r3, #2
 8001124:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 22;
 8001126:	2316      	movs	r3, #22
 8001128:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 169;
 800112a:	23a9      	movs	r3, #169	@ 0xa9
 800112c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800112e:	2302      	movs	r3, #2
 8001130:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001132:	2304      	movs	r3, #4
 8001134:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001136:	2302      	movs	r3, #2
 8001138:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 800113a:	2300      	movs	r3, #0
 800113c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800113e:	2300      	movs	r3, #0
 8001140:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800114a:	4618      	mov	r0, r3
 800114c:	f006 f994 	bl	8007478 <HAL_RCC_OscConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001156:	f000 ff9b 	bl	8002090 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115a:	233f      	movs	r3, #63	@ 0x3f
 800115c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800115e:	2300      	movs	r3, #0
 8001160:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	2101      	movs	r1, #1
 800117e:	4618      	mov	r0, r3
 8001180:	f006 fdd4 	bl	8007d2c <HAL_RCC_ClockConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0x102>
  {
    Error_Handler();
 800118a:	f000 ff81 	bl	8002090 <Error_Handler>
  }
}
 800118e:	bf00      	nop
 8001190:	3770      	adds	r7, #112	@ 0x70
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	58000400 	.word	0x58000400
 800119c:	58024800 	.word	0x58024800
 80011a0:	58024400 	.word	0x58024400

080011a4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b0b0      	sub	sp, #192	@ 0xc0
 80011a8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011aa:	463b      	mov	r3, r7
 80011ac:	22c0      	movs	r2, #192	@ 0xc0
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f00d f88e 	bl	800e2d2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011b6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80011c2:	2302      	movs	r3, #2
 80011c4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 80011c6:	230c      	movs	r3, #12
 80011c8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 5;
 80011ca:	2305      	movs	r3, #5
 80011cc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80011ce:	2302      	movs	r3, #2
 80011d0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80011d2:	2302      	movs	r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80011d6:	23c0      	movs	r3, #192	@ 0xc0
 80011d8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80011da:	2320      	movs	r3, #32
 80011dc:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e8:	463b      	mov	r3, r7
 80011ea:	4618      	mov	r0, r3
 80011ec:	f007 f92a 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80011f6:	f000 ff4b 	bl	8002090 <Error_Handler>
  }
}
 80011fa:	bf00      	nop
 80011fc:	37c0      	adds	r7, #192	@ 0xc0
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08a      	sub	sp, #40	@ 0x28
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001216:	463b      	mov	r3, r7
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
 8001224:	615a      	str	r2, [r3, #20]
 8001226:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001228:	4b30      	ldr	r3, [pc, #192]	@ (80012ec <MX_ADC1_Init+0xe8>)
 800122a:	4a31      	ldr	r2, [pc, #196]	@ (80012f0 <MX_ADC1_Init+0xec>)
 800122c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800122e:	4b2f      	ldr	r3, [pc, #188]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001230:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001234:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001236:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800123c:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <MX_ADC1_Init+0xe8>)
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001242:	4b2a      	ldr	r3, [pc, #168]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001244:	2204      	movs	r2, #4
 8001246:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001248:	4b28      	ldr	r3, [pc, #160]	@ (80012ec <MX_ADC1_Init+0xe8>)
 800124a:	2200      	movs	r2, #0
 800124c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800124e:	4b27      	ldr	r3, [pc, #156]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001250:	2200      	movs	r2, #0
 8001252:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8001254:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001256:	2201      	movs	r2, #1
 8001258:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800125a:	4b24      	ldr	r3, [pc, #144]	@ (80012ec <MX_ADC1_Init+0xe8>)
 800125c:	2200      	movs	r2, #0
 800125e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001260:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001268:	2200      	movs	r2, #0
 800126a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800126c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <MX_ADC1_Init+0xe8>)
 800126e:	2200      	movs	r2, #0
 8001270:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001272:	4b1e      	ldr	r3, [pc, #120]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001274:	2200      	movs	r2, #0
 8001276:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001278:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <MX_ADC1_Init+0xe8>)
 800127a:	2200      	movs	r2, #0
 800127c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800127e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001286:	4819      	ldr	r0, [pc, #100]	@ (80012ec <MX_ADC1_Init+0xe8>)
 8001288:	f002 fbb4 	bl	80039f4 <HAL_ADC_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001292:	f000 fefd 	bl	8002090 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	4812      	ldr	r0, [pc, #72]	@ (80012ec <MX_ADC1_Init+0xe8>)
 80012a2:	f003 f9cb 	bl	800463c <HAL_ADCEx_MultiModeConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80012ac:	f000 fef0 	bl	8002090 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012b0:	2301      	movs	r3, #1
 80012b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012b4:	2306      	movs	r3, #6
 80012b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012bc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80012c0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012c2:	2304      	movs	r3, #4
 80012c4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ce:	463b      	mov	r3, r7
 80012d0:	4619      	mov	r1, r3
 80012d2:	4806      	ldr	r0, [pc, #24]	@ (80012ec <MX_ADC1_Init+0xe8>)
 80012d4:	f002 fd30 	bl	8003d38 <HAL_ADC_ConfigChannel>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80012de:	f000 fed7 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	24000344 	.word	0x24000344
 80012f0:	40022000 	.word	0x40022000

080012f4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]
 8001308:	615a      	str	r2, [r3, #20]
 800130a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800130c:	4b29      	ldr	r3, [pc, #164]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800130e:	4a2a      	ldr	r2, [pc, #168]	@ (80013b8 <MX_ADC2_Init+0xc4>)
 8001310:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001312:	4b28      	ldr	r3, [pc, #160]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001314:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001318:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800131a:	4b26      	ldr	r3, [pc, #152]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001320:	4b24      	ldr	r3, [pc, #144]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001328:	2204      	movs	r2, #4
 800132a:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800132c:	4b21      	ldr	r3, [pc, #132]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800132e:	2200      	movs	r2, #0
 8001330:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001332:	4b20      	ldr	r3, [pc, #128]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001334:	2200      	movs	r2, #0
 8001336:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001338:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800133a:	2201      	movs	r2, #1
 800133c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800133e:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001340:	2200      	movs	r2, #0
 8001342:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001344:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001346:	2200      	movs	r2, #0
 8001348:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800134a:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800134c:	2200      	movs	r2, #0
 800134e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001350:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001356:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001358:	2200      	movs	r2, #0
 800135a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800135e:	2200      	movs	r2, #0
 8001360:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001362:	4b14      	ldr	r3, [pc, #80]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800136a:	4812      	ldr	r0, [pc, #72]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800136c:	f002 fb42 	bl	80039f4 <HAL_ADC_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8001376:	f000 fe8b 	bl	8002090 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800137a:	2301      	movs	r3, #1
 800137c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800137e:	2306      	movs	r3, #6
 8001380:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001386:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800138a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800138c:	2304      	movs	r3, #4
 800138e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	4619      	mov	r1, r3
 800139c:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_ADC2_Init+0xc0>)
 800139e:	f002 fccb 	bl	8003d38 <HAL_ADC_ConfigChannel>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 80013a8:	f000 fe72 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80013ac:	bf00      	nop
 80013ae:	3720      	adds	r7, #32
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	240003a8 	.word	0x240003a8
 80013b8:	40022100 	.word	0x40022100

080013bc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b088      	sub	sp, #32
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
 80013d0:	615a      	str	r2, [r3, #20]
 80013d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80013d4:	4b27      	ldr	r3, [pc, #156]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013d6:	4a28      	ldr	r2, [pc, #160]	@ (8001478 <MX_ADC3_Init+0xbc>)
 80013d8:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80013da:	4b26      	ldr	r3, [pc, #152]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013e0:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e6:	4b23      	ldr	r3, [pc, #140]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013e8:	2204      	movs	r2, #4
 80013ea:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80013ec:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80013f2:	4b20      	ldr	r3, [pc, #128]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 80013f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001474 <MX_ADC3_Init+0xb8>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80013fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_ADC3_Init+0xb8>)
 8001400:	2200      	movs	r2, #0
 8001402:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <MX_ADC3_Init+0xb8>)
 8001406:	2200      	movs	r2, #0
 8001408:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140a:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_ADC3_Init+0xb8>)
 800140c:	2200      	movs	r2, #0
 800140e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001410:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <MX_ADC3_Init+0xb8>)
 8001412:	2200      	movs	r2, #0
 8001414:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001416:	4b17      	ldr	r3, [pc, #92]	@ (8001474 <MX_ADC3_Init+0xb8>)
 8001418:	2200      	movs	r2, #0
 800141a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800141c:	4b15      	ldr	r3, [pc, #84]	@ (8001474 <MX_ADC3_Init+0xb8>)
 800141e:	2200      	movs	r2, #0
 8001420:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8001422:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <MX_ADC3_Init+0xb8>)
 8001424:	2200      	movs	r2, #0
 8001426:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800142a:	4812      	ldr	r0, [pc, #72]	@ (8001474 <MX_ADC3_Init+0xb8>)
 800142c:	f002 fae2 	bl	80039f4 <HAL_ADC_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_ADC3_Init+0x7e>
  {
    Error_Handler();
 8001436:	f000 fe2b 	bl	8002090 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800143a:	4b10      	ldr	r3, [pc, #64]	@ (800147c <MX_ADC3_Init+0xc0>)
 800143c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800143e:	2306      	movs	r3, #6
 8001440:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001446:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800144a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800144c:	2304      	movs	r3, #4
 800144e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001454:	2300      	movs	r3, #0
 8001456:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	@ (8001474 <MX_ADC3_Init+0xb8>)
 800145e:	f002 fc6b 	bl	8003d38 <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8001468:	f000 fe12 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	2400040c 	.word	0x2400040c
 8001478:	58026000 	.word	0x58026000
 800147c:	1d500080 	.word	0x1d500080

08001480 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001484:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <MX_ETH_Init+0x80>)
 8001486:	4a1f      	ldr	r2, [pc, #124]	@ (8001504 <MX_ETH_Init+0x84>)
 8001488:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800148a:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <MX_ETH_Init+0x88>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001490:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <MX_ETH_Init+0x88>)
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001496:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <MX_ETH_Init+0x88>)
 8001498:	22e1      	movs	r2, #225	@ 0xe1
 800149a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <MX_ETH_Init+0x88>)
 800149e:	2200      	movs	r2, #0
 80014a0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80014a2:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <MX_ETH_Init+0x88>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80014a8:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <MX_ETH_Init+0x88>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80014ae:	4b14      	ldr	r3, [pc, #80]	@ (8001500 <MX_ETH_Init+0x80>)
 80014b0:	4a15      	ldr	r2, [pc, #84]	@ (8001508 <MX_ETH_Init+0x88>)
 80014b2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_MII_MODE;
 80014b4:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <MX_ETH_Init+0x80>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <MX_ETH_Init+0x80>)
 80014bc:	4a13      	ldr	r2, [pc, #76]	@ (800150c <MX_ETH_Init+0x8c>)
 80014be:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <MX_ETH_Init+0x80>)
 80014c2:	4a13      	ldr	r2, [pc, #76]	@ (8001510 <MX_ETH_Init+0x90>)
 80014c4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <MX_ETH_Init+0x80>)
 80014c8:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80014cc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80014ce:	480c      	ldr	r0, [pc, #48]	@ (8001500 <MX_ETH_Init+0x80>)
 80014d0:	f003 fa76 	bl	80049c0 <HAL_ETH_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80014da:	f000 fdd9 	bl	8002090 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80014de:	2238      	movs	r2, #56	@ 0x38
 80014e0:	2100      	movs	r1, #0
 80014e2:	480c      	ldr	r0, [pc, #48]	@ (8001514 <MX_ETH_Init+0x94>)
 80014e4:	f00c fef5 	bl	800e2d2 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80014e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <MX_ETH_Init+0x94>)
 80014ea:	2221      	movs	r2, #33	@ 0x21
 80014ec:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80014ee:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <MX_ETH_Init+0x94>)
 80014f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80014f4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80014f6:	4b07      	ldr	r3, [pc, #28]	@ (8001514 <MX_ETH_Init+0x94>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	24000470 	.word	0x24000470
 8001504:	40028000 	.word	0x40028000
 8001508:	24001008 	.word	0x24001008
 800150c:	2400023c 	.word	0x2400023c
 8001510:	240001dc 	.word	0x240001dc
 8001514:	2400030c 	.word	0x2400030c

08001518 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800151c:	4b2e      	ldr	r3, [pc, #184]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800151e:	4a2f      	ldr	r2, [pc, #188]	@ (80015dc <MX_FDCAN1_Init+0xc4>)
 8001520:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001522:	4b2d      	ldr	r3, [pc, #180]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001528:	4b2b      	ldr	r3, [pc, #172]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800152e:	4b2a      	ldr	r3, [pc, #168]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001530:	2200      	movs	r2, #0
 8001532:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001534:	4b28      	ldr	r3, [pc, #160]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001536:	2200      	movs	r2, #0
 8001538:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800153a:	4b27      	ldr	r3, [pc, #156]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800153c:	2200      	movs	r2, #0
 800153e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8001540:	4b25      	ldr	r3, [pc, #148]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001542:	2210      	movs	r2, #16
 8001544:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001546:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001548:	2201      	movs	r2, #1
 800154a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 800154c:	4b22      	ldr	r3, [pc, #136]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800154e:	2202      	movs	r2, #2
 8001550:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001552:	4b21      	ldr	r3, [pc, #132]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001554:	2202      	movs	r2, #2
 8001556:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001558:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800155a:	2201      	movs	r2, #1
 800155c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800155e:	4b1e      	ldr	r3, [pc, #120]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001560:	2201      	movs	r2, #1
 8001562:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001564:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001566:	2201      	movs	r2, #1
 8001568:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800156a:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800156c:	2201      	movs	r2, #1
 800156e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001572:	2200      	movs	r2, #0
 8001574:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001576:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001578:	2200      	movs	r2, #0
 800157a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800157c:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800157e:	2200      	movs	r2, #0
 8001580:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001584:	2200      	movs	r2, #0
 8001586:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001588:	4b13      	ldr	r3, [pc, #76]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800158a:	2204      	movs	r2, #4
 800158c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001590:	2200      	movs	r2, #0
 8001592:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001594:	4b10      	ldr	r3, [pc, #64]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 8001596:	2204      	movs	r2, #4
 8001598:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 800159c:	2200      	movs	r2, #0
 800159e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80015a0:	4b0d      	ldr	r3, [pc, #52]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015a2:	2204      	movs	r2, #4
 80015a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80015b8:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015c0:	2204      	movs	r2, #4
 80015c2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80015c4:	4804      	ldr	r0, [pc, #16]	@ (80015d8 <MX_FDCAN1_Init+0xc0>)
 80015c6:	f003 fe1f 	bl	8005208 <HAL_FDCAN_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80015d0:	f000 fd5e 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	24000520 	.word	0x24000520
 80015dc:	4000a000 	.word	0x4000a000

080015e0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80015e4:	4b2e      	ldr	r3, [pc, #184]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 80015e6:	4a2f      	ldr	r2, [pc, #188]	@ (80016a4 <MX_FDCAN2_Init+0xc4>)
 80015e8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80015ea:	4b2d      	ldr	r3, [pc, #180]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80015f0:	4b2b      	ldr	r3, [pc, #172]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80015f6:	4b2a      	ldr	r3, [pc, #168]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80015fc:	4b28      	ldr	r3, [pc, #160]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 80015fe:	2200      	movs	r2, #0
 8001600:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001602:	4b27      	ldr	r3, [pc, #156]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001604:	2200      	movs	r2, #0
 8001606:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8001608:	4b25      	ldr	r3, [pc, #148]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800160a:	2210      	movs	r2, #16
 800160c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800160e:	4b24      	ldr	r3, [pc, #144]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001610:	2201      	movs	r2, #1
 8001612:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001616:	2202      	movs	r2, #2
 8001618:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800161a:	4b21      	ldr	r3, [pc, #132]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800161c:	2202      	movs	r2, #2
 800161e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001620:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001622:	2201      	movs	r2, #1
 8001624:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001626:	4b1e      	ldr	r3, [pc, #120]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001628:	2201      	movs	r2, #1
 800162a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800162c:	4b1c      	ldr	r3, [pc, #112]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800162e:	2201      	movs	r2, #1
 8001630:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001632:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001634:	2201      	movs	r2, #1
 8001636:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001638:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800163a:	2200      	movs	r2, #0
 800163c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800163e:	4b18      	ldr	r3, [pc, #96]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001640:	2200      	movs	r2, #0
 8001642:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001644:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001646:	2200      	movs	r2, #0
 8001648:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 800164a:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800164c:	2200      	movs	r2, #0
 800164e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001652:	2204      	movs	r2, #4
 8001654:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8001656:	4b12      	ldr	r3, [pc, #72]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001658:	2200      	movs	r2, #0
 800165a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800165c:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800165e:	2204      	movs	r2, #4
 8001660:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8001662:	4b0f      	ldr	r3, [pc, #60]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001664:	2200      	movs	r2, #0
 8001666:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001668:	4b0d      	ldr	r3, [pc, #52]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800166a:	2204      	movs	r2, #4
 800166c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800166e:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001670:	2200      	movs	r2, #0
 8001672:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8001674:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001676:	2200      	movs	r2, #0
 8001678:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 800167a:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800167c:	2200      	movs	r2, #0
 800167e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001680:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001682:	2200      	movs	r2, #0
 8001684:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 8001688:	2204      	movs	r2, #4
 800168a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	@ (80016a0 <MX_FDCAN2_Init+0xc0>)
 800168e:	f003 fdbb 	bl	8005208 <HAL_FDCAN_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8001698:	f000 fcfa 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	240005c0 	.word	0x240005c0
 80016a4:	4000a400 	.word	0x4000a400

080016a8 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80016ac:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <MX_I2C4_Init+0x74>)
 80016ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001720 <MX_I2C4_Init+0x78>)
 80016b0:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10707DBC;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <MX_I2C4_Init+0x74>)
 80016b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001724 <MX_I2C4_Init+0x7c>)
 80016b6:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80016b8:	4b18      	ldr	r3, [pc, #96]	@ (800171c <MX_I2C4_Init+0x74>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016be:	4b17      	ldr	r3, [pc, #92]	@ (800171c <MX_I2C4_Init+0x74>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c4:	4b15      	ldr	r3, [pc, #84]	@ (800171c <MX_I2C4_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80016ca:	4b14      	ldr	r3, [pc, #80]	@ (800171c <MX_I2C4_Init+0x74>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016d0:	4b12      	ldr	r3, [pc, #72]	@ (800171c <MX_I2C4_Init+0x74>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016d6:	4b11      	ldr	r3, [pc, #68]	@ (800171c <MX_I2C4_Init+0x74>)
 80016d8:	2200      	movs	r2, #0
 80016da:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <MX_I2C4_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80016e2:	480e      	ldr	r0, [pc, #56]	@ (800171c <MX_I2C4_Init+0x74>)
 80016e4:	f004 fabe 	bl	8005c64 <HAL_I2C_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80016ee:	f000 fccf 	bl	8002090 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016f2:	2100      	movs	r1, #0
 80016f4:	4809      	ldr	r0, [pc, #36]	@ (800171c <MX_I2C4_Init+0x74>)
 80016f6:	f005 f933 	bl	8006960 <HAL_I2CEx_ConfigAnalogFilter>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001700:	f000 fcc6 	bl	8002090 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001704:	2100      	movs	r1, #0
 8001706:	4805      	ldr	r0, [pc, #20]	@ (800171c <MX_I2C4_Init+0x74>)
 8001708:	f005 f975 	bl	80069f6 <HAL_I2CEx_ConfigDigitalFilter>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001712:	f000 fcbd 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	240002b8 	.word	0x240002b8
 8001720:	58001c00 	.word	0x58001c00
 8001724:	10707dbc 	.word	0x10707dbc

08001728 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b09a      	sub	sp, #104	@ 0x68
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800172e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001732:	2234      	movs	r2, #52	@ 0x34
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f00c fdcb 	bl	800e2d2 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 800173c:	463b      	mov	r3, r7
 800173e:	2234      	movs	r2, #52	@ 0x34
 8001740:	2100      	movs	r1, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f00c fdc5 	bl	800e2d2 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001748:	4b4e      	ldr	r3, [pc, #312]	@ (8001884 <MX_LTDC_Init+0x15c>)
 800174a:	4a4f      	ldr	r2, [pc, #316]	@ (8001888 <MX_LTDC_Init+0x160>)
 800174c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800174e:	4b4d      	ldr	r3, [pc, #308]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001750:	2200      	movs	r2, #0
 8001752:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001754:	4b4b      	ldr	r3, [pc, #300]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800175a:	4b4a      	ldr	r3, [pc, #296]	@ (8001884 <MX_LTDC_Init+0x15c>)
 800175c:	2200      	movs	r2, #0
 800175e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001760:	4b48      	ldr	r3, [pc, #288]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001766:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001768:	2207      	movs	r2, #7
 800176a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800176c:	4b45      	ldr	r3, [pc, #276]	@ (8001884 <MX_LTDC_Init+0x15c>)
 800176e:	2203      	movs	r2, #3
 8001770:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001772:	4b44      	ldr	r3, [pc, #272]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001774:	220e      	movs	r2, #14
 8001776:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001778:	4b42      	ldr	r3, [pc, #264]	@ (8001884 <MX_LTDC_Init+0x15c>)
 800177a:	2205      	movs	r2, #5
 800177c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800177e:	4b41      	ldr	r3, [pc, #260]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001780:	f240 228e 	movw	r2, #654	@ 0x28e
 8001784:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001786:	4b3f      	ldr	r3, [pc, #252]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001788:	f240 12e5 	movw	r2, #485	@ 0x1e5
 800178c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
 800178e:	4b3d      	ldr	r3, [pc, #244]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001790:	f44f 7225 	mov.w	r2, #660	@ 0x294
 8001794:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001796:	4b3b      	ldr	r3, [pc, #236]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001798:	f240 12e7 	movw	r2, #487	@ 0x1e7
 800179c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800179e:	4b39      	ldr	r3, [pc, #228]	@ (8001884 <MX_LTDC_Init+0x15c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80017a6:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <MX_LTDC_Init+0x15c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80017ae:	4b35      	ldr	r3, [pc, #212]	@ (8001884 <MX_LTDC_Init+0x15c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80017b6:	4833      	ldr	r0, [pc, #204]	@ (8001884 <MX_LTDC_Init+0x15c>)
 80017b8:	f005 f96a 	bl	8006a90 <HAL_LTDC_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 80017c2:	f000 fc65 	bl	8002090 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80017d6:	2300      	movs	r3, #0
 80017d8:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80017e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017e6:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80017e8:	2305      	movs	r3, #5
 80017ea:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800180a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800180e:	2200      	movs	r2, #0
 8001810:	4619      	mov	r1, r3
 8001812:	481c      	ldr	r0, [pc, #112]	@ (8001884 <MX_LTDC_Init+0x15c>)
 8001814:	f005 fa0c 	bl	8006c30 <HAL_LTDC_ConfigLayer>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 800181e:	f000 fc37 	bl	8002090 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001832:	2300      	movs	r3, #0
 8001834:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800183e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001842:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001844:	2305      	movs	r3, #5
 8001846:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001866:	463b      	mov	r3, r7
 8001868:	2201      	movs	r2, #1
 800186a:	4619      	mov	r1, r3
 800186c:	4805      	ldr	r0, [pc, #20]	@ (8001884 <MX_LTDC_Init+0x15c>)
 800186e:	f005 f9df 	bl	8006c30 <HAL_LTDC_ConfigLayer>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001878:	f000 fc0a 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800187c:	bf00      	nop
 800187e:	3768      	adds	r7, #104	@ 0x68
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	24000660 	.word	0x24000660
 8001888:	50001000 	.word	0x50001000

0800188c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001890:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 8001892:	4a13      	ldr	r2, [pc, #76]	@ (80018e0 <MX_QUADSPI_Init+0x54>)
 8001894:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001896:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 8001898:	22ff      	movs	r2, #255	@ 0xff
 800189a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800189c:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 800189e:	2201      	movs	r2, #1
 80018a0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80018ae:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80018b4:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80018ba:	4b08      	ldr	r3, [pc, #32]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018bc:	2200      	movs	r2, #0
 80018be:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80018c0:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80018c6:	4805      	ldr	r0, [pc, #20]	@ (80018dc <MX_QUADSPI_Init+0x50>)
 80018c8:	f005 fd1c 	bl	8007304 <HAL_QSPI_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80018d2:	f000 fbdd 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	24000708 	.word	0x24000708
 80018e0:	52005000 	.word	0x52005000

080018e4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80018e8:	4b10      	ldr	r3, [pc, #64]	@ (800192c <MX_RTC_Init+0x48>)
 80018ea:	4a11      	ldr	r2, [pc, #68]	@ (8001930 <MX_RTC_Init+0x4c>)
 80018ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018ee:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <MX_RTC_Init+0x48>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80018f4:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <MX_RTC_Init+0x48>)
 80018f6:	227f      	movs	r2, #127	@ 0x7f
 80018f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80018fa:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <MX_RTC_Init+0x48>)
 80018fc:	22ff      	movs	r2, #255	@ 0xff
 80018fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001900:	4b0a      	ldr	r3, [pc, #40]	@ (800192c <MX_RTC_Init+0x48>)
 8001902:	2200      	movs	r2, #0
 8001904:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001906:	4b09      	ldr	r3, [pc, #36]	@ (800192c <MX_RTC_Init+0x48>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800190c:	4b07      	ldr	r3, [pc, #28]	@ (800192c <MX_RTC_Init+0x48>)
 800190e:	2200      	movs	r2, #0
 8001910:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001912:	4b06      	ldr	r3, [pc, #24]	@ (800192c <MX_RTC_Init+0x48>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001918:	4804      	ldr	r0, [pc, #16]	@ (800192c <MX_RTC_Init+0x48>)
 800191a:	f009 fa91 	bl	800ae40 <HAL_RTC_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8001924:	f000 fbb4 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	24000754 	.word	0x24000754
 8001930:	58004000 	.word	0x58004000

08001934 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8001938:	4b58      	ldr	r3, [pc, #352]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800193a:	4a59      	ldr	r2, [pc, #356]	@ (8001aa0 <MX_SAI2_Init+0x16c>)
 800193c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800193e:	4b57      	ldr	r3, [pc, #348]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001940:	2200      	movs	r2, #0
 8001942:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001944:	4b55      	ldr	r3, [pc, #340]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001946:	2200      	movs	r2, #0
 8001948:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 800194a:	4b54      	ldr	r3, [pc, #336]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800194c:	2240      	movs	r2, #64	@ 0x40
 800194e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001950:	4b52      	ldr	r3, [pc, #328]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001952:	2200      	movs	r2, #0
 8001954:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001956:	4b51      	ldr	r3, [pc, #324]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001958:	2200      	movs	r2, #0
 800195a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 800195c:	4b4f      	ldr	r3, [pc, #316]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001962:	4b4e      	ldr	r3, [pc, #312]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001964:	2200      	movs	r2, #0
 8001966:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001968:	4b4c      	ldr	r3, [pc, #304]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800196a:	2200      	movs	r2, #0
 800196c:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800196e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001970:	2200      	movs	r2, #0
 8001972:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001974:	4b49      	ldr	r3, [pc, #292]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001976:	4a4b      	ldr	r2, [pc, #300]	@ (8001aa4 <MX_SAI2_Init+0x170>)
 8001978:	621a      	str	r2, [r3, #32]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800197a:	4b48      	ldr	r3, [pc, #288]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800197c:	2200      	movs	r2, #0
 800197e:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001980:	4b46      	ldr	r3, [pc, #280]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001982:	2200      	movs	r2, #0
 8001984:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001986:	4b45      	ldr	r3, [pc, #276]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001988:	2200      	movs	r2, #0
 800198a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800198c:	4b43      	ldr	r3, [pc, #268]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800198e:	2200      	movs	r2, #0
 8001990:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8001992:	4b42      	ldr	r3, [pc, #264]	@ (8001a9c <MX_SAI2_Init+0x168>)
 8001994:	2200      	movs	r2, #0
 8001996:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 1;
 800199a:	4b40      	ldr	r3, [pc, #256]	@ (8001a9c <MX_SAI2_Init+0x168>)
 800199c:	2201      	movs	r2, #1
 800199e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80019a0:	4b3e      	ldr	r3, [pc, #248]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.FrameLength = 8;
 80019a8:	4b3c      	ldr	r3, [pc, #240]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019aa:	2208      	movs	r2, #8
 80019ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80019ae:	4b3b      	ldr	r3, [pc, #236]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80019b4:	4b39      	ldr	r3, [pc, #228]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80019ba:	4b38      	ldr	r3, [pc, #224]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019bc:	2200      	movs	r2, #0
 80019be:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80019c0:	4b36      	ldr	r3, [pc, #216]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 80019c6:	4b35      	ldr	r3, [pc, #212]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80019cc:	4b33      	ldr	r3, [pc, #204]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 80019d2:	4b32      	ldr	r3, [pc, #200]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 80019d8:	4b30      	ldr	r3, [pc, #192]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019da:	2200      	movs	r2, #0
 80019dc:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 80019de:	482f      	ldr	r0, [pc, #188]	@ (8001a9c <MX_SAI2_Init+0x168>)
 80019e0:	f009 fb46 	bl	800b070 <HAL_SAI_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_SAI2_Init+0xba>
  {
    Error_Handler();
 80019ea:	f000 fb51 	bl	8002090 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80019ee:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 80019f0:	4a2e      	ldr	r2, [pc, #184]	@ (8001aac <MX_SAI2_Init+0x178>)
 80019f2:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 80019f4:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80019fa:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 80019fc:	2203      	movs	r2, #3
 80019fe:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8001a00:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a02:	2240      	movs	r2, #64	@ 0x40
 8001a04:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001a06:	4b28      	ldr	r3, [pc, #160]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001a0c:	4b26      	ldr	r3, [pc, #152]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001a12:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001a18:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001a1e:	4b22      	ldr	r3, [pc, #136]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001a24:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001a30:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001a36:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.PdmInit.Activation = DISABLE;
 8001a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.PdmInit.MicPairsNbr = 1;
 8001a44:	4b18      	ldr	r3, [pc, #96]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8001a4a:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a50:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8001a52:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a54:	2208      	movs	r2, #8
 8001a56:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001a5e:	4b12      	ldr	r3, [pc, #72]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001a64:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8001a70:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001a76:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8001a82:	4b09      	ldr	r3, [pc, #36]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8001a88:	4807      	ldr	r0, [pc, #28]	@ (8001aa8 <MX_SAI2_Init+0x174>)
 8001a8a:	f009 faf1 	bl	800b070 <HAL_SAI_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_SAI2_Init+0x164>
  {
    Error_Handler();
 8001a94:	f000 fafc 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	24000778 	.word	0x24000778
 8001aa0:	40015c04 	.word	0x40015c04
 8001aa4:	0002ee00 	.word	0x0002ee00
 8001aa8:	24000810 	.word	0x24000810
 8001aac:	40015c24 	.word	0x40015c24

08001ab0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ab4:	4b26      	ldr	r3, [pc, #152]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001ab6:	4a27      	ldr	r2, [pc, #156]	@ (8001b54 <MX_SPI2_Init+0xa4>)
 8001ab8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001aba:	4b25      	ldr	r3, [pc, #148]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001abc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001ac0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ac2:	4b23      	ldr	r3, [pc, #140]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001ac8:	4b21      	ldr	r3, [pc, #132]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001aca:	2203      	movs	r2, #3
 8001acc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ace:	4b20      	ldr	r3, [pc, #128]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001ada:	4b1d      	ldr	r3, [pc, #116]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001afe:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b00:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b04:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001b06:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001b0c:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001b12:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001b18:	4b0d      	ldr	r3, [pc, #52]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001b2a:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001b30:	4b07      	ldr	r3, [pc, #28]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001b36:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b3c:	4804      	ldr	r0, [pc, #16]	@ (8001b50 <MX_SPI2_Init+0xa0>)
 8001b3e:	f009 fdb7 	bl	800b6b0 <HAL_SPI_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_SPI2_Init+0x9c>
  {
    Error_Handler();
 8001b48:	f000 faa2 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	240008a8 	.word	0x240008a8
 8001b54:	40003800 	.word	0x40003800

08001b58 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b5c:	4b22      	ldr	r3, [pc, #136]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b5e:	4a23      	ldr	r2, [pc, #140]	@ (8001bec <MX_USART3_UART_Init+0x94>)
 8001b60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b62:	4b21      	ldr	r3, [pc, #132]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b70:	4b1d      	ldr	r3, [pc, #116]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b7e:	220c      	movs	r2, #12
 8001b80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b82:	4b19      	ldr	r3, [pc, #100]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b88:	4b17      	ldr	r3, [pc, #92]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b8e:	4b16      	ldr	r3, [pc, #88]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b94:	4b14      	ldr	r3, [pc, #80]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b9a:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ba0:	4811      	ldr	r0, [pc, #68]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001ba2:	f009 fec4 	bl	800b92e <HAL_UART_Init>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001bac:	f000 fa70 	bl	8002090 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	480d      	ldr	r0, [pc, #52]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001bb4:	f00a ff55 	bl	800ca62 <HAL_UARTEx_SetTxFifoThreshold>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001bbe:	f000 fa67 	bl	8002090 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	4808      	ldr	r0, [pc, #32]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001bc6:	f00a ff8a 	bl	800cade <HAL_UARTEx_SetRxFifoThreshold>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001bd0:	f000 fa5e 	bl	8002090 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001bd4:	4804      	ldr	r0, [pc, #16]	@ (8001be8 <MX_USART3_UART_Init+0x90>)
 8001bd6:	f00a ff0b 	bl	800c9f0 <HAL_UARTEx_DisableFifoMode>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001be0:	f000 fa56 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	24000930 	.word	0x24000930
 8001bec:	40004800 	.word	0x40004800

08001bf0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001bf4:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001bf6:	4a16      	ldr	r2, [pc, #88]	@ (8001c50 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001bf8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001bfa:	4b14      	ldr	r3, [pc, #80]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001bfc:	2209      	movs	r2, #9
 8001bfe:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c00:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c02:	2202      	movs	r2, #2
 8001c04:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c0e:	2202      	movs	r2, #2
 8001c10:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001c24:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c2a:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c30:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c36:	4805      	ldr	r0, [pc, #20]	@ (8001c4c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001c38:	f005 f9d2 	bl	8006fe0 <HAL_PCD_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001c42:	f000 fa25 	bl	8002090 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	240009c4 	.word	0x240009c4
 8001c50:	40080000 	.word	0x40080000

08001c54 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001c5a:	1d3b      	adds	r3, r7, #4
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
 8001c68:	615a      	str	r2, [r3, #20]
 8001c6a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cec <MX_FMC_Init+0x98>)
 8001c70:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001c72:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001c78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c80:	2204      	movs	r2, #4
 8001c82:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001c84:	4b18      	ldr	r3, [pc, #96]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c86:	2210      	movs	r2, #16
 8001c88:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001c8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c8c:	2240      	movs	r2, #64	@ 0x40
 8001c8e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001c90:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c92:	2280      	movs	r2, #128	@ 0x80
 8001c94:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001c96:	4b14      	ldr	r3, [pc, #80]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001c9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001ca2:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8001cae:	2310      	movs	r3, #16
 8001cb0:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8001cb2:	2310      	movs	r3, #16
 8001cb4:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8001cb6:	2310      	movs	r3, #16
 8001cb8:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8001cba:	2310      	movs	r3, #16
 8001cbc:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001cbe:	2310      	movs	r3, #16
 8001cc0:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8001cc2:	2310      	movs	r3, #16
 8001cc4:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8001cc6:	2310      	movs	r3, #16
 8001cc8:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001cca:	1d3b      	adds	r3, r7, #4
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4806      	ldr	r0, [pc, #24]	@ (8001ce8 <MX_FMC_Init+0x94>)
 8001cd0:	f009 fcb2 	bl	800b638 <HAL_SDRAM_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001cda:	f000 f9d9 	bl	8002090 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001cde:	bf00      	nop
 8001ce0:	3720      	adds	r7, #32
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	24000ed0 	.word	0x24000ed0
 8001cec:	52004140 	.word	0x52004140

08001cf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b090      	sub	sp, #64	@ 0x40
 8001cf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	605a      	str	r2, [r3, #4]
 8001d00:	609a      	str	r2, [r3, #8]
 8001d02:	60da      	str	r2, [r3, #12]
 8001d04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001d06:	4bc0      	ldr	r3, [pc, #768]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d0c:	4abe      	ldr	r2, [pc, #760]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d16:	4bbc      	ldr	r3, [pc, #752]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	4bb8      	ldr	r3, [pc, #736]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d2a:	4ab7      	ldr	r2, [pc, #732]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d2c:	f043 0302 	orr.w	r3, r3, #2
 8001d30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d34:	4bb4      	ldr	r3, [pc, #720]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001d42:	4bb1      	ldr	r3, [pc, #708]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d48:	4aaf      	ldr	r2, [pc, #700]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d52:	4bad      	ldr	r3, [pc, #692]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d5c:	623b      	str	r3, [r7, #32]
 8001d5e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d60:	4ba9      	ldr	r3, [pc, #676]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d66:	4aa8      	ldr	r2, [pc, #672]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d70:	4ba5      	ldr	r3, [pc, #660]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d7a:	61fb      	str	r3, [r7, #28]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7e:	4ba2      	ldr	r3, [pc, #648]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d84:	4aa0      	ldr	r2, [pc, #640]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d8e:	4b9e      	ldr	r3, [pc, #632]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	61bb      	str	r3, [r7, #24]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9c:	4b9a      	ldr	r3, [pc, #616]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001da2:	4a99      	ldr	r2, [pc, #612]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dac:	4b96      	ldr	r3, [pc, #600]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dba:	4b93      	ldr	r3, [pc, #588]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dc0:	4a91      	ldr	r2, [pc, #580]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dc2:	f043 0310 	orr.w	r3, r3, #16
 8001dc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dca:	4b8f      	ldr	r3, [pc, #572]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dd0:	f003 0310 	and.w	r3, r3, #16
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001dd8:	4b8b      	ldr	r3, [pc, #556]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dde:	4a8a      	ldr	r2, [pc, #552]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001de0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001de4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001de8:	4b87      	ldr	r3, [pc, #540]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df6:	4b84      	ldr	r3, [pc, #528]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001df8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dfc:	4a82      	ldr	r2, [pc, #520]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001dfe:	f043 0308 	orr.w	r3, r3, #8
 8001e02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e06:	4b80      	ldr	r3, [pc, #512]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e14:	4b7c      	ldr	r3, [pc, #496]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1a:	4a7b      	ldr	r2, [pc, #492]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e24:	4b78      	ldr	r3, [pc, #480]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e32:	4b75      	ldr	r3, [pc, #468]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e38:	4a73      	ldr	r2, [pc, #460]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e3a:	f043 0320 	orr.w	r3, r3, #32
 8001e3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e42:	4b71      	ldr	r3, [pc, #452]	@ (8002008 <MX_GPIO_Init+0x318>)
 8001e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e48:	f003 0320 	and.w	r3, r3, #32
 8001e4c:	603b      	str	r3, [r7, #0]
 8001e4e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001e50:	2201      	movs	r2, #1
 8001e52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e56:	486d      	ldr	r0, [pc, #436]	@ (800200c <MX_GPIO_Init+0x31c>)
 8001e58:	f003 feea 	bl	8005c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e62:	486b      	ldr	r0, [pc, #428]	@ (8002010 <MX_GPIO_Init+0x320>)
 8001e64:	f003 fee4 	bl	8005c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MII_TX_ER_nINT_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f241 0104 	movw	r1, #4100	@ 0x1004
 8001e6e:	4869      	ldr	r0, [pc, #420]	@ (8002014 <MX_GPIO_Init+0x324>)
 8001e70:	f003 fede 	bl	8005c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2104      	movs	r1, #4
 8001e78:	4867      	ldr	r0, [pc, #412]	@ (8002018 <MX_GPIO_Init+0x328>)
 8001e7a:	f003 fed9 	bl	8005c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e84:	2301      	movs	r3, #1
 8001e86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e94:	4619      	mov	r1, r3
 8001e96:	485d      	ldr	r0, [pc, #372]	@ (800200c <MX_GPIO_Init+0x31c>)
 8001e98:	f003 fd1a 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001eb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4858      	ldr	r0, [pc, #352]	@ (800201c <MX_GPIO_Init+0x32c>)
 8001eba:	f003 fd09 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISPD7_Pin */
  GPIO_InitStruct.Pin = LCD_DISPD7_Pin;
 8001ebe:	2380      	movs	r3, #128	@ 0x80
 8001ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_DISPD7_GPIO_Port, &GPIO_InitStruct);
 8001eca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4853      	ldr	r0, [pc, #332]	@ (8002020 <MX_GPIO_Init+0x330>)
 8001ed2:	f003 fcfd 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE5 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8001ed6:	2330      	movs	r3, #48	@ 0x30
 8001ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eda:	2302      	movs	r3, #2
 8001edc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8001ee6:	230a      	movs	r3, #10
 8001ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eee:	4619      	mov	r1, r3
 8001ef0:	484c      	ldr	r0, [pc, #304]	@ (8002024 <MX_GPIO_Init+0x334>)
 8001ef2:	f003 fced 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS2_ID_Pin OTG_FS2_PSO_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS2_ID_Pin|OTG_FS2_PSO_Pin;
 8001ef6:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8001efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001efc:	2300      	movs	r3, #0
 8001efe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4840      	ldr	r0, [pc, #256]	@ (800200c <MX_GPIO_Init+0x31c>)
 8001f0c:	f003 fce0 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f16:	2300      	movs	r3, #0
 8001f18:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f22:	4619      	mov	r1, r3
 8001f24:	4840      	ldr	r0, [pc, #256]	@ (8002028 <MX_GPIO_Init+0x338>)
 8001f26:	f003 fcd3 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f30:	2302      	movs	r3, #2
 8001f32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f44:	4619      	mov	r1, r3
 8001f46:	4831      	ldr	r0, [pc, #196]	@ (800200c <MX_GPIO_Init+0x31c>)
 8001f48:	f003 fcc2 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : audio_Int_Pin */
  GPIO_InitStruct.Pin = audio_Int_Pin;
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001f5c:	2306      	movs	r3, #6
 8001f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(audio_Int_GPIO_Port, &GPIO_InitStruct);
 8001f60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f64:	4619      	mov	r1, r3
 8001f66:	4831      	ldr	r0, [pc, #196]	@ (800202c <MX_GPIO_Init+0x33c>)
 8001f68:	f003 fcb2 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f72:	2301      	movs	r3, #1
 8001f74:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	2300      	movs	r3, #0
 8001f78:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f7e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f82:	4619      	mov	r1, r3
 8001f84:	4822      	ldr	r0, [pc, #136]	@ (8002010 <MX_GPIO_Init+0x320>)
 8001f86:	f003 fca3 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001f8a:	2304      	movs	r3, #4
 8001f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001f98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4823      	ldr	r0, [pc, #140]	@ (800202c <MX_GPIO_Init+0x33c>)
 8001fa0:	f003 fc96 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001fb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	481e      	ldr	r0, [pc, #120]	@ (8002030 <MX_GPIO_Init+0x340>)
 8001fb8:	f003 fc8a 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS2_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS2_OverCurrent_Pin;
 8001fbc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fc2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fc6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS2_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001fcc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4812      	ldr	r0, [pc, #72]	@ (800201c <MX_GPIO_Init+0x32c>)
 8001fd4:	f003 fc7c 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fd8:	2340      	movs	r3, #64	@ 0x40
 8001fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001fe8:	2309      	movs	r3, #9
 8001fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4806      	ldr	r0, [pc, #24]	@ (800200c <MX_GPIO_Init+0x31c>)
 8001ff4:	f003 fc6c 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MII_TX_ER_nINT_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = MII_TX_ER_nINT_Pin|LCD_RST_Pin;
 8001ff8:	f241 0304 	movw	r3, #4100	@ 0x1004
 8001ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ffe:	2301      	movs	r3, #1
 8002000:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2300      	movs	r3, #0
 8002004:	e016      	b.n	8002034 <MX_GPIO_Init+0x344>
 8002006:	bf00      	nop
 8002008:	58024400 	.word	0x58024400
 800200c:	58020000 	.word	0x58020000
 8002010:	58022000 	.word	0x58022000
 8002014:	58020400 	.word	0x58020400
 8002018:	58022400 	.word	0x58022400
 800201c:	58021c00 	.word	0x58021c00
 8002020:	58020c00 	.word	0x58020c00
 8002024:	58021000 	.word	0x58021000
 8002028:	58020800 	.word	0x58020800
 800202c:	58021800 	.word	0x58021800
 8002030:	58022800 	.word	0x58022800
 8002034:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2300      	movs	r3, #0
 8002038:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800203e:	4619      	mov	r1, r3
 8002040:	4810      	ldr	r0, [pc, #64]	@ (8002084 <MX_GPIO_Init+0x394>)
 8002042:	f003 fc45 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002046:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800204c:	2300      	movs	r3, #0
 800204e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002054:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002058:	4619      	mov	r1, r3
 800205a:	480b      	ldr	r0, [pc, #44]	@ (8002088 <MX_GPIO_Init+0x398>)
 800205c:	f003 fc38 	bl	80058d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8002060:	2304      	movs	r3, #4
 8002062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002064:	2301      	movs	r3, #1
 8002066:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206c:	2300      	movs	r3, #0
 800206e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8002070:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002074:	4619      	mov	r1, r3
 8002076:	4805      	ldr	r0, [pc, #20]	@ (800208c <MX_GPIO_Init+0x39c>)
 8002078:	f003 fc2a 	bl	80058d0 <HAL_GPIO_Init>

}
 800207c:	bf00      	nop
 800207e:	3740      	adds	r7, #64	@ 0x40
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	58020400 	.word	0x58020400
 8002088:	58021c00 	.word	0x58021c00
 800208c:	58022400 	.word	0x58022400

08002090 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002094:	b672      	cpsid	i
}
 8002096:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <Error_Handler+0x8>

0800209c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a2:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <HAL_MspInit+0x30>)
 80020a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020a8:	4a08      	ldr	r2, [pc, #32]	@ (80020cc <HAL_MspInit+0x30>)
 80020aa:	f043 0302 	orr.w	r3, r3, #2
 80020ae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_MspInit+0x30>)
 80020b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	607b      	str	r3, [r7, #4]
 80020be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	58024400 	.word	0x58024400

080020d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b090      	sub	sp, #64	@ 0x40
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
 80020e4:	60da      	str	r2, [r3, #12]
 80020e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a72      	ldr	r2, [pc, #456]	@ (80022b8 <HAL_ADC_MspInit+0x1e8>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d14e      	bne.n	8002190 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80020f2:	4b72      	ldr	r3, [pc, #456]	@ (80022bc <HAL_ADC_MspInit+0x1ec>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	3301      	adds	r3, #1
 80020f8:	4a70      	ldr	r2, [pc, #448]	@ (80022bc <HAL_ADC_MspInit+0x1ec>)
 80020fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80020fc:	4b6f      	ldr	r3, [pc, #444]	@ (80022bc <HAL_ADC_MspInit+0x1ec>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d10e      	bne.n	8002122 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002104:	4b6e      	ldr	r3, [pc, #440]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002106:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800210a:	4a6d      	ldr	r2, [pc, #436]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800210c:	f043 0320 	orr.w	r3, r3, #32
 8002110:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002114:	4b6a      	ldr	r3, [pc, #424]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002116:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800211a:	f003 0320 	and.w	r3, r3, #32
 800211e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002122:	4b67      	ldr	r3, [pc, #412]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002128:	4a65      	ldr	r2, [pc, #404]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800212a:	f043 0304 	orr.w	r3, r3, #4
 800212e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002132:	4b63      	ldr	r3, [pc, #396]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002140:	4b5f      	ldr	r3, [pc, #380]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002146:	4a5e      	ldr	r2, [pc, #376]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002150:	4b5b      	ldr	r3, [pc, #364]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	623b      	str	r3, [r7, #32]
 800215c:	6a3b      	ldr	r3, [r7, #32]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA0_C     ------> ADC1_INP0
    PA1_C     ------> ADC1_INP1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800215e:	2301      	movs	r3, #1
 8002160:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002162:	2303      	movs	r3, #3
 8002164:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800216a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800216e:	4619      	mov	r1, r3
 8002170:	4854      	ldr	r0, [pc, #336]	@ (80022c4 <HAL_ADC_MspInit+0x1f4>)
 8002172:	f003 fbad 	bl	80058d0 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8002176:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800217a:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800217e:	f001 fa97 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8002182:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002186:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800218a:	f001 fa91 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800218e:	e08f      	b.n	80022b0 <HAL_ADC_MspInit+0x1e0>
  else if(hadc->Instance==ADC2)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a4c      	ldr	r2, [pc, #304]	@ (80022c8 <HAL_ADC_MspInit+0x1f8>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d133      	bne.n	8002202 <HAL_ADC_MspInit+0x132>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800219a:	4b48      	ldr	r3, [pc, #288]	@ (80022bc <HAL_ADC_MspInit+0x1ec>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	3301      	adds	r3, #1
 80021a0:	4a46      	ldr	r2, [pc, #280]	@ (80022bc <HAL_ADC_MspInit+0x1ec>)
 80021a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80021a4:	4b45      	ldr	r3, [pc, #276]	@ (80022bc <HAL_ADC_MspInit+0x1ec>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d10e      	bne.n	80021ca <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80021ac:	4b44      	ldr	r3, [pc, #272]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 80021ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021b2:	4a43      	ldr	r2, [pc, #268]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 80021b4:	f043 0320 	orr.w	r3, r3, #32
 80021b8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80021bc:	4b40      	ldr	r3, [pc, #256]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 80021be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80021c2:	f003 0320 	and.w	r3, r3, #32
 80021c6:	61fb      	str	r3, [r7, #28]
 80021c8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ca:	4b3d      	ldr	r3, [pc, #244]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 80021cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021d0:	4a3b      	ldr	r2, [pc, #236]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021da:	4b39      	ldr	r3, [pc, #228]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 80021dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	61bb      	str	r3, [r7, #24]
 80021e6:	69bb      	ldr	r3, [r7, #24]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 80021e8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80021ec:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80021f0:	f001 fa5e 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 80021f4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80021f8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 80021fc:	f001 fa58 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8002200:	e056      	b.n	80022b0 <HAL_ADC_MspInit+0x1e0>
  else if(hadc->Instance==ADC3)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a31      	ldr	r2, [pc, #196]	@ (80022cc <HAL_ADC_MspInit+0x1fc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d151      	bne.n	80022b0 <HAL_ADC_MspInit+0x1e0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800220c:	4b2c      	ldr	r3, [pc, #176]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800220e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002212:	4a2b      	ldr	r2, [pc, #172]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002214:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002218:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800221c:	4b28      	ldr	r3, [pc, #160]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800221e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002222:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800222a:	4b25      	ldr	r3, [pc, #148]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800222c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002230:	4a23      	ldr	r2, [pc, #140]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002232:	f043 0320 	orr.w	r3, r3, #32
 8002236:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800223a:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800223c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002240:	f003 0320 	and.w	r3, r3, #32
 8002244:	613b      	str	r3, [r7, #16]
 8002246:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002248:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800224a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800224e:	4a1c      	ldr	r2, [pc, #112]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 8002250:	f043 0304 	orr.w	r3, r3, #4
 8002254:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002258:	4b19      	ldr	r3, [pc, #100]	@ (80022c0 <HAL_ADC_MspInit+0x1f0>)
 800225a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002266:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800226a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800226c:	2303      	movs	r3, #3
 800226e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002274:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002278:	4619      	mov	r1, r3
 800227a:	4815      	ldr	r0, [pc, #84]	@ (80022d0 <HAL_ADC_MspInit+0x200>)
 800227c:	f003 fb28 	bl	80058d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002280:	2301      	movs	r3, #1
 8002282:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002284:	2303      	movs	r3, #3
 8002286:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800228c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002290:	4619      	mov	r1, r3
 8002292:	480c      	ldr	r0, [pc, #48]	@ (80022c4 <HAL_ADC_MspInit+0x1f4>)
 8002294:	f003 fb1c 	bl	80058d0 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002298:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800229c:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80022a0:	f001 fa06 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 80022a4:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 80022a8:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80022ac:	f001 fa00 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>
}
 80022b0:	bf00      	nop
 80022b2:	3740      	adds	r7, #64	@ 0x40
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40022000 	.word	0x40022000
 80022bc:	24001010 	.word	0x24001010
 80022c0:	58024400 	.word	0x58024400
 80022c4:	58020800 	.word	0x58020800
 80022c8:	40022100 	.word	0x40022100
 80022cc:	58026000 	.word	0x58026000
 80022d0:	58021400 	.word	0x58021400

080022d4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b092      	sub	sp, #72	@ 0x48
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a87      	ldr	r2, [pc, #540]	@ (8002510 <HAL_ETH_MspInit+0x23c>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	f040 8108 	bne.w	8002508 <HAL_ETH_MspInit+0x234>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80022f8:	4b86      	ldr	r3, [pc, #536]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80022fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80022fe:	4a85      	ldr	r2, [pc, #532]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002304:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002308:	4b82      	ldr	r3, [pc, #520]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 800230a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800230e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002312:	633b      	str	r3, [r7, #48]	@ 0x30
 8002314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8002316:	4b7f      	ldr	r3, [pc, #508]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002318:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800231c:	4a7d      	ldr	r2, [pc, #500]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 800231e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002322:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002326:	4b7b      	ldr	r3, [pc, #492]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002328:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800232c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002330:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8002334:	4b77      	ldr	r3, [pc, #476]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002336:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800233a:	4a76      	ldr	r2, [pc, #472]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 800233c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002340:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002344:	4b73      	ldr	r3, [pc, #460]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002346:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002350:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002352:	4b70      	ldr	r3, [pc, #448]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002358:	4a6e      	ldr	r2, [pc, #440]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 800235a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800235e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002362:	4b6c      	ldr	r3, [pc, #432]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002370:	4b68      	ldr	r3, [pc, #416]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002376:	4a67      	ldr	r2, [pc, #412]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002378:	f043 0310 	orr.w	r3, r3, #16
 800237c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002380:	4b64      	ldr	r3, [pc, #400]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002386:	f003 0310 	and.w	r3, r3, #16
 800238a:	623b      	str	r3, [r7, #32]
 800238c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800238e:	4b61      	ldr	r3, [pc, #388]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002394:	4a5f      	ldr	r2, [pc, #380]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800239e:	4b5d      	ldr	r3, [pc, #372]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a8:	61fb      	str	r3, [r7, #28]
 80023aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ac:	4b59      	ldr	r3, [pc, #356]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b2:	4a58      	ldr	r2, [pc, #352]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023b4:	f043 0304 	orr.w	r3, r3, #4
 80023b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023bc:	4b55      	ldr	r3, [pc, #340]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	61bb      	str	r3, [r7, #24]
 80023c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80023ca:	4b52      	ldr	r3, [pc, #328]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023d0:	4a50      	ldr	r2, [pc, #320]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023da:	4b4e      	ldr	r3, [pc, #312]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e8:	4b4a      	ldr	r3, [pc, #296]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ee:	4a49      	ldr	r2, [pc, #292]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023f8:	4b46      	ldr	r3, [pc, #280]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 80023fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002406:	4b43      	ldr	r3, [pc, #268]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800240c:	4a41      	ldr	r2, [pc, #260]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 800240e:	f043 0302 	orr.w	r3, r3, #2
 8002412:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002416:	4b3f      	ldr	r3, [pc, #252]	@ (8002514 <HAL_ETH_MspInit+0x240>)
 8002418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 8002424:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002428:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242a:	2302      	movs	r3, #2
 800242c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002432:	2300      	movs	r3, #0
 8002434:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002436:	230b      	movs	r3, #11
 8002438:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800243a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800243e:	4619      	mov	r1, r3
 8002440:	4835      	ldr	r0, [pc, #212]	@ (8002518 <HAL_ETH_MspInit+0x244>)
 8002442:	f003 fa45 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 8002446:	2304      	movs	r3, #4
 8002448:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002452:	2300      	movs	r3, #0
 8002454:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002456:	230b      	movs	r3, #11
 8002458:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 800245a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800245e:	4619      	mov	r1, r3
 8002460:	482e      	ldr	r0, [pc, #184]	@ (800251c <HAL_ETH_MspInit+0x248>)
 8002462:	f003 fa35 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 8002466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800246a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246c:	2302      	movs	r3, #2
 800246e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	2300      	movs	r3, #0
 8002476:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002478:	230b      	movs	r3, #11
 800247a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 800247c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002480:	4619      	mov	r1, r3
 8002482:	4827      	ldr	r0, [pc, #156]	@ (8002520 <HAL_ETH_MspInit+0x24c>)
 8002484:	f003 fa24 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 8002488:	233e      	movs	r3, #62	@ 0x3e
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
                          |MII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248c:	2302      	movs	r3, #2
 800248e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002498:	230b      	movs	r3, #11
 800249a:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800249c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024a0:	4619      	mov	r1, r3
 80024a2:	4820      	ldr	r0, [pc, #128]	@ (8002524 <HAL_ETH_MspInit+0x250>)
 80024a4:	f003 fa14 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 80024a8:	230c      	movs	r3, #12
 80024aa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b4:	2300      	movs	r3, #0
 80024b6:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024b8:	230b      	movs	r3, #11
 80024ba:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80024bc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024c0:	4619      	mov	r1, r3
 80024c2:	4819      	ldr	r0, [pc, #100]	@ (8002528 <HAL_ETH_MspInit+0x254>)
 80024c4:	f003 fa04 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 80024c8:	2386      	movs	r3, #134	@ 0x86
 80024ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2302      	movs	r3, #2
 80024ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d4:	2300      	movs	r3, #0
 80024d6:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024d8:	230b      	movs	r3, #11
 80024da:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024e0:	4619      	mov	r1, r3
 80024e2:	4812      	ldr	r0, [pc, #72]	@ (800252c <HAL_ETH_MspInit+0x258>)
 80024e4:	f003 f9f4 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_D3_Pin|MII_RX_D2_Pin;
 80024e8:	2303      	movs	r3, #3
 80024ea:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ec:	2302      	movs	r3, #2
 80024ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f0:	2300      	movs	r3, #0
 80024f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f4:	2300      	movs	r3, #0
 80024f6:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024f8:	230b      	movs	r3, #11
 80024fa:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002500:	4619      	mov	r1, r3
 8002502:	480b      	ldr	r0, [pc, #44]	@ (8002530 <HAL_ETH_MspInit+0x25c>)
 8002504:	f003 f9e4 	bl	80058d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002508:	bf00      	nop
 800250a:	3748      	adds	r7, #72	@ 0x48
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40028000 	.word	0x40028000
 8002514:	58024400 	.word	0x58024400
 8002518:	58021800 	.word	0x58021800
 800251c:	58021000 	.word	0x58021000
 8002520:	58022000 	.word	0x58022000
 8002524:	58020800 	.word	0x58020800
 8002528:	58021c00 	.word	0x58021c00
 800252c:	58020000 	.word	0x58020000
 8002530:	58020400 	.word	0x58020400

08002534 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b0bc      	sub	sp, #240	@ 0xf0
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800254c:	f107 0318 	add.w	r3, r7, #24
 8002550:	22c0      	movs	r2, #192	@ 0xc0
 8002552:	2100      	movs	r1, #0
 8002554:	4618      	mov	r0, r3
 8002556:	f00b febc 	bl	800e2d2 <memset>
  if(hfdcan->Instance==FDCAN1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a57      	ldr	r2, [pc, #348]	@ (80026bc <HAL_FDCAN_MspInit+0x188>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d151      	bne.n	8002608 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002564:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002568:	f04f 0300 	mov.w	r3, #0
 800256c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002574:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002578:	f107 0318 	add.w	r3, r7, #24
 800257c:	4618      	mov	r0, r3
 800257e:	f005 ff61 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002588:	f7ff fd82 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800258c:	4b4c      	ldr	r3, [pc, #304]	@ (80026c0 <HAL_FDCAN_MspInit+0x18c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	4a4b      	ldr	r2, [pc, #300]	@ (80026c0 <HAL_FDCAN_MspInit+0x18c>)
 8002594:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002596:	4b4a      	ldr	r3, [pc, #296]	@ (80026c0 <HAL_FDCAN_MspInit+0x18c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d10e      	bne.n	80025bc <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800259e:	4b49      	ldr	r3, [pc, #292]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 80025a0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80025a4:	4a47      	ldr	r2, [pc, #284]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 80025a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025aa:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80025ae:	4b45      	ldr	r3, [pc, #276]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 80025b0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80025b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80025bc:	4b41      	ldr	r3, [pc, #260]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 80025be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025c2:	4a40      	ldr	r2, [pc, #256]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 80025c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025cc:	4b3d      	ldr	r3, [pc, #244]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 80025ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin|FDCAN1_TX_Pin;
 80025da:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80025de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e2:	2302      	movs	r3, #2
 80025e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ee:	2300      	movs	r3, #0
 80025f0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80025f4:	2309      	movs	r3, #9
 80025f6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80025fa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80025fe:	4619      	mov	r1, r3
 8002600:	4831      	ldr	r0, [pc, #196]	@ (80026c8 <HAL_FDCAN_MspInit+0x194>)
 8002602:	f003 f965 	bl	80058d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8002606:	e055      	b.n	80026b4 <HAL_FDCAN_MspInit+0x180>
  else if(hfdcan->Instance==FDCAN2)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a2f      	ldr	r2, [pc, #188]	@ (80026cc <HAL_FDCAN_MspInit+0x198>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d150      	bne.n	80026b4 <HAL_FDCAN_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002612:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800261e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002622:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002626:	f107 0318 	add.w	r3, r7, #24
 800262a:	4618      	mov	r0, r3
 800262c:	f005 ff0a 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 8002636:	f7ff fd2b 	bl	8002090 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800263a:	4b21      	ldr	r3, [pc, #132]	@ (80026c0 <HAL_FDCAN_MspInit+0x18c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	3301      	adds	r3, #1
 8002640:	4a1f      	ldr	r2, [pc, #124]	@ (80026c0 <HAL_FDCAN_MspInit+0x18c>)
 8002642:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002644:	4b1e      	ldr	r3, [pc, #120]	@ (80026c0 <HAL_FDCAN_MspInit+0x18c>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d10e      	bne.n	800266a <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800264c:	4b1d      	ldr	r3, [pc, #116]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 800264e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002652:	4a1c      	ldr	r2, [pc, #112]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 8002654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002658:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800265c:	4b19      	ldr	r3, [pc, #100]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 800265e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266a:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 800266c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002670:	4a14      	ldr	r2, [pc, #80]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_FDCAN_MspInit+0x190>)
 800267c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FDCAN2_RX_Pin|FDCAN2_TX_Pin;
 8002688:	f242 0320 	movw	r3, #8224	@ 0x2020
 800268c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	2302      	movs	r3, #2
 8002692:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269c:	2300      	movs	r3, #0
 800269e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80026a2:	2309      	movs	r3, #9
 80026a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80026ac:	4619      	mov	r1, r3
 80026ae:	4808      	ldr	r0, [pc, #32]	@ (80026d0 <HAL_FDCAN_MspInit+0x19c>)
 80026b0:	f003 f90e 	bl	80058d0 <HAL_GPIO_Init>
}
 80026b4:	bf00      	nop
 80026b6:	37f0      	adds	r7, #240	@ 0xf0
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	4000a000 	.word	0x4000a000
 80026c0:	24001014 	.word	0x24001014
 80026c4:	58024400 	.word	0x58024400
 80026c8:	58021c00 	.word	0x58021c00
 80026cc:	4000a400 	.word	0x4000a400
 80026d0:	58020400 	.word	0x58020400

080026d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b0ba      	sub	sp, #232	@ 0xe8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026ec:	f107 0310 	add.w	r3, r7, #16
 80026f0:	22c0      	movs	r2, #192	@ 0xc0
 80026f2:	2100      	movs	r1, #0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f00b fdec 	bl	800e2d2 <memset>
  if(hi2c->Instance==I2C4)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a27      	ldr	r2, [pc, #156]	@ (800279c <HAL_I2C_MspInit+0xc8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d146      	bne.n	8002792 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002704:	f04f 0210 	mov.w	r2, #16
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8002710:	2300      	movs	r3, #0
 8002712:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002716:	f107 0310 	add.w	r3, r7, #16
 800271a:	4618      	mov	r0, r3
 800271c:	f005 fe92 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002726:	f7ff fcb3 	bl	8002090 <Error_Handler>
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800272a:	4b1d      	ldr	r3, [pc, #116]	@ (80027a0 <HAL_I2C_MspInit+0xcc>)
 800272c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002730:	4a1b      	ldr	r2, [pc, #108]	@ (80027a0 <HAL_I2C_MspInit+0xcc>)
 8002732:	f043 0308 	orr.w	r3, r3, #8
 8002736:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800273a:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <HAL_I2C_MspInit+0xcc>)
 800273c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PD12     ------> I2C4_SCL
    PD13     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002748:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800274c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002750:	2312      	movs	r3, #18
 8002752:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002756:	2300      	movs	r3, #0
 8002758:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275c:	2300      	movs	r3, #0
 800275e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8002762:	2304      	movs	r3, #4
 8002764:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002768:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800276c:	4619      	mov	r1, r3
 800276e:	480d      	ldr	r0, [pc, #52]	@ (80027a4 <HAL_I2C_MspInit+0xd0>)
 8002770:	f003 f8ae 	bl	80058d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002774:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <HAL_I2C_MspInit+0xcc>)
 8002776:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800277a:	4a09      	ldr	r2, [pc, #36]	@ (80027a0 <HAL_I2C_MspInit+0xcc>)
 800277c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002780:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002784:	4b06      	ldr	r3, [pc, #24]	@ (80027a0 <HAL_I2C_MspInit+0xcc>)
 8002786:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800278a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8002792:	bf00      	nop
 8002794:	37e8      	adds	r7, #232	@ 0xe8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	58001c00 	.word	0x58001c00
 80027a0:	58024400 	.word	0x58024400
 80027a4:	58020c00 	.word	0x58020c00

080027a8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b0be      	sub	sp, #248	@ 0xf8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	60da      	str	r2, [r3, #12]
 80027be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027c0:	f107 0320 	add.w	r3, r7, #32
 80027c4:	22c0      	movs	r2, #192	@ 0xc0
 80027c6:	2100      	movs	r1, #0
 80027c8:	4618      	mov	r0, r3
 80027ca:	f00b fd82 	bl	800e2d2 <memset>
  if(hltdc->Instance==LTDC)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a66      	ldr	r2, [pc, #408]	@ (800296c <HAL_LTDC_MspInit+0x1c4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	f040 80c4 	bne.w	8002962 <HAL_LTDC_MspInit+0x1ba>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80027da:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 32;
 80027e6:	2320      	movs	r3, #32
 80027e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 80027ea:	23c0      	movs	r3, #192	@ 0xc0
 80027ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80027ee:	2302      	movs	r3, #2
 80027f0:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80027f2:	2302      	movs	r3, #2
 80027f4:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80027f6:	2302      	movs	r3, #2
 80027f8:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80027fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80027fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8002800:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002804:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800280a:	f107 0320 	add.w	r3, r7, #32
 800280e:	4618      	mov	r0, r3
 8002810:	f005 fe18 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <HAL_LTDC_MspInit+0x76>
    {
      Error_Handler();
 800281a:	f7ff fc39 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800281e:	4b54      	ldr	r3, [pc, #336]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002820:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002824:	4a52      	ldr	r2, [pc, #328]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002826:	f043 0308 	orr.w	r3, r3, #8
 800282a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800282e:	4b50      	ldr	r3, [pc, #320]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002830:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	61fb      	str	r3, [r7, #28]
 800283a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 800283c:	4b4c      	ldr	r3, [pc, #304]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800283e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002842:	4a4b      	ldr	r2, [pc, #300]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002844:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002848:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800284c:	4b48      	ldr	r3, [pc, #288]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800284e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002852:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002856:	61bb      	str	r3, [r7, #24]
 8002858:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800285a:	4b45      	ldr	r3, [pc, #276]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800285c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002860:	4a43      	ldr	r2, [pc, #268]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002862:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002866:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800286a:	4b41      	ldr	r3, [pc, #260]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800286c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002878:	4b3d      	ldr	r3, [pc, #244]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800287a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800287e:	4a3c      	ldr	r2, [pc, #240]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002880:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002884:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002888:	4b39      	ldr	r3, [pc, #228]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800288a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800288e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002896:	4b36      	ldr	r3, [pc, #216]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 8002898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800289c:	4a34      	ldr	r2, [pc, #208]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 800289e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028a6:	4b32      	ldr	r3, [pc, #200]	@ (8002970 <HAL_LTDC_MspInit+0x1c8>)
 80028a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
    PJ5     ------> LTDC_R6
    PH9     ------> LTDC_R3
    PJ3     ------> LTDC_R4
    PJ4     ------> LTDC_R5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3
 80028b4:	23fc      	movs	r3, #252	@ 0xfc
 80028b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |GPIO_PIN_7|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c0:	2300      	movs	r3, #0
 80028c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c6:	2300      	movs	r3, #0
 80028c8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80028cc:	230e      	movs	r3, #14
 80028ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80028d2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80028d6:	4619      	mov	r1, r3
 80028d8:	4826      	ldr	r0, [pc, #152]	@ (8002974 <HAL_LTDC_MspInit+0x1cc>)
 80028da:	f002 fff9 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_9|GPIO_PIN_12
 80028de:	f24d 2303 	movw	r3, #53763	@ 0xd203
 80028e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f2:	2300      	movs	r3, #0
 80028f4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80028f8:	230e      	movs	r3, #14
 80028fa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80028fe:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002902:	4619      	mov	r1, r3
 8002904:	481c      	ldr	r0, [pc, #112]	@ (8002978 <HAL_LTDC_MspInit+0x1d0>)
 8002906:	f002 ffe3 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DISP_Pin|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_13
 800290a:	f64f 73fb 	movw	r3, #65531	@ 0xfffb
 800290e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291e:	2300      	movs	r3, #0
 8002920:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002924:	230e      	movs	r3, #14
 8002926:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800292a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800292e:	4619      	mov	r1, r3
 8002930:	4812      	ldr	r0, [pc, #72]	@ (800297c <HAL_LTDC_MspInit+0x1d4>)
 8002932:	f002 ffcd 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002936:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800293a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293e:	2302      	movs	r3, #2
 8002940:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	2300      	movs	r3, #0
 8002946:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294a:	2300      	movs	r3, #0
 800294c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002950:	230e      	movs	r3, #14
 8002952:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002956:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800295a:	4619      	mov	r1, r3
 800295c:	4808      	ldr	r0, [pc, #32]	@ (8002980 <HAL_LTDC_MspInit+0x1d8>)
 800295e:	f002 ffb7 	bl	80058d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002962:	bf00      	nop
 8002964:	37f8      	adds	r7, #248	@ 0xf8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	50001000 	.word	0x50001000
 8002970:	58024400 	.word	0x58024400
 8002974:	58022800 	.word	0x58022800
 8002978:	58022000 	.word	0x58022000
 800297c:	58022400 	.word	0x58022400
 8002980:	58021c00 	.word	0x58021c00

08002984 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b0bc      	sub	sp, #240	@ 0xf0
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
 8002998:	60da      	str	r2, [r3, #12]
 800299a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800299c:	f107 0318 	add.w	r3, r7, #24
 80029a0:	22c0      	movs	r2, #192	@ 0xc0
 80029a2:	2100      	movs	r1, #0
 80029a4:	4618      	mov	r0, r3
 80029a6:	f00b fc94 	bl	800e2d2 <memset>
  if(hqspi->Instance==QUADSPI)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a56      	ldr	r2, [pc, #344]	@ (8002b08 <HAL_QSPI_MspInit+0x184>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	f040 80a5 	bne.w	8002b00 <HAL_QSPI_MspInit+0x17c>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80029b6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029c6:	f107 0318 	add.w	r3, r7, #24
 80029ca:	4618      	mov	r0, r3
 80029cc:	f005 fd3a 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80029d6:	f7ff fb5b 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80029da:	4b4c      	ldr	r3, [pc, #304]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 80029dc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80029e0:	4a4a      	ldr	r2, [pc, #296]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 80029e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029e6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80029ea:	4b48      	ldr	r3, [pc, #288]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 80029ec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80029f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029f4:	617b      	str	r3, [r7, #20]
 80029f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f8:	4b44      	ldr	r3, [pc, #272]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 80029fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029fe:	4a43      	ldr	r2, [pc, #268]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a00:	f043 0302 	orr.w	r3, r3, #2
 8002a04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a08:	4b40      	ldr	r3, [pc, #256]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	613b      	str	r3, [r7, #16]
 8002a14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a16:	4b3d      	ldr	r3, [pc, #244]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a1e:	f043 0320 	orr.w	r3, r3, #32
 8002a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a26:	4b39      	ldr	r3, [pc, #228]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a34:	4b35      	ldr	r3, [pc, #212]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a3a:	4a34      	ldr	r2, [pc, #208]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a3c:	f043 0308 	orr.w	r3, r3, #8
 8002a40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a44:	4b31      	ldr	r3, [pc, #196]	@ (8002b0c <HAL_QSPI_MspInit+0x188>)
 8002a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a4a:	f003 0308 	and.w	r3, r3, #8
 8002a4e:	60bb      	str	r3, [r7, #8]
 8002a50:	68bb      	ldr	r3, [r7, #8]
    PF7     ------> QUADSPI_BK1_IO2
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a52:	2340      	movs	r3, #64	@ 0x40
 8002a54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a64:	2300      	movs	r3, #0
 8002a66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002a6a:	230a      	movs	r3, #10
 8002a6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002a74:	4619      	mov	r1, r3
 8002a76:	4826      	ldr	r0, [pc, #152]	@ (8002b10 <HAL_QSPI_MspInit+0x18c>)
 8002a78:	f002 ff2a 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8002a7c:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8002a80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a84:	2302      	movs	r3, #2
 8002a86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a90:	2300      	movs	r3, #0
 8002a92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002a96:	2309      	movs	r3, #9
 8002a98:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a9c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	481c      	ldr	r0, [pc, #112]	@ (8002b14 <HAL_QSPI_MspInit+0x190>)
 8002aa4:	f002 ff14 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002aa8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002aac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002ac2:	230a      	movs	r3, #10
 8002ac4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ac8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002acc:	4619      	mov	r1, r3
 8002ace:	4811      	ldr	r0, [pc, #68]	@ (8002b14 <HAL_QSPI_MspInit+0x190>)
 8002ad0:	f002 fefe 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ad4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ad8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002adc:	2302      	movs	r3, #2
 8002ade:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002aee:	2309      	movs	r3, #9
 8002af0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002af4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002af8:	4619      	mov	r1, r3
 8002afa:	4807      	ldr	r0, [pc, #28]	@ (8002b18 <HAL_QSPI_MspInit+0x194>)
 8002afc:	f002 fee8 	bl	80058d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002b00:	bf00      	nop
 8002b02:	37f0      	adds	r7, #240	@ 0xf0
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	52005000 	.word	0x52005000
 8002b0c:	58024400 	.word	0x58024400
 8002b10:	58020400 	.word	0x58020400
 8002b14:	58021400 	.word	0x58021400
 8002b18:	58020c00 	.word	0x58020c00

08002b1c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b0b2      	sub	sp, #200	@ 0xc8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b24:	f107 0308 	add.w	r3, r7, #8
 8002b28:	22c0      	movs	r2, #192	@ 0xc0
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f00b fbd0 	bl	800e2d2 <memset>
  if(hrtc->Instance==RTC)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a10      	ldr	r2, [pc, #64]	@ (8002b78 <HAL_RTC_MspInit+0x5c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d119      	bne.n	8002b70 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b3c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002b40:	f04f 0300 	mov.w	r3, #0
 8002b44:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002b48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b4c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b50:	f107 0308 	add.w	r3, r7, #8
 8002b54:	4618      	mov	r0, r3
 8002b56:	f005 fc75 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8002b60:	f7ff fa96 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b64:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <HAL_RTC_MspInit+0x60>)
 8002b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b68:	4a04      	ldr	r2, [pc, #16]	@ (8002b7c <HAL_RTC_MspInit+0x60>)
 8002b6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b6e:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b70:	bf00      	nop
 8002b72:	37c8      	adds	r7, #200	@ 0xc8
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	58004000 	.word	0x58004000
 8002b7c:	58024400 	.word	0x58024400

08002b80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b0bc      	sub	sp, #240	@ 0xf0
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b88:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b98:	f107 0318 	add.w	r3, r7, #24
 8002b9c:	22c0      	movs	r2, #192	@ 0xc0
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f00b fb96 	bl	800e2d2 <memset>
  if(hspi->Instance==SPI2)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a55      	ldr	r2, [pc, #340]	@ (8002d00 <HAL_SPI_MspInit+0x180>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	f040 80a3 	bne.w	8002cf8 <HAL_SPI_MspInit+0x178>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002bb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bc2:	f107 0318 	add.w	r3, r7, #24
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f005 fc3c 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8002bd2:	f7ff fa5d 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bd6:	4b4b      	ldr	r3, [pc, #300]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002bd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bdc:	4a49      	ldr	r2, [pc, #292]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002bde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002be2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002be6:	4b47      	ldr	r3, [pc, #284]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002be8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002bec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf4:	4b43      	ldr	r3, [pc, #268]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bfa:	4a42      	ldr	r2, [pc, #264]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002bfc:	f043 0302 	orr.w	r3, r3, #2
 8002c00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c04:	4b3f      	ldr	r3, [pc, #252]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	613b      	str	r3, [r7, #16]
 8002c10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c12:	4b3c      	ldr	r3, [pc, #240]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c18:	4a3a      	ldr	r2, [pc, #232]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c1a:	f043 0308 	orr.w	r3, r3, #8
 8002c1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c22:	4b38      	ldr	r3, [pc, #224]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c28:	f003 0308 	and.w	r3, r3, #8
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002c30:	4b34      	ldr	r3, [pc, #208]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c36:	4a33      	ldr	r2, [pc, #204]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c40:	4b30      	ldr	r3, [pc, #192]	@ (8002d04 <HAL_SPI_MspInit+0x184>)
 8002c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
    PB4 (NJTRST)     ------> SPI2_NSS
    PD3     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c4e:	2310      	movs	r3, #16
 8002c50:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c54:	2302      	movs	r3, #2
 8002c56:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002c66:	2307      	movs	r3, #7
 8002c68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c6c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002c70:	4619      	mov	r1, r3
 8002c72:	4825      	ldr	r0, [pc, #148]	@ (8002d08 <HAL_SPI_MspInit+0x188>)
 8002c74:	f002 fe2c 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c78:	2308      	movs	r3, #8
 8002c7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c84:	2300      	movs	r3, #0
 8002c86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c90:	2305      	movs	r3, #5
 8002c92:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c96:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	481b      	ldr	r0, [pc, #108]	@ (8002d0c <HAL_SPI_MspInit+0x18c>)
 8002c9e:	f002 fe17 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002cba:	2305      	movs	r3, #5
 8002cbc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cc0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4812      	ldr	r0, [pc, #72]	@ (8002d10 <HAL_SPI_MspInit+0x190>)
 8002cc8:	f002 fe02 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ccc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cd0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ce6:	2305      	movs	r3, #5
 8002ce8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4805      	ldr	r0, [pc, #20]	@ (8002d08 <HAL_SPI_MspInit+0x188>)
 8002cf4:	f002 fdec 	bl	80058d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002cf8:	bf00      	nop
 8002cfa:	37f0      	adds	r7, #240	@ 0xf0
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40003800 	.word	0x40003800
 8002d04:	58024400 	.word	0x58024400
 8002d08:	58020400 	.word	0x58020400
 8002d0c:	58020c00 	.word	0x58020c00
 8002d10:	58022000 	.word	0x58022000

08002d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b0ba      	sub	sp, #232	@ 0xe8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d1c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d2c:	f107 0310 	add.w	r3, r7, #16
 8002d30:	22c0      	movs	r2, #192	@ 0xc0
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f00b facc 	bl	800e2d2 <memset>
  if(huart->Instance==USART3)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a27      	ldr	r2, [pc, #156]	@ (8002ddc <HAL_UART_MspInit+0xc8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d146      	bne.n	8002dd2 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002d44:	f04f 0202 	mov.w	r2, #2
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d56:	f107 0310 	add.w	r3, r7, #16
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f005 fb72 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002d66:	f7ff f993 	bl	8002090 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002de0 <HAL_UART_MspInit+0xcc>)
 8002d6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d70:	4a1b      	ldr	r2, [pc, #108]	@ (8002de0 <HAL_UART_MspInit+0xcc>)
 8002d72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002d7a:	4b19      	ldr	r3, [pc, #100]	@ (8002de0 <HAL_UART_MspInit+0xcc>)
 8002d7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d88:	4b15      	ldr	r3, [pc, #84]	@ (8002de0 <HAL_UART_MspInit+0xcc>)
 8002d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d8e:	4a14      	ldr	r2, [pc, #80]	@ (8002de0 <HAL_UART_MspInit+0xcc>)
 8002d90:	f043 0302 	orr.w	r3, r3, #2
 8002d94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d98:	4b11      	ldr	r3, [pc, #68]	@ (8002de0 <HAL_UART_MspInit+0xcc>)
 8002d9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002da6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002daa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002dc0:	2307      	movs	r3, #7
 8002dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4805      	ldr	r0, [pc, #20]	@ (8002de4 <HAL_UART_MspInit+0xd0>)
 8002dce:	f002 fd7f 	bl	80058d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002dd2:	bf00      	nop
 8002dd4:	37e8      	adds	r7, #232	@ 0xe8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40004800 	.word	0x40004800
 8002de0:	58024400 	.word	0x58024400
 8002de4:	58020400 	.word	0x58020400

08002de8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b0ba      	sub	sp, #232	@ 0xe8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e00:	f107 0310 	add.w	r3, r7, #16
 8002e04:	22c0      	movs	r2, #192	@ 0xc0
 8002e06:	2100      	movs	r1, #0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f00b fa62 	bl	800e2d2 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a30      	ldr	r2, [pc, #192]	@ (8002ed4 <HAL_PCD_MspInit+0xec>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d159      	bne.n	8002ecc <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002e18:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002e1c:	f04f 0300 	mov.w	r3, #0
 8002e20:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002e24:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002e28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e2c:	f107 0310 	add.w	r3, r7, #16
 8002e30:	4618      	mov	r0, r3
 8002e32:	f005 fb07 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8002e3c:	f7ff f928 	bl	8002090 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002e40:	f004 fa50 	bl	80072e4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e44:	4b24      	ldr	r3, [pc, #144]	@ (8002ed8 <HAL_PCD_MspInit+0xf0>)
 8002e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e4a:	4a23      	ldr	r2, [pc, #140]	@ (8002ed8 <HAL_PCD_MspInit+0xf0>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e54:	4b20      	ldr	r3, [pc, #128]	@ (8002ed8 <HAL_PCD_MspInit+0xf0>)
 8002e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	60fb      	str	r3, [r7, #12]
 8002e60:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 8002e62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 8002e76:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4817      	ldr	r0, [pc, #92]	@ (8002edc <HAL_PCD_MspInit+0xf4>)
 8002e7e:	f002 fd27 	bl	80058d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 8002e82:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002e86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e90:	2300      	movs	r3, #0
 8002e92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e96:	2300      	movs	r3, #0
 8002e98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002e9c:	230a      	movs	r3, #10
 8002e9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	480c      	ldr	r0, [pc, #48]	@ (8002edc <HAL_PCD_MspInit+0xf4>)
 8002eaa:	f002 fd11 	bl	80058d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002eae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed8 <HAL_PCD_MspInit+0xf0>)
 8002eb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002eb4:	4a08      	ldr	r2, [pc, #32]	@ (8002ed8 <HAL_PCD_MspInit+0xf0>)
 8002eb6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002eba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002ebe:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <HAL_PCD_MspInit+0xf0>)
 8002ec0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002ecc:	bf00      	nop
 8002ece:	37e8      	adds	r7, #232	@ 0xe8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40080000 	.word	0x40080000
 8002ed8:	58024400 	.word	0x58024400
 8002edc:	58020000 	.word	0x58020000

08002ee0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b0b8      	sub	sp, #224	@ 0xe0
 8002ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002ee6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	605a      	str	r2, [r3, #4]
 8002ef0:	609a      	str	r2, [r3, #8]
 8002ef2:	60da      	str	r2, [r3, #12]
 8002ef4:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002ef6:	4b51      	ldr	r3, [pc, #324]	@ (800303c <HAL_FMC_MspInit+0x15c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f040 8099 	bne.w	8003032 <HAL_FMC_MspInit+0x152>
    return;
  }
  FMC_Initialized = 1;
 8002f00:	4b4e      	ldr	r3, [pc, #312]	@ (800303c <HAL_FMC_MspInit+0x15c>)
 8002f02:	2201      	movs	r2, #1
 8002f04:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f06:	f107 0308 	add.w	r3, r7, #8
 8002f0a:	22c0      	movs	r2, #192	@ 0xc0
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f00b f9df 	bl	800e2d2 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8002f14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f18:	f04f 0300 	mov.w	r3, #0
 8002f1c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f24:	f107 0308 	add.w	r3, r7, #8
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f005 fa8b 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8002f34:	f7ff f8ac 	bl	8002090 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002f38:	4b41      	ldr	r3, [pc, #260]	@ (8003040 <HAL_FMC_MspInit+0x160>)
 8002f3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002f3e:	4a40      	ldr	r2, [pc, #256]	@ (8003040 <HAL_FMC_MspInit+0x160>)
 8002f40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f44:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8002f48:	4b3d      	ldr	r3, [pc, #244]	@ (8003040 <HAL_FMC_MspInit+0x160>)
 8002f4a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002f4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f52:	607b      	str	r3, [r7, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
  PE7   ------> FMC_D4
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 8002f56:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002f5a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5e:	2302      	movs	r3, #2
 8002f60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f64:	2300      	movs	r3, #0
 8002f66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f70:	230c      	movs	r3, #12
 8002f72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f76:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	4831      	ldr	r0, [pc, #196]	@ (8003044 <HAL_FMC_MspInit+0x164>)
 8002f7e:	f002 fca7 	bl	80058d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 8002f82:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002f86:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f96:	2303      	movs	r3, #3
 8002f98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f9c:	230c      	movs	r3, #12
 8002f9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fa2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4827      	ldr	r0, [pc, #156]	@ (8003048 <HAL_FMC_MspInit+0x168>)
 8002faa:	f002 fc91 	bl	80058d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 8002fae:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002fb2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002fc8:	230c      	movs	r3, #12
 8002fca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fce:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	481d      	ldr	r0, [pc, #116]	@ (800304c <HAL_FMC_MspInit+0x16c>)
 8002fd6:	f002 fc7b 	bl	80058d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 8002fda:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002fde:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ff4:	230c      	movs	r3, #12
 8002ff6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ffa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ffe:	4619      	mov	r1, r3
 8003000:	4813      	ldr	r0, [pc, #76]	@ (8003050 <HAL_FMC_MspInit+0x170>)
 8003002:	f002 fc65 	bl	80058d0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003006:	23e0      	movs	r3, #224	@ 0xe0
 8003008:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300c:	2302      	movs	r3, #2
 800300e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	2300      	movs	r3, #0
 8003014:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003018:	2303      	movs	r3, #3
 800301a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800301e:	230c      	movs	r3, #12
 8003020:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003024:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003028:	4619      	mov	r1, r3
 800302a:	480a      	ldr	r0, [pc, #40]	@ (8003054 <HAL_FMC_MspInit+0x174>)
 800302c:	f002 fc50 	bl	80058d0 <HAL_GPIO_Init>
 8003030:	e000      	b.n	8003034 <HAL_FMC_MspInit+0x154>
    return;
 8003032:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003034:	37e0      	adds	r7, #224	@ 0xe0
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	24001018 	.word	0x24001018
 8003040:	58024400 	.word	0x58024400
 8003044:	58021000 	.word	0x58021000
 8003048:	58021800 	.word	0x58021800
 800304c:	58020c00 	.word	0x58020c00
 8003050:	58021400 	.word	0x58021400
 8003054:	58021c00 	.word	0x58021c00

08003058 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003060:	f7ff ff3e 	bl	8002ee0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003064:	bf00      	nop
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b0ba      	sub	sp, #232	@ 0xe8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003074:	f107 0310 	add.w	r3, r7, #16
 8003078:	22c0      	movs	r2, #192	@ 0xc0
 800307a:	2100      	movs	r1, #0
 800307c:	4618      	mov	r0, r3
 800307e:	f00b f928 	bl	800e2d2 <memset>
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a45      	ldr	r2, [pc, #276]	@ (800319c <HAL_SAI_MspInit+0x130>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d13e      	bne.n	800310a <HAL_SAI_MspInit+0x9e>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800308c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003090:	f04f 0300 	mov.w	r3, #0
 8003094:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8003098:	2300      	movs	r3, #0
 800309a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800309c:	f107 0310 	add.w	r3, r7, #16
 80030a0:	4618      	mov	r0, r3
 80030a2:	f005 f9cf 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 80030ac:	f7fe fff0 	bl	8002090 <Error_Handler>
    }

    if (SAI2_client == 0)
 80030b0:	4b3b      	ldr	r3, [pc, #236]	@ (80031a0 <HAL_SAI_MspInit+0x134>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10e      	bne.n	80030d6 <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80030b8:	4b3a      	ldr	r3, [pc, #232]	@ (80031a4 <HAL_SAI_MspInit+0x138>)
 80030ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030be:	4a39      	ldr	r2, [pc, #228]	@ (80031a4 <HAL_SAI_MspInit+0x138>)
 80030c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80030c8:	4b36      	ldr	r3, [pc, #216]	@ (80031a4 <HAL_SAI_MspInit+0x138>)
 80030ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	68fb      	ldr	r3, [r7, #12]
    }
    SAI2_client ++;
 80030d6:	4b32      	ldr	r3, [pc, #200]	@ (80031a0 <HAL_SAI_MspInit+0x134>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	3301      	adds	r3, #1
 80030dc:	4a30      	ldr	r2, [pc, #192]	@ (80031a0 <HAL_SAI_MspInit+0x134>)
 80030de:	6013      	str	r3, [r2, #0]
    PI6     ------> SAI2_SD_A
    PI5     ------> SAI2_SCK_A
    PI4     ------> SAI2_MCLK_A
    PI7     ------> SAI2_FS_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 80030e0:	23f0      	movs	r3, #240	@ 0xf0
 80030e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e6:	2302      	movs	r3, #2
 80030e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f2:	2300      	movs	r3, #0
 80030f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80030f8:	230a      	movs	r3, #10
 80030fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80030fe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003102:	4619      	mov	r1, r3
 8003104:	4828      	ldr	r0, [pc, #160]	@ (80031a8 <HAL_SAI_MspInit+0x13c>)
 8003106:	f002 fbe3 	bl	80058d0 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a27      	ldr	r2, [pc, #156]	@ (80031ac <HAL_SAI_MspInit+0x140>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d13f      	bne.n	8003194 <HAL_SAI_MspInit+0x128>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003114:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8003120:	2300      	movs	r3, #0
 8003122:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003124:	f107 0310 	add.w	r3, r7, #16
 8003128:	4618      	mov	r0, r3
 800312a:	f005 f98b 	bl	8008444 <HAL_RCCEx_PeriphCLKConfig>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <HAL_SAI_MspInit+0xcc>
    {
      Error_Handler();
 8003134:	f7fe ffac 	bl	8002090 <Error_Handler>
    }

      if (SAI2_client == 0)
 8003138:	4b19      	ldr	r3, [pc, #100]	@ (80031a0 <HAL_SAI_MspInit+0x134>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10e      	bne.n	800315e <HAL_SAI_MspInit+0xf2>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003140:	4b18      	ldr	r3, [pc, #96]	@ (80031a4 <HAL_SAI_MspInit+0x138>)
 8003142:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003146:	4a17      	ldr	r2, [pc, #92]	@ (80031a4 <HAL_SAI_MspInit+0x138>)
 8003148:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800314c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003150:	4b14      	ldr	r3, [pc, #80]	@ (80031a4 <HAL_SAI_MspInit+0x138>)
 8003152:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003156:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
      }
    SAI2_client ++;
 800315e:	4b10      	ldr	r3, [pc, #64]	@ (80031a0 <HAL_SAI_MspInit+0x134>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	3301      	adds	r3, #1
 8003164:	4a0e      	ldr	r2, [pc, #56]	@ (80031a0 <HAL_SAI_MspInit+0x134>)
 8003166:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800316c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003170:	2302      	movs	r3, #2
 8003172:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003176:	2300      	movs	r3, #0
 8003178:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800317c:	2300      	movs	r3, #0
 800317e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8003182:	230a      	movs	r3, #10
 8003184:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003188:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800318c:	4619      	mov	r1, r3
 800318e:	4808      	ldr	r0, [pc, #32]	@ (80031b0 <HAL_SAI_MspInit+0x144>)
 8003190:	f002 fb9e 	bl	80058d0 <HAL_GPIO_Init>

    }
}
 8003194:	bf00      	nop
 8003196:	37e8      	adds	r7, #232	@ 0xe8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40015c04 	.word	0x40015c04
 80031a0:	2400101c 	.word	0x2400101c
 80031a4:	58024400 	.word	0x58024400
 80031a8:	58022000 	.word	0x58022000
 80031ac:	40015c24 	.word	0x40015c24
 80031b0:	58021800 	.word	0x58021800

080031b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031b8:	bf00      	nop
 80031ba:	e7fd      	b.n	80031b8 <NMI_Handler+0x4>

080031bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031c0:	bf00      	nop
 80031c2:	e7fd      	b.n	80031c0 <HardFault_Handler+0x4>

080031c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031c8:	bf00      	nop
 80031ca:	e7fd      	b.n	80031c8 <MemManage_Handler+0x4>

080031cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031d0:	bf00      	nop
 80031d2:	e7fd      	b.n	80031d0 <BusFault_Handler+0x4>

080031d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031d8:	bf00      	nop
 80031da:	e7fd      	b.n	80031d8 <UsageFault_Handler+0x4>

080031dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031e0:	bf00      	nop
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031ea:	b480      	push	{r7}
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031fc:	bf00      	nop
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800320a:	f000 f9ed 	bl	80035e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}

08003212 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003212:	b480      	push	{r7}
 8003214:	af00      	add	r7, sp, #0
  return 1;
 8003216:	2301      	movs	r3, #1
}
 8003218:	4618      	mov	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <_kill>:

int _kill(int pid, int sig)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
 800322a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800322c:	f00b f8a4 	bl	800e378 <__errno>
 8003230:	4603      	mov	r3, r0
 8003232:	2216      	movs	r2, #22
 8003234:	601a      	str	r2, [r3, #0]
  return -1;
 8003236:	f04f 33ff 	mov.w	r3, #4294967295
}
 800323a:	4618      	mov	r0, r3
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <_exit>:

void _exit (int status)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800324a:	f04f 31ff 	mov.w	r1, #4294967295
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff ffe7 	bl	8003222 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003254:	bf00      	nop
 8003256:	e7fd      	b.n	8003254 <_exit+0x12>

08003258 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]
 8003268:	e00a      	b.n	8003280 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800326a:	f3af 8000 	nop.w
 800326e:	4601      	mov	r1, r0
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	60ba      	str	r2, [r7, #8]
 8003276:	b2ca      	uxtb	r2, r1
 8003278:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	3301      	adds	r3, #1
 800327e:	617b      	str	r3, [r7, #20]
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	429a      	cmp	r2, r3
 8003286:	dbf0      	blt.n	800326a <_read+0x12>
  }

  return len;
 8003288:	687b      	ldr	r3, [r7, #4]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b086      	sub	sp, #24
 8003296:	af00      	add	r7, sp, #0
 8003298:	60f8      	str	r0, [r7, #12]
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800329e:	2300      	movs	r3, #0
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	e009      	b.n	80032b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	60ba      	str	r2, [r7, #8]
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	3301      	adds	r3, #1
 80032b6:	617b      	str	r3, [r7, #20]
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	429a      	cmp	r2, r3
 80032be:	dbf1      	blt.n	80032a4 <_write+0x12>
  }
  return len;
 80032c0:	687b      	ldr	r3, [r7, #4]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <_close>:

int _close(int file)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b083      	sub	sp, #12
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
 80032ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032f2:	605a      	str	r2, [r3, #4]
  return 0;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <_isatty>:

int _isatty(int file)
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800330a:	2301      	movs	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
	...

08003334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800333c:	4a14      	ldr	r2, [pc, #80]	@ (8003390 <_sbrk+0x5c>)
 800333e:	4b15      	ldr	r3, [pc, #84]	@ (8003394 <_sbrk+0x60>)
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003348:	4b13      	ldr	r3, [pc, #76]	@ (8003398 <_sbrk+0x64>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d102      	bne.n	8003356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003350:	4b11      	ldr	r3, [pc, #68]	@ (8003398 <_sbrk+0x64>)
 8003352:	4a12      	ldr	r2, [pc, #72]	@ (800339c <_sbrk+0x68>)
 8003354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003356:	4b10      	ldr	r3, [pc, #64]	@ (8003398 <_sbrk+0x64>)
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4413      	add	r3, r2
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	429a      	cmp	r2, r3
 8003362:	d207      	bcs.n	8003374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003364:	f00b f808 	bl	800e378 <__errno>
 8003368:	4603      	mov	r3, r0
 800336a:	220c      	movs	r2, #12
 800336c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800336e:	f04f 33ff 	mov.w	r3, #4294967295
 8003372:	e009      	b.n	8003388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003374:	4b08      	ldr	r3, [pc, #32]	@ (8003398 <_sbrk+0x64>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800337a:	4b07      	ldr	r3, [pc, #28]	@ (8003398 <_sbrk+0x64>)
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4413      	add	r3, r2
 8003382:	4a05      	ldr	r2, [pc, #20]	@ (8003398 <_sbrk+0x64>)
 8003384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003386:	68fb      	ldr	r3, [r7, #12]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	24080000 	.word	0x24080000
 8003394:	00000400 	.word	0x00000400
 8003398:	24001020 	.word	0x24001020
 800339c:	24001178 	.word	0x24001178

080033a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033a4:	4b37      	ldr	r3, [pc, #220]	@ (8003484 <SystemInit+0xe4>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	4a36      	ldr	r2, [pc, #216]	@ (8003484 <SystemInit+0xe4>)
 80033ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80033b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033b4:	4b34      	ldr	r3, [pc, #208]	@ (8003488 <SystemInit+0xe8>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 030f 	and.w	r3, r3, #15
 80033bc:	2b06      	cmp	r3, #6
 80033be:	d807      	bhi.n	80033d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033c0:	4b31      	ldr	r3, [pc, #196]	@ (8003488 <SystemInit+0xe8>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 030f 	bic.w	r3, r3, #15
 80033c8:	4a2f      	ldr	r2, [pc, #188]	@ (8003488 <SystemInit+0xe8>)
 80033ca:	f043 0307 	orr.w	r3, r3, #7
 80033ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80033d0:	4b2e      	ldr	r3, [pc, #184]	@ (800348c <SystemInit+0xec>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a2d      	ldr	r2, [pc, #180]	@ (800348c <SystemInit+0xec>)
 80033d6:	f043 0301 	orr.w	r3, r3, #1
 80033da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80033dc:	4b2b      	ldr	r3, [pc, #172]	@ (800348c <SystemInit+0xec>)
 80033de:	2200      	movs	r2, #0
 80033e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80033e2:	4b2a      	ldr	r3, [pc, #168]	@ (800348c <SystemInit+0xec>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	4929      	ldr	r1, [pc, #164]	@ (800348c <SystemInit+0xec>)
 80033e8:	4b29      	ldr	r3, [pc, #164]	@ (8003490 <SystemInit+0xf0>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033ee:	4b26      	ldr	r3, [pc, #152]	@ (8003488 <SystemInit+0xe8>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0308 	and.w	r3, r3, #8
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033fa:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <SystemInit+0xe8>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 030f 	bic.w	r3, r3, #15
 8003402:	4a21      	ldr	r2, [pc, #132]	@ (8003488 <SystemInit+0xe8>)
 8003404:	f043 0307 	orr.w	r3, r3, #7
 8003408:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800340a:	4b20      	ldr	r3, [pc, #128]	@ (800348c <SystemInit+0xec>)
 800340c:	2200      	movs	r2, #0
 800340e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003410:	4b1e      	ldr	r3, [pc, #120]	@ (800348c <SystemInit+0xec>)
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <SystemInit+0xec>)
 8003418:	2200      	movs	r2, #0
 800341a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800341c:	4b1b      	ldr	r3, [pc, #108]	@ (800348c <SystemInit+0xec>)
 800341e:	4a1d      	ldr	r2, [pc, #116]	@ (8003494 <SystemInit+0xf4>)
 8003420:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003422:	4b1a      	ldr	r3, [pc, #104]	@ (800348c <SystemInit+0xec>)
 8003424:	4a1c      	ldr	r2, [pc, #112]	@ (8003498 <SystemInit+0xf8>)
 8003426:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003428:	4b18      	ldr	r3, [pc, #96]	@ (800348c <SystemInit+0xec>)
 800342a:	4a1c      	ldr	r2, [pc, #112]	@ (800349c <SystemInit+0xfc>)
 800342c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800342e:	4b17      	ldr	r3, [pc, #92]	@ (800348c <SystemInit+0xec>)
 8003430:	2200      	movs	r2, #0
 8003432:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003434:	4b15      	ldr	r3, [pc, #84]	@ (800348c <SystemInit+0xec>)
 8003436:	4a19      	ldr	r2, [pc, #100]	@ (800349c <SystemInit+0xfc>)
 8003438:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800343a:	4b14      	ldr	r3, [pc, #80]	@ (800348c <SystemInit+0xec>)
 800343c:	2200      	movs	r2, #0
 800343e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003440:	4b12      	ldr	r3, [pc, #72]	@ (800348c <SystemInit+0xec>)
 8003442:	4a16      	ldr	r2, [pc, #88]	@ (800349c <SystemInit+0xfc>)
 8003444:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003446:	4b11      	ldr	r3, [pc, #68]	@ (800348c <SystemInit+0xec>)
 8003448:	2200      	movs	r2, #0
 800344a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800344c:	4b0f      	ldr	r3, [pc, #60]	@ (800348c <SystemInit+0xec>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a0e      	ldr	r2, [pc, #56]	@ (800348c <SystemInit+0xec>)
 8003452:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003456:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003458:	4b0c      	ldr	r3, [pc, #48]	@ (800348c <SystemInit+0xec>)
 800345a:	2200      	movs	r2, #0
 800345c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800345e:	4b10      	ldr	r3, [pc, #64]	@ (80034a0 <SystemInit+0x100>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	4b10      	ldr	r3, [pc, #64]	@ (80034a4 <SystemInit+0x104>)
 8003464:	4013      	ands	r3, r2
 8003466:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800346a:	d202      	bcs.n	8003472 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800346c:	4b0e      	ldr	r3, [pc, #56]	@ (80034a8 <SystemInit+0x108>)
 800346e:	2201      	movs	r2, #1
 8003470:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003472:	4b0e      	ldr	r3, [pc, #56]	@ (80034ac <SystemInit+0x10c>)
 8003474:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003478:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800347a:	bf00      	nop
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	e000ed00 	.word	0xe000ed00
 8003488:	52002000 	.word	0x52002000
 800348c:	58024400 	.word	0x58024400
 8003490:	eaf6ed7f 	.word	0xeaf6ed7f
 8003494:	02020200 	.word	0x02020200
 8003498:	01ff0000 	.word	0x01ff0000
 800349c:	01010280 	.word	0x01010280
 80034a0:	5c001000 	.word	0x5c001000
 80034a4:	ffff0000 	.word	0xffff0000
 80034a8:	51008108 	.word	0x51008108
 80034ac:	52004000 	.word	0x52004000

080034b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80034b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80034b4:	f7ff ff74 	bl	80033a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034b8:	480c      	ldr	r0, [pc, #48]	@ (80034ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034ba:	490d      	ldr	r1, [pc, #52]	@ (80034f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034bc:	4a0d      	ldr	r2, [pc, #52]	@ (80034f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034c0:	e002      	b.n	80034c8 <LoopCopyDataInit>

080034c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034c6:	3304      	adds	r3, #4

080034c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034cc:	d3f9      	bcc.n	80034c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ce:	4a0a      	ldr	r2, [pc, #40]	@ (80034f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034d0:	4c0a      	ldr	r4, [pc, #40]	@ (80034fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80034d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034d4:	e001      	b.n	80034da <LoopFillZerobss>

080034d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034d8:	3204      	adds	r2, #4

080034da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034dc:	d3fb      	bcc.n	80034d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034de:	f00a ff51 	bl	800e384 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034e2:	f7fd fac1 	bl	8000a68 <main>
  bx  lr
 80034e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80034e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80034ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80034f0:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80034f4:	08011e80 	.word	0x08011e80
  ldr r2, =_sbss
 80034f8:	2400029c 	.word	0x2400029c
  ldr r4, =_ebss
 80034fc:	24001174 	.word	0x24001174

08003500 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003500:	e7fe      	b.n	8003500 <ADC3_IRQHandler>
	...

08003504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800350a:	2003      	movs	r0, #3
 800350c:	f001 fa26 	bl	800495c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003510:	f004 fdc2 	bl	8008098 <HAL_RCC_GetSysClockFreq>
 8003514:	4602      	mov	r2, r0
 8003516:	4b15      	ldr	r3, [pc, #84]	@ (800356c <HAL_Init+0x68>)
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	0a1b      	lsrs	r3, r3, #8
 800351c:	f003 030f 	and.w	r3, r3, #15
 8003520:	4913      	ldr	r1, [pc, #76]	@ (8003570 <HAL_Init+0x6c>)
 8003522:	5ccb      	ldrb	r3, [r1, r3]
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	fa22 f303 	lsr.w	r3, r2, r3
 800352c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800352e:	4b0f      	ldr	r3, [pc, #60]	@ (800356c <HAL_Init+0x68>)
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	4a0e      	ldr	r2, [pc, #56]	@ (8003570 <HAL_Init+0x6c>)
 8003538:	5cd3      	ldrb	r3, [r2, r3]
 800353a:	f003 031f 	and.w	r3, r3, #31
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	fa22 f303 	lsr.w	r3, r2, r3
 8003544:	4a0b      	ldr	r2, [pc, #44]	@ (8003574 <HAL_Init+0x70>)
 8003546:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003548:	4a0b      	ldr	r2, [pc, #44]	@ (8003578 <HAL_Init+0x74>)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800354e:	2000      	movs	r0, #0
 8003550:	f000 f814 	bl	800357c <HAL_InitTick>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e002      	b.n	8003564 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800355e:	f7fe fd9d 	bl	800209c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	58024400 	.word	0x58024400
 8003570:	08011a08 	.word	0x08011a08
 8003574:	24000008 	.word	0x24000008
 8003578:	24000004 	.word	0x24000004

0800357c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003584:	4b15      	ldr	r3, [pc, #84]	@ (80035dc <HAL_InitTick+0x60>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e021      	b.n	80035d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003590:	4b13      	ldr	r3, [pc, #76]	@ (80035e0 <HAL_InitTick+0x64>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4b11      	ldr	r3, [pc, #68]	@ (80035dc <HAL_InitTick+0x60>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	4619      	mov	r1, r3
 800359a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800359e:	fbb3 f3f1 	udiv	r3, r3, r1
 80035a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a6:	4618      	mov	r0, r3
 80035a8:	f001 f9fd 	bl	80049a6 <HAL_SYSTICK_Config>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e00e      	b.n	80035d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d80a      	bhi.n	80035d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035bc:	2200      	movs	r2, #0
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295
 80035c4:	f001 f9d5 	bl	8004972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035c8:	4a06      	ldr	r2, [pc, #24]	@ (80035e4 <HAL_InitTick+0x68>)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e000      	b.n	80035d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	24000010 	.word	0x24000010
 80035e0:	24000004 	.word	0x24000004
 80035e4:	2400000c 	.word	0x2400000c

080035e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035ec:	4b06      	ldr	r3, [pc, #24]	@ (8003608 <HAL_IncTick+0x20>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	4b06      	ldr	r3, [pc, #24]	@ (800360c <HAL_IncTick+0x24>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4413      	add	r3, r2
 80035f8:	4a04      	ldr	r2, [pc, #16]	@ (800360c <HAL_IncTick+0x24>)
 80035fa:	6013      	str	r3, [r2, #0]
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	24000010 	.word	0x24000010
 800360c:	24001024 	.word	0x24001024

08003610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return uwTick;
 8003614:	4b03      	ldr	r3, [pc, #12]	@ (8003624 <HAL_GetTick+0x14>)
 8003616:	681b      	ldr	r3, [r3, #0]
}
 8003618:	4618      	mov	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	24001024 	.word	0x24001024

08003628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003630:	f7ff ffee 	bl	8003610 <HAL_GetTick>
 8003634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003640:	d005      	beq.n	800364e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003642:	4b0a      	ldr	r3, [pc, #40]	@ (800366c <HAL_Delay+0x44>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	461a      	mov	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4413      	add	r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800364e:	bf00      	nop
 8003650:	f7ff ffde 	bl	8003610 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	429a      	cmp	r2, r3
 800365e:	d8f7      	bhi.n	8003650 <HAL_Delay+0x28>
  {
  }
}
 8003660:	bf00      	nop
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	24000010 	.word	0x24000010

08003670 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003674:	4b03      	ldr	r3, [pc, #12]	@ (8003684 <HAL_GetREVID+0x14>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	0c1b      	lsrs	r3, r3, #16
}
 800367a:	4618      	mov	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	5c001000 	.word	0x5c001000

08003688 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8003690:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8003698:	4904      	ldr	r1, [pc, #16]	@ (80036ac <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4313      	orrs	r3, r2
 800369e:	604b      	str	r3, [r1, #4]
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	58000400 	.word	0x58000400

080036b0 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80036ba:	4b07      	ldr	r3, [pc, #28]	@ (80036d8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80036bc:	685a      	ldr	r2, [r3, #4]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	43db      	mvns	r3, r3
 80036c2:	401a      	ands	r2, r3
 80036c4:	4904      	ldr	r1, [pc, #16]	@ (80036d8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	604b      	str	r3, [r1, #4]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	58000400 	.word	0x58000400

080036dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	609a      	str	r2, [r3, #8]
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	431a      	orrs	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	609a      	str	r2, [r3, #8]
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3360      	adds	r3, #96	@ 0x60
 8003756:	461a      	mov	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	430b      	orrs	r3, r1
 8003772:	431a      	orrs	r2, r3
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003778:	bf00      	nop
 800377a:	371c      	adds	r7, #28
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f003 031f 	and.w	r3, r3, #31
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	fa01 f303 	lsl.w	r3, r1, r3
 80037a4:	431a      	orrs	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	611a      	str	r2, [r3, #16]
}
 80037aa:	bf00      	nop
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b087      	sub	sp, #28
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3360      	adds	r3, #96	@ 0x60
 80037c6:	461a      	mov	r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	431a      	orrs	r2, r3
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	601a      	str	r2, [r3, #0]
  }
}
 80037e0:	bf00      	nop
 80037e2:	371c      	adds	r7, #28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b087      	sub	sp, #28
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3330      	adds	r3, #48	@ 0x30
 80037fc:	461a      	mov	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	0a1b      	lsrs	r3, r3, #8
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	f003 030c 	and.w	r3, r3, #12
 8003808:	4413      	add	r3, r2
 800380a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	211f      	movs	r1, #31
 8003818:	fa01 f303 	lsl.w	r3, r1, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	401a      	ands	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	0e9b      	lsrs	r3, r3, #26
 8003824:	f003 011f 	and.w	r1, r3, #31
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f003 031f 	and.w	r3, r3, #31
 800382e:	fa01 f303 	lsl.w	r3, r1, r3
 8003832:	431a      	orrs	r2, r3
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003838:	bf00      	nop
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003844:	b480      	push	{r7}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	3314      	adds	r3, #20
 8003854:	461a      	mov	r2, r3
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	0e5b      	lsrs	r3, r3, #25
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	4413      	add	r3, r2
 8003862:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	0d1b      	lsrs	r3, r3, #20
 800386c:	f003 031f 	and.w	r3, r3, #31
 8003870:	2107      	movs	r1, #7
 8003872:	fa01 f303 	lsl.w	r3, r1, r3
 8003876:	43db      	mvns	r3, r3
 8003878:	401a      	ands	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	0d1b      	lsrs	r3, r3, #20
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	431a      	orrs	r2, r3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800388e:	bf00      	nop
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038b4:	43db      	mvns	r3, r3
 80038b6:	401a      	ands	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f003 0318 	and.w	r3, r3, #24
 80038be:	4908      	ldr	r1, [pc, #32]	@ (80038e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80038c0:	40d9      	lsrs	r1, r3
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	400b      	ands	r3, r1
 80038c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038ca:	431a      	orrs	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80038d2:	bf00      	nop
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	000fffff 	.word	0x000fffff

080038e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	4b04      	ldr	r3, [pc, #16]	@ (8003904 <LL_ADC_DisableDeepPowerDown+0x20>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6093      	str	r3, [r2, #8]
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	5fffffc0 	.word	0x5fffffc0

08003908 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800391c:	d101      	bne.n	8003922 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <LL_ADC_EnableInternalRegulator+0x24>)
 800393e:	4013      	ands	r3, r2
 8003940:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	6fffffc0 	.word	0x6fffffc0

08003958 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800396c:	d101      	bne.n	8003972 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <LL_ADC_IsEnabled+0x18>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <LL_ADC_IsEnabled+0x1a>
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d101      	bne.n	80039be <LL_ADC_REG_IsConversionOngoing+0x18>
 80039ba:	2301      	movs	r3, #1
 80039bc:	e000      	b.n	80039c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d101      	bne.n	80039e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80039e0:	2301      	movs	r3, #1
 80039e2:	e000      	b.n	80039e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039f4:	b590      	push	{r4, r7, lr}
 80039f6:	b089      	sub	sp, #36	@ 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e18f      	b.n	8003d2e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d109      	bne.n	8003a30 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7fe fb57 	bl	80020d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff ff67 	bl	8003908 <LL_ADC_IsDeepPowerDownEnabled>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff ff4d 	bl	80038e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff ff82 	bl	8003958 <LL_ADC_IsInternalRegulatorEnabled>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d114      	bne.n	8003a84 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff ff66 	bl	8003930 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a64:	4b87      	ldr	r3, [pc, #540]	@ (8003c84 <HAL_ADC_Init+0x290>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	4a87      	ldr	r2, [pc, #540]	@ (8003c88 <HAL_ADC_Init+0x294>)
 8003a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a70:	099b      	lsrs	r3, r3, #6
 8003a72:	3301      	adds	r3, #1
 8003a74:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003a76:	e002      	b.n	8003a7e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1f9      	bne.n	8003a78 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff ff65 	bl	8003958 <LL_ADC_IsInternalRegulatorEnabled>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10d      	bne.n	8003ab0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a98:	f043 0210 	orr.w	r2, r3, #16
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa4:	f043 0201 	orr.w	r2, r3, #1
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff ff76 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003aba:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ac0:	f003 0310 	and.w	r3, r3, #16
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f040 8129 	bne.w	8003d1c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f040 8125 	bne.w	8003d1c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003ada:	f043 0202 	orr.w	r2, r3, #2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff ff4a 	bl	8003980 <LL_ADC_IsEnabled>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d136      	bne.n	8003b60 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a65      	ldr	r2, [pc, #404]	@ (8003c8c <HAL_ADC_Init+0x298>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d004      	beq.n	8003b06 <HAL_ADC_Init+0x112>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a63      	ldr	r2, [pc, #396]	@ (8003c90 <HAL_ADC_Init+0x29c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d10e      	bne.n	8003b24 <HAL_ADC_Init+0x130>
 8003b06:	4861      	ldr	r0, [pc, #388]	@ (8003c8c <HAL_ADC_Init+0x298>)
 8003b08:	f7ff ff3a 	bl	8003980 <LL_ADC_IsEnabled>
 8003b0c:	4604      	mov	r4, r0
 8003b0e:	4860      	ldr	r0, [pc, #384]	@ (8003c90 <HAL_ADC_Init+0x29c>)
 8003b10:	f7ff ff36 	bl	8003980 <LL_ADC_IsEnabled>
 8003b14:	4603      	mov	r3, r0
 8003b16:	4323      	orrs	r3, r4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	bf0c      	ite	eq
 8003b1c:	2301      	moveq	r3, #1
 8003b1e:	2300      	movne	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	e008      	b.n	8003b36 <HAL_ADC_Init+0x142>
 8003b24:	485b      	ldr	r0, [pc, #364]	@ (8003c94 <HAL_ADC_Init+0x2a0>)
 8003b26:	f7ff ff2b 	bl	8003980 <LL_ADC_IsEnabled>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	bf0c      	ite	eq
 8003b30:	2301      	moveq	r3, #1
 8003b32:	2300      	movne	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d012      	beq.n	8003b60 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a53      	ldr	r2, [pc, #332]	@ (8003c8c <HAL_ADC_Init+0x298>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d004      	beq.n	8003b4e <HAL_ADC_Init+0x15a>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a51      	ldr	r2, [pc, #324]	@ (8003c90 <HAL_ADC_Init+0x29c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d101      	bne.n	8003b52 <HAL_ADC_Init+0x15e>
 8003b4e:	4a52      	ldr	r2, [pc, #328]	@ (8003c98 <HAL_ADC_Init+0x2a4>)
 8003b50:	e000      	b.n	8003b54 <HAL_ADC_Init+0x160>
 8003b52:	4a52      	ldr	r2, [pc, #328]	@ (8003c9c <HAL_ADC_Init+0x2a8>)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4610      	mov	r0, r2
 8003b5c:	f7ff fdbe 	bl	80036dc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003b60:	f7ff fd86 	bl	8003670 <HAL_GetREVID>
 8003b64:	4603      	mov	r3, r0
 8003b66:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d914      	bls.n	8003b98 <HAL_ADC_Init+0x1a4>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b10      	cmp	r3, #16
 8003b74:	d110      	bne.n	8003b98 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	7d5b      	ldrb	r3, [r3, #21]
 8003b7a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b80:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003b86:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	7f1b      	ldrb	r3, [r3, #28]
 8003b8c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003b8e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b90:	f043 030c 	orr.w	r3, r3, #12
 8003b94:	61bb      	str	r3, [r7, #24]
 8003b96:	e00d      	b.n	8003bb4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	7d5b      	ldrb	r3, [r3, #21]
 8003b9c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ba2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003ba8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	7f1b      	ldrb	r3, [r3, #28]
 8003bae:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	7f1b      	ldrb	r3, [r3, #28]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d106      	bne.n	8003bca <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	045b      	lsls	r3, r3, #17
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d009      	beq.n	8003be6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bde:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca0 <HAL_ADC_Init+0x2ac>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	69b9      	ldr	r1, [r7, #24]
 8003bf6:	430b      	orrs	r3, r1
 8003bf8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff fed1 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003c04:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff fede 	bl	80039cc <LL_ADC_INJ_IsConversionOngoing>
 8003c10:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d15f      	bne.n	8003cd8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d15c      	bne.n	8003cd8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	7d1b      	ldrb	r3, [r3, #20]
 8003c22:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	4b1c      	ldr	r3, [pc, #112]	@ (8003ca4 <HAL_ADC_Init+0x2b0>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6812      	ldr	r2, [r2, #0]
 8003c3a:	69b9      	ldr	r1, [r7, #24]
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d130      	bne.n	8003cac <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	4b14      	ldr	r3, [pc, #80]	@ (8003ca8 <HAL_ADC_Init+0x2b4>)
 8003c58:	4013      	ands	r3, r2
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c5e:	3a01      	subs	r2, #1
 8003c60:	0411      	lsls	r1, r2, #16
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003c6c:	4311      	orrs	r1, r2
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003c72:	430a      	orrs	r2, r1
 8003c74:	431a      	orrs	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	611a      	str	r2, [r3, #16]
 8003c80:	e01c      	b.n	8003cbc <HAL_ADC_Init+0x2c8>
 8003c82:	bf00      	nop
 8003c84:	24000004 	.word	0x24000004
 8003c88:	053e2d63 	.word	0x053e2d63
 8003c8c:	40022000 	.word	0x40022000
 8003c90:	40022100 	.word	0x40022100
 8003c94:	58026000 	.word	0x58026000
 8003c98:	40022300 	.word	0x40022300
 8003c9c:	58026300 	.word	0x58026300
 8003ca0:	fff0c003 	.word	0xfff0c003
 8003ca4:	ffffbffc 	.word	0xffffbffc
 8003ca8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	691a      	ldr	r2, [r3, #16]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0201 	bic.w	r2, r2, #1
 8003cba:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 fb80 	bl	80043d8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d10c      	bne.n	8003cfa <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce6:	f023 010f 	bic.w	r1, r3, #15
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	1e5a      	subs	r2, r3, #1
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cf8:	e007      	b.n	8003d0a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 020f 	bic.w	r2, r2, #15
 8003d08:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	f043 0201 	orr.w	r2, r3, #1
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d1a:	e007      	b.n	8003d2c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d20:	f043 0210 	orr.w	r2, r3, #16
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003d2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3724      	adds	r7, #36	@ 0x24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd90      	pop	{r4, r7, pc}
 8003d36:	bf00      	nop

08003d38 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d38:	b590      	push	{r4, r7, lr}
 8003d3a:	b0a1      	sub	sp, #132	@ 0x84
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4a9d      	ldr	r2, [pc, #628]	@ (8003fc8 <HAL_ADC_ConfigChannel+0x290>)
 8003d52:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d101      	bne.n	8003d62 <HAL_ADC_ConfigChannel+0x2a>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e321      	b.n	80043a6 <HAL_ADC_ConfigChannel+0x66e>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff fe19 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f040 8306 	bne.w	8004388 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d108      	bne.n	8003d9a <HAL_ADC_ConfigChannel+0x62>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	0e9b      	lsrs	r3, r3, #26
 8003d8e:	f003 031f 	and.w	r3, r3, #31
 8003d92:	2201      	movs	r2, #1
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	e016      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0x90>
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003da2:	fa93 f3a3 	rbit	r3, r3
 8003da6:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003da8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003daa:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003dac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8003db2:	2320      	movs	r3, #32
 8003db4:	e003      	b.n	8003dbe <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8003db6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003db8:	fab3 f383 	clz	r3, r3
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	f003 031f 	and.w	r3, r3, #31
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	69d1      	ldr	r1, [r2, #28]
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	430b      	orrs	r3, r1
 8003dd4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6859      	ldr	r1, [r3, #4]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	461a      	mov	r2, r3
 8003de4:	f7ff fd02 	bl	80037ec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff fdda 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003df2:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff fde7 	bl	80039cc <LL_ADC_INJ_IsConversionOngoing>
 8003dfe:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f040 80b3 	bne.w	8003f6e <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f040 80af 	bne.w	8003f6e <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6818      	ldr	r0, [r3, #0]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	6819      	ldr	r1, [r3, #0]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	f7ff fd11 	bl	8003844 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e22:	4b6a      	ldr	r3, [pc, #424]	@ (8003fcc <HAL_ADC_ConfigChannel+0x294>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e2e:	d10b      	bne.n	8003e48 <HAL_ADC_ConfigChannel+0x110>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	695a      	ldr	r2, [r3, #20]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	089b      	lsrs	r3, r3, #2
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	e01d      	b.n	8003e84 <HAL_ADC_ConfigChannel+0x14c>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10b      	bne.n	8003e6e <HAL_ADC_ConfigChannel+0x136>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	695a      	ldr	r2, [r3, #20]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	089b      	lsrs	r3, r3, #2
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	e00a      	b.n	8003e84 <HAL_ADC_ConfigChannel+0x14c>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	089b      	lsrs	r3, r3, #2
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d027      	beq.n	8003ede <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6818      	ldr	r0, [r3, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	6919      	ldr	r1, [r3, #16]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e9c:	f7ff fc52 	bl	8003744 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6818      	ldr	r0, [r3, #0]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	6919      	ldr	r1, [r3, #16]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	7e5b      	ldrb	r3, [r3, #25]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d102      	bne.n	8003eb6 <HAL_ADC_ConfigChannel+0x17e>
 8003eb0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003eb4:	e000      	b.n	8003eb8 <HAL_ADC_ConfigChannel+0x180>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	461a      	mov	r2, r3
 8003eba:	f7ff fc7c 	bl	80037b6 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6818      	ldr	r0, [r3, #0]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	6919      	ldr	r1, [r3, #16]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	7e1b      	ldrb	r3, [r3, #24]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d102      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x19c>
 8003ece:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003ed2:	e000      	b.n	8003ed6 <HAL_ADC_ConfigChannel+0x19e>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	f7ff fc54 	bl	8003784 <LL_ADC_SetDataRightShift>
 8003edc:	e047      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	069b      	lsls	r3, r3, #26
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d107      	bne.n	8003f02 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f00:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f08:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	069b      	lsls	r3, r3, #26
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d107      	bne.n	8003f26 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f24:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f2c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	069b      	lsls	r3, r3, #26
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d107      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f48:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f50:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	069b      	lsls	r3, r3, #26
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d107      	bne.n	8003f6e <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003f6c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff fd04 	bl	8003980 <LL_ADC_IsEnabled>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f040 820d 	bne.w	800439a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	6819      	ldr	r1, [r3, #0]
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	f7ff fc85 	bl	800389c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	4a0c      	ldr	r2, [pc, #48]	@ (8003fc8 <HAL_ADC_ConfigChannel+0x290>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	f040 8133 	bne.w	8004204 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d110      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x298>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	0e9b      	lsrs	r3, r3, #26
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	f003 031f 	and.w	r3, r3, #31
 8003fba:	2b09      	cmp	r3, #9
 8003fbc:	bf94      	ite	ls
 8003fbe:	2301      	movls	r3, #1
 8003fc0:	2300      	movhi	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	e01e      	b.n	8004004 <HAL_ADC_ConfigChannel+0x2cc>
 8003fc6:	bf00      	nop
 8003fc8:	47ff0000 	.word	0x47ff0000
 8003fcc:	5c001000 	.word	0x5c001000
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fd8:	fa93 f3a3 	rbit	r3, r3
 8003fdc:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003fe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d101      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8003fe8:	2320      	movs	r3, #32
 8003fea:	e003      	b.n	8003ff4 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003fec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fee:	fab3 f383 	clz	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	f003 031f 	and.w	r3, r3, #31
 8003ffa:	2b09      	cmp	r3, #9
 8003ffc:	bf94      	ite	ls
 8003ffe:	2301      	movls	r3, #1
 8004000:	2300      	movhi	r3, #0
 8004002:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004004:	2b00      	cmp	r3, #0
 8004006:	d079      	beq.n	80040fc <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004010:	2b00      	cmp	r3, #0
 8004012:	d107      	bne.n	8004024 <HAL_ADC_ConfigChannel+0x2ec>
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	0e9b      	lsrs	r3, r3, #26
 800401a:	3301      	adds	r3, #1
 800401c:	069b      	lsls	r3, r3, #26
 800401e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004022:	e015      	b.n	8004050 <HAL_ADC_ConfigChannel+0x318>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800402c:	fa93 f3a3 	rbit	r3, r3
 8004030:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004034:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004036:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 800403c:	2320      	movs	r3, #32
 800403e:	e003      	b.n	8004048 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004042:	fab3 f383 	clz	r3, r3
 8004046:	b2db      	uxtb	r3, r3
 8004048:	3301      	adds	r3, #1
 800404a:	069b      	lsls	r3, r3, #26
 800404c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004058:	2b00      	cmp	r3, #0
 800405a:	d109      	bne.n	8004070 <HAL_ADC_ConfigChannel+0x338>
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	0e9b      	lsrs	r3, r3, #26
 8004062:	3301      	adds	r3, #1
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	2101      	movs	r1, #1
 800406a:	fa01 f303 	lsl.w	r3, r1, r3
 800406e:	e017      	b.n	80040a0 <HAL_ADC_ConfigChannel+0x368>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004078:	fa93 f3a3 	rbit	r3, r3
 800407c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800407e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004080:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004082:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8004088:	2320      	movs	r3, #32
 800408a:	e003      	b.n	8004094 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 800408c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800408e:	fab3 f383 	clz	r3, r3
 8004092:	b2db      	uxtb	r3, r3
 8004094:	3301      	adds	r3, #1
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	2101      	movs	r1, #1
 800409c:	fa01 f303 	lsl.w	r3, r1, r3
 80040a0:	ea42 0103 	orr.w	r1, r2, r3
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10a      	bne.n	80040c6 <HAL_ADC_ConfigChannel+0x38e>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	0e9b      	lsrs	r3, r3, #26
 80040b6:	3301      	adds	r3, #1
 80040b8:	f003 021f 	and.w	r2, r3, #31
 80040bc:	4613      	mov	r3, r2
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	4413      	add	r3, r2
 80040c2:	051b      	lsls	r3, r3, #20
 80040c4:	e018      	b.n	80040f8 <HAL_ADC_ConfigChannel+0x3c0>
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ce:	fa93 f3a3 	rbit	r3, r3
 80040d2:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80040d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80040d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80040de:	2320      	movs	r3, #32
 80040e0:	e003      	b.n	80040ea <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80040e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e4:	fab3 f383 	clz	r3, r3
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	3301      	adds	r3, #1
 80040ec:	f003 021f 	and.w	r2, r3, #31
 80040f0:	4613      	mov	r3, r2
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	4413      	add	r3, r2
 80040f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040f8:	430b      	orrs	r3, r1
 80040fa:	e07e      	b.n	80041fa <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004104:	2b00      	cmp	r3, #0
 8004106:	d107      	bne.n	8004118 <HAL_ADC_ConfigChannel+0x3e0>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	0e9b      	lsrs	r3, r3, #26
 800410e:	3301      	adds	r3, #1
 8004110:	069b      	lsls	r3, r3, #26
 8004112:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004116:	e015      	b.n	8004144 <HAL_ADC_ConfigChannel+0x40c>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004120:	fa93 f3a3 	rbit	r3, r3
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800412a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004130:	2320      	movs	r3, #32
 8004132:	e003      	b.n	800413c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004136:	fab3 f383 	clz	r3, r3
 800413a:	b2db      	uxtb	r3, r3
 800413c:	3301      	adds	r3, #1
 800413e:	069b      	lsls	r3, r3, #26
 8004140:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800414c:	2b00      	cmp	r3, #0
 800414e:	d109      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x42c>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	0e9b      	lsrs	r3, r3, #26
 8004156:	3301      	adds	r3, #1
 8004158:	f003 031f 	and.w	r3, r3, #31
 800415c:	2101      	movs	r1, #1
 800415e:	fa01 f303 	lsl.w	r3, r1, r3
 8004162:	e017      	b.n	8004194 <HAL_ADC_ConfigChannel+0x45c>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	fa93 f3a3 	rbit	r3, r3
 8004170:	61bb      	str	r3, [r7, #24]
  return result;
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 800417c:	2320      	movs	r3, #32
 800417e:	e003      	b.n	8004188 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	3301      	adds	r3, #1
 800418a:	f003 031f 	and.w	r3, r3, #31
 800418e:	2101      	movs	r1, #1
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	ea42 0103 	orr.w	r1, r2, r3
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10d      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x488>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	0e9b      	lsrs	r3, r3, #26
 80041aa:	3301      	adds	r3, #1
 80041ac:	f003 021f 	and.w	r2, r3, #31
 80041b0:	4613      	mov	r3, r2
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	4413      	add	r3, r2
 80041b6:	3b1e      	subs	r3, #30
 80041b8:	051b      	lsls	r3, r3, #20
 80041ba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041be:	e01b      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x4c0>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	fa93 f3a3 	rbit	r3, r3
 80041cc:	60fb      	str	r3, [r7, #12]
  return result;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80041d8:	2320      	movs	r3, #32
 80041da:	e003      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	fab3 f383 	clz	r3, r3
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	3301      	adds	r3, #1
 80041e6:	f003 021f 	and.w	r2, r3, #31
 80041ea:	4613      	mov	r3, r2
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	4413      	add	r3, r2
 80041f0:	3b1e      	subs	r3, #30
 80041f2:	051b      	lsls	r3, r3, #20
 80041f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f8:	430b      	orrs	r3, r1
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	6892      	ldr	r2, [r2, #8]
 80041fe:	4619      	mov	r1, r3
 8004200:	f7ff fb20 	bl	8003844 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	f280 80c6 	bge.w	800439a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a67      	ldr	r2, [pc, #412]	@ (80043b0 <HAL_ADC_ConfigChannel+0x678>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d004      	beq.n	8004222 <HAL_ADC_ConfigChannel+0x4ea>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a65      	ldr	r2, [pc, #404]	@ (80043b4 <HAL_ADC_ConfigChannel+0x67c>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d101      	bne.n	8004226 <HAL_ADC_ConfigChannel+0x4ee>
 8004222:	4b65      	ldr	r3, [pc, #404]	@ (80043b8 <HAL_ADC_ConfigChannel+0x680>)
 8004224:	e000      	b.n	8004228 <HAL_ADC_ConfigChannel+0x4f0>
 8004226:	4b65      	ldr	r3, [pc, #404]	@ (80043bc <HAL_ADC_ConfigChannel+0x684>)
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff fa7d 	bl	8003728 <LL_ADC_GetCommonPathInternalCh>
 800422e:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a5e      	ldr	r2, [pc, #376]	@ (80043b0 <HAL_ADC_ConfigChannel+0x678>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d004      	beq.n	8004244 <HAL_ADC_ConfigChannel+0x50c>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a5d      	ldr	r2, [pc, #372]	@ (80043b4 <HAL_ADC_ConfigChannel+0x67c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d10e      	bne.n	8004262 <HAL_ADC_ConfigChannel+0x52a>
 8004244:	485a      	ldr	r0, [pc, #360]	@ (80043b0 <HAL_ADC_ConfigChannel+0x678>)
 8004246:	f7ff fb9b 	bl	8003980 <LL_ADC_IsEnabled>
 800424a:	4604      	mov	r4, r0
 800424c:	4859      	ldr	r0, [pc, #356]	@ (80043b4 <HAL_ADC_ConfigChannel+0x67c>)
 800424e:	f7ff fb97 	bl	8003980 <LL_ADC_IsEnabled>
 8004252:	4603      	mov	r3, r0
 8004254:	4323      	orrs	r3, r4
 8004256:	2b00      	cmp	r3, #0
 8004258:	bf0c      	ite	eq
 800425a:	2301      	moveq	r3, #1
 800425c:	2300      	movne	r3, #0
 800425e:	b2db      	uxtb	r3, r3
 8004260:	e008      	b.n	8004274 <HAL_ADC_ConfigChannel+0x53c>
 8004262:	4857      	ldr	r0, [pc, #348]	@ (80043c0 <HAL_ADC_ConfigChannel+0x688>)
 8004264:	f7ff fb8c 	bl	8003980 <LL_ADC_IsEnabled>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	bf0c      	ite	eq
 800426e:	2301      	moveq	r3, #1
 8004270:	2300      	movne	r3, #0
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d07d      	beq.n	8004374 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a51      	ldr	r2, [pc, #324]	@ (80043c4 <HAL_ADC_ConfigChannel+0x68c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d130      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x5ac>
 8004282:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004284:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d12b      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a4b      	ldr	r2, [pc, #300]	@ (80043c0 <HAL_ADC_ConfigChannel+0x688>)
 8004292:	4293      	cmp	r3, r2
 8004294:	f040 8081 	bne.w	800439a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a44      	ldr	r2, [pc, #272]	@ (80043b0 <HAL_ADC_ConfigChannel+0x678>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d004      	beq.n	80042ac <HAL_ADC_ConfigChannel+0x574>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a43      	ldr	r2, [pc, #268]	@ (80043b4 <HAL_ADC_ConfigChannel+0x67c>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d101      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x578>
 80042ac:	4a42      	ldr	r2, [pc, #264]	@ (80043b8 <HAL_ADC_ConfigChannel+0x680>)
 80042ae:	e000      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x57a>
 80042b0:	4a42      	ldr	r2, [pc, #264]	@ (80043bc <HAL_ADC_ConfigChannel+0x684>)
 80042b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80042b8:	4619      	mov	r1, r3
 80042ba:	4610      	mov	r0, r2
 80042bc:	f7ff fa21 	bl	8003702 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042c0:	4b41      	ldr	r3, [pc, #260]	@ (80043c8 <HAL_ADC_ConfigChannel+0x690>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	099b      	lsrs	r3, r3, #6
 80042c6:	4a41      	ldr	r2, [pc, #260]	@ (80043cc <HAL_ADC_ConfigChannel+0x694>)
 80042c8:	fba2 2303 	umull	r2, r3, r2, r3
 80042cc:	099b      	lsrs	r3, r3, #6
 80042ce:	3301      	adds	r3, #1
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042d4:	e002      	b.n	80042dc <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	3b01      	subs	r3, #1
 80042da:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f9      	bne.n	80042d6 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042e2:	e05a      	b.n	800439a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a39      	ldr	r2, [pc, #228]	@ (80043d0 <HAL_ADC_ConfigChannel+0x698>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d11e      	bne.n	800432c <HAL_ADC_ConfigChannel+0x5f4>
 80042ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d119      	bne.n	800432c <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a30      	ldr	r2, [pc, #192]	@ (80043c0 <HAL_ADC_ConfigChannel+0x688>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d14b      	bne.n	800439a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a2a      	ldr	r2, [pc, #168]	@ (80043b0 <HAL_ADC_ConfigChannel+0x678>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d004      	beq.n	8004316 <HAL_ADC_ConfigChannel+0x5de>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a28      	ldr	r2, [pc, #160]	@ (80043b4 <HAL_ADC_ConfigChannel+0x67c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d101      	bne.n	800431a <HAL_ADC_ConfigChannel+0x5e2>
 8004316:	4a28      	ldr	r2, [pc, #160]	@ (80043b8 <HAL_ADC_ConfigChannel+0x680>)
 8004318:	e000      	b.n	800431c <HAL_ADC_ConfigChannel+0x5e4>
 800431a:	4a28      	ldr	r2, [pc, #160]	@ (80043bc <HAL_ADC_ConfigChannel+0x684>)
 800431c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800431e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004322:	4619      	mov	r1, r3
 8004324:	4610      	mov	r0, r2
 8004326:	f7ff f9ec 	bl	8003702 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800432a:	e036      	b.n	800439a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a28      	ldr	r2, [pc, #160]	@ (80043d4 <HAL_ADC_ConfigChannel+0x69c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d131      	bne.n	800439a <HAL_ADC_ConfigChannel+0x662>
 8004336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004338:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d12c      	bne.n	800439a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a1e      	ldr	r2, [pc, #120]	@ (80043c0 <HAL_ADC_ConfigChannel+0x688>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d127      	bne.n	800439a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a18      	ldr	r2, [pc, #96]	@ (80043b0 <HAL_ADC_ConfigChannel+0x678>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d004      	beq.n	800435e <HAL_ADC_ConfigChannel+0x626>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a16      	ldr	r2, [pc, #88]	@ (80043b4 <HAL_ADC_ConfigChannel+0x67c>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d101      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x62a>
 800435e:	4a16      	ldr	r2, [pc, #88]	@ (80043b8 <HAL_ADC_ConfigChannel+0x680>)
 8004360:	e000      	b.n	8004364 <HAL_ADC_ConfigChannel+0x62c>
 8004362:	4a16      	ldr	r2, [pc, #88]	@ (80043bc <HAL_ADC_ConfigChannel+0x684>)
 8004364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004366:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800436a:	4619      	mov	r1, r3
 800436c:	4610      	mov	r0, r2
 800436e:	f7ff f9c8 	bl	8003702 <LL_ADC_SetCommonPathInternalCh>
 8004372:	e012      	b.n	800439a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004378:	f043 0220 	orr.w	r2, r3, #32
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004386:	e008      	b.n	800439a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438c:	f043 0220 	orr.w	r2, r3, #32
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80043a2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3784      	adds	r7, #132	@ 0x84
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd90      	pop	{r4, r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40022000 	.word	0x40022000
 80043b4:	40022100 	.word	0x40022100
 80043b8:	40022300 	.word	0x40022300
 80043bc:	58026300 	.word	0x58026300
 80043c0:	58026000 	.word	0x58026000
 80043c4:	cb840000 	.word	0xcb840000
 80043c8:	24000004 	.word	0x24000004
 80043cc:	053e2d63 	.word	0x053e2d63
 80043d0:	c7520000 	.word	0xc7520000
 80043d4:	cfb80000 	.word	0xcfb80000

080043d8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a7a      	ldr	r2, [pc, #488]	@ (80045d0 <ADC_ConfigureBoostMode+0x1f8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d004      	beq.n	80043f4 <ADC_ConfigureBoostMode+0x1c>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a79      	ldr	r2, [pc, #484]	@ (80045d4 <ADC_ConfigureBoostMode+0x1fc>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d109      	bne.n	8004408 <ADC_ConfigureBoostMode+0x30>
 80043f4:	4b78      	ldr	r3, [pc, #480]	@ (80045d8 <ADC_ConfigureBoostMode+0x200>)
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bf14      	ite	ne
 8004400:	2301      	movne	r3, #1
 8004402:	2300      	moveq	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	e008      	b.n	800441a <ADC_ConfigureBoostMode+0x42>
 8004408:	4b74      	ldr	r3, [pc, #464]	@ (80045dc <ADC_ConfigureBoostMode+0x204>)
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004410:	2b00      	cmp	r3, #0
 8004412:	bf14      	ite	ne
 8004414:	2301      	movne	r3, #1
 8004416:	2300      	moveq	r3, #0
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01c      	beq.n	8004458 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800441e:	f003 ffb5 	bl	800838c <HAL_RCC_GetHCLKFreq>
 8004422:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800442c:	d010      	beq.n	8004450 <ADC_ConfigureBoostMode+0x78>
 800442e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004432:	d873      	bhi.n	800451c <ADC_ConfigureBoostMode+0x144>
 8004434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004438:	d002      	beq.n	8004440 <ADC_ConfigureBoostMode+0x68>
 800443a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800443e:	d16d      	bne.n	800451c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	0c1b      	lsrs	r3, r3, #16
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	fbb2 f3f3 	udiv	r3, r2, r3
 800444c:	60fb      	str	r3, [r7, #12]
        break;
 800444e:	e068      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	089b      	lsrs	r3, r3, #2
 8004454:	60fb      	str	r3, [r7, #12]
        break;
 8004456:	e064      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004458:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800445c:	f04f 0100 	mov.w	r1, #0
 8004460:	f005 f9fa 	bl	8009858 <HAL_RCCEx_GetPeriphCLKFreq>
 8004464:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800446e:	d051      	beq.n	8004514 <ADC_ConfigureBoostMode+0x13c>
 8004470:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004474:	d854      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 8004476:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800447a:	d047      	beq.n	800450c <ADC_ConfigureBoostMode+0x134>
 800447c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004480:	d84e      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 8004482:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004486:	d03d      	beq.n	8004504 <ADC_ConfigureBoostMode+0x12c>
 8004488:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800448c:	d848      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 800448e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004492:	d033      	beq.n	80044fc <ADC_ConfigureBoostMode+0x124>
 8004494:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004498:	d842      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 800449a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800449e:	d029      	beq.n	80044f4 <ADC_ConfigureBoostMode+0x11c>
 80044a0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80044a4:	d83c      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 80044a6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80044aa:	d01a      	beq.n	80044e2 <ADC_ConfigureBoostMode+0x10a>
 80044ac:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80044b0:	d836      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 80044b2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80044b6:	d014      	beq.n	80044e2 <ADC_ConfigureBoostMode+0x10a>
 80044b8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80044bc:	d830      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 80044be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044c2:	d00e      	beq.n	80044e2 <ADC_ConfigureBoostMode+0x10a>
 80044c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044c8:	d82a      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 80044ca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044ce:	d008      	beq.n	80044e2 <ADC_ConfigureBoostMode+0x10a>
 80044d0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044d4:	d824      	bhi.n	8004520 <ADC_ConfigureBoostMode+0x148>
 80044d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044da:	d002      	beq.n	80044e2 <ADC_ConfigureBoostMode+0x10a>
 80044dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044e0:	d11e      	bne.n	8004520 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	0c9b      	lsrs	r3, r3, #18
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f0:	60fb      	str	r3, [r7, #12]
        break;
 80044f2:	e016      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	091b      	lsrs	r3, r3, #4
 80044f8:	60fb      	str	r3, [r7, #12]
        break;
 80044fa:	e012      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	095b      	lsrs	r3, r3, #5
 8004500:	60fb      	str	r3, [r7, #12]
        break;
 8004502:	e00e      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	099b      	lsrs	r3, r3, #6
 8004508:	60fb      	str	r3, [r7, #12]
        break;
 800450a:	e00a      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	09db      	lsrs	r3, r3, #7
 8004510:	60fb      	str	r3, [r7, #12]
        break;
 8004512:	e006      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	0a1b      	lsrs	r3, r3, #8
 8004518:	60fb      	str	r3, [r7, #12]
        break;
 800451a:	e002      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
        break;
 800451c:	bf00      	nop
 800451e:	e000      	b.n	8004522 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004520:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004522:	f7ff f8a5 	bl	8003670 <HAL_GetREVID>
 8004526:	4603      	mov	r3, r0
 8004528:	f241 0203 	movw	r2, #4099	@ 0x1003
 800452c:	4293      	cmp	r3, r2
 800452e:	d815      	bhi.n	800455c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4a2b      	ldr	r2, [pc, #172]	@ (80045e0 <ADC_ConfigureBoostMode+0x208>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d908      	bls.n	800454a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689a      	ldr	r2, [r3, #8]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004546:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004548:	e03e      	b.n	80045c8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004558:	609a      	str	r2, [r3, #8]
}
 800455a:	e035      	b.n	80045c8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	085b      	lsrs	r3, r3, #1
 8004560:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4a1f      	ldr	r2, [pc, #124]	@ (80045e4 <ADC_ConfigureBoostMode+0x20c>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d808      	bhi.n	800457c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004578:	609a      	str	r2, [r3, #8]
}
 800457a:	e025      	b.n	80045c8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4a1a      	ldr	r2, [pc, #104]	@ (80045e8 <ADC_ConfigureBoostMode+0x210>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d80a      	bhi.n	800459a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004596:	609a      	str	r2, [r3, #8]
}
 8004598:	e016      	b.n	80045c8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4a13      	ldr	r2, [pc, #76]	@ (80045ec <ADC_ConfigureBoostMode+0x214>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d80a      	bhi.n	80045b8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b4:	609a      	str	r2, [r3, #8]
}
 80045b6:	e007      	b.n	80045c8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80045c6:	609a      	str	r2, [r3, #8]
}
 80045c8:	bf00      	nop
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	40022000 	.word	0x40022000
 80045d4:	40022100 	.word	0x40022100
 80045d8:	40022300 	.word	0x40022300
 80045dc:	58026300 	.word	0x58026300
 80045e0:	01312d00 	.word	0x01312d00
 80045e4:	005f5e10 	.word	0x005f5e10
 80045e8:	00bebc20 	.word	0x00bebc20
 80045ec:	017d7840 	.word	0x017d7840

080045f0 <LL_ADC_IsEnabled>:
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b01      	cmp	r3, #1
 8004602:	d101      	bne.n	8004608 <LL_ADC_IsEnabled+0x18>
 8004604:	2301      	movs	r3, #1
 8004606:	e000      	b.n	800460a <LL_ADC_IsEnabled+0x1a>
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <LL_ADC_REG_IsConversionOngoing>:
{
 8004616:	b480      	push	{r7}
 8004618:	b083      	sub	sp, #12
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 0304 	and.w	r3, r3, #4
 8004626:	2b04      	cmp	r3, #4
 8004628:	d101      	bne.n	800462e <LL_ADC_REG_IsConversionOngoing+0x18>
 800462a:	2301      	movs	r3, #1
 800462c:	e000      	b.n	8004630 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800463c:	b590      	push	{r4, r7, lr}
 800463e:	b09f      	sub	sp, #124	@ 0x7c
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004656:	2302      	movs	r3, #2
 8004658:	e0be      	b.n	80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004662:	2300      	movs	r3, #0
 8004664:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004666:	2300      	movs	r3, #0
 8004668:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a5c      	ldr	r2, [pc, #368]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d102      	bne.n	800467a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004674:	4b5b      	ldr	r3, [pc, #364]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004676:	60bb      	str	r3, [r7, #8]
 8004678:	e001      	b.n	800467e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800467a:	2300      	movs	r3, #0
 800467c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d10b      	bne.n	800469c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004688:	f043 0220 	orr.w	r2, r3, #32
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e09d      	b.n	80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	4618      	mov	r0, r3
 80046a0:	f7ff ffb9 	bl	8004616 <LL_ADC_REG_IsConversionOngoing>
 80046a4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff ffb3 	bl	8004616 <LL_ADC_REG_IsConversionOngoing>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d17f      	bne.n	80047b6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80046b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d17c      	bne.n	80047b6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a47      	ldr	r2, [pc, #284]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d004      	beq.n	80046d0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a46      	ldr	r2, [pc, #280]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d101      	bne.n	80046d4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80046d0:	4b45      	ldr	r3, [pc, #276]	@ (80047e8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80046d2:	e000      	b.n	80046d6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80046d4:	4b45      	ldr	r3, [pc, #276]	@ (80047ec <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80046d6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d039      	beq.n	8004754 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80046e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046f0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a3a      	ldr	r2, [pc, #232]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d004      	beq.n	8004706 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a38      	ldr	r2, [pc, #224]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d10e      	bne.n	8004724 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004706:	4836      	ldr	r0, [pc, #216]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004708:	f7ff ff72 	bl	80045f0 <LL_ADC_IsEnabled>
 800470c:	4604      	mov	r4, r0
 800470e:	4835      	ldr	r0, [pc, #212]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004710:	f7ff ff6e 	bl	80045f0 <LL_ADC_IsEnabled>
 8004714:	4603      	mov	r3, r0
 8004716:	4323      	orrs	r3, r4
 8004718:	2b00      	cmp	r3, #0
 800471a:	bf0c      	ite	eq
 800471c:	2301      	moveq	r3, #1
 800471e:	2300      	movne	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	e008      	b.n	8004736 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004724:	4832      	ldr	r0, [pc, #200]	@ (80047f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004726:	f7ff ff63 	bl	80045f0 <LL_ADC_IsEnabled>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	bf0c      	ite	eq
 8004730:	2301      	moveq	r3, #1
 8004732:	2300      	movne	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d047      	beq.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800473a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	4b2d      	ldr	r3, [pc, #180]	@ (80047f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004740:	4013      	ands	r3, r2
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	6811      	ldr	r1, [r2, #0]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	6892      	ldr	r2, [r2, #8]
 800474a:	430a      	orrs	r2, r1
 800474c:	431a      	orrs	r2, r3
 800474e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004750:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004752:	e03a      	b.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800475c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800475e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a1e      	ldr	r2, [pc, #120]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d004      	beq.n	8004774 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a1d      	ldr	r2, [pc, #116]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d10e      	bne.n	8004792 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004774:	481a      	ldr	r0, [pc, #104]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004776:	f7ff ff3b 	bl	80045f0 <LL_ADC_IsEnabled>
 800477a:	4604      	mov	r4, r0
 800477c:	4819      	ldr	r0, [pc, #100]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800477e:	f7ff ff37 	bl	80045f0 <LL_ADC_IsEnabled>
 8004782:	4603      	mov	r3, r0
 8004784:	4323      	orrs	r3, r4
 8004786:	2b00      	cmp	r3, #0
 8004788:	bf0c      	ite	eq
 800478a:	2301      	moveq	r3, #1
 800478c:	2300      	movne	r3, #0
 800478e:	b2db      	uxtb	r3, r3
 8004790:	e008      	b.n	80047a4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004792:	4817      	ldr	r0, [pc, #92]	@ (80047f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004794:	f7ff ff2c 	bl	80045f0 <LL_ADC_IsEnabled>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	bf0c      	ite	eq
 800479e:	2301      	moveq	r3, #1
 80047a0:	2300      	movne	r3, #0
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d010      	beq.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80047a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	4b11      	ldr	r3, [pc, #68]	@ (80047f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80047b2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047b4:	e009      	b.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ba:	f043 0220 	orr.w	r2, r3, #32
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80047c8:	e000      	b.n	80047cc <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047ca:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80047d4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80047d8:	4618      	mov	r0, r3
 80047da:	377c      	adds	r7, #124	@ 0x7c
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd90      	pop	{r4, r7, pc}
 80047e0:	40022000 	.word	0x40022000
 80047e4:	40022100 	.word	0x40022100
 80047e8:	40022300 	.word	0x40022300
 80047ec:	58026300 	.word	0x58026300
 80047f0:	58026000 	.word	0x58026000
 80047f4:	fffff0e0 	.word	0xfffff0e0

080047f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004808:	4b0b      	ldr	r3, [pc, #44]	@ (8004838 <__NVIC_SetPriorityGrouping+0x40>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004814:	4013      	ands	r3, r2
 8004816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004820:	4b06      	ldr	r3, [pc, #24]	@ (800483c <__NVIC_SetPriorityGrouping+0x44>)
 8004822:	4313      	orrs	r3, r2
 8004824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004826:	4a04      	ldr	r2, [pc, #16]	@ (8004838 <__NVIC_SetPriorityGrouping+0x40>)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	60d3      	str	r3, [r2, #12]
}
 800482c:	bf00      	nop
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	e000ed00 	.word	0xe000ed00
 800483c:	05fa0000 	.word	0x05fa0000

08004840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004840:	b480      	push	{r7}
 8004842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004844:	4b04      	ldr	r3, [pc, #16]	@ (8004858 <__NVIC_GetPriorityGrouping+0x18>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	0a1b      	lsrs	r3, r3, #8
 800484a:	f003 0307 	and.w	r3, r3, #7
}
 800484e:	4618      	mov	r0, r3
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	e000ed00 	.word	0xe000ed00

0800485c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	4603      	mov	r3, r0
 8004864:	6039      	str	r1, [r7, #0]
 8004866:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004868:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800486c:	2b00      	cmp	r3, #0
 800486e:	db0a      	blt.n	8004886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	490c      	ldr	r1, [pc, #48]	@ (80048a8 <__NVIC_SetPriority+0x4c>)
 8004876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800487a:	0112      	lsls	r2, r2, #4
 800487c:	b2d2      	uxtb	r2, r2
 800487e:	440b      	add	r3, r1
 8004880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004884:	e00a      	b.n	800489c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	b2da      	uxtb	r2, r3
 800488a:	4908      	ldr	r1, [pc, #32]	@ (80048ac <__NVIC_SetPriority+0x50>)
 800488c:	88fb      	ldrh	r3, [r7, #6]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	3b04      	subs	r3, #4
 8004894:	0112      	lsls	r2, r2, #4
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	440b      	add	r3, r1
 800489a:	761a      	strb	r2, [r3, #24]
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	e000e100 	.word	0xe000e100
 80048ac:	e000ed00 	.word	0xe000ed00

080048b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b089      	sub	sp, #36	@ 0x24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f1c3 0307 	rsb	r3, r3, #7
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	bf28      	it	cs
 80048ce:	2304      	movcs	r3, #4
 80048d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	3304      	adds	r3, #4
 80048d6:	2b06      	cmp	r3, #6
 80048d8:	d902      	bls.n	80048e0 <NVIC_EncodePriority+0x30>
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	3b03      	subs	r3, #3
 80048de:	e000      	b.n	80048e2 <NVIC_EncodePriority+0x32>
 80048e0:	2300      	movs	r3, #0
 80048e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048e4:	f04f 32ff 	mov.w	r2, #4294967295
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	43da      	mvns	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	401a      	ands	r2, r3
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048f8:	f04f 31ff 	mov.w	r1, #4294967295
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004902:	43d9      	mvns	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004908:	4313      	orrs	r3, r2
         );
}
 800490a:	4618      	mov	r0, r3
 800490c:	3724      	adds	r7, #36	@ 0x24
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
	...

08004918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3b01      	subs	r3, #1
 8004924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004928:	d301      	bcc.n	800492e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800492a:	2301      	movs	r3, #1
 800492c:	e00f      	b.n	800494e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800492e:	4a0a      	ldr	r2, [pc, #40]	@ (8004958 <SysTick_Config+0x40>)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	3b01      	subs	r3, #1
 8004934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004936:	210f      	movs	r1, #15
 8004938:	f04f 30ff 	mov.w	r0, #4294967295
 800493c:	f7ff ff8e 	bl	800485c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004940:	4b05      	ldr	r3, [pc, #20]	@ (8004958 <SysTick_Config+0x40>)
 8004942:	2200      	movs	r2, #0
 8004944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004946:	4b04      	ldr	r3, [pc, #16]	@ (8004958 <SysTick_Config+0x40>)
 8004948:	2207      	movs	r2, #7
 800494a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	e000e010 	.word	0xe000e010

0800495c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f7ff ff47 	bl	80047f8 <__NVIC_SetPriorityGrouping>
}
 800496a:	bf00      	nop
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b086      	sub	sp, #24
 8004976:	af00      	add	r7, sp, #0
 8004978:	4603      	mov	r3, r0
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	607a      	str	r2, [r7, #4]
 800497e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004980:	f7ff ff5e 	bl	8004840 <__NVIC_GetPriorityGrouping>
 8004984:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	68b9      	ldr	r1, [r7, #8]
 800498a:	6978      	ldr	r0, [r7, #20]
 800498c:	f7ff ff90 	bl	80048b0 <NVIC_EncodePriority>
 8004990:	4602      	mov	r2, r0
 8004992:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004996:	4611      	mov	r1, r2
 8004998:	4618      	mov	r0, r3
 800499a:	f7ff ff5f 	bl	800485c <__NVIC_SetPriority>
}
 800499e:	bf00      	nop
 80049a0:	3718      	adds	r7, #24
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b082      	sub	sp, #8
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7ff ffb2 	bl	8004918 <SysTick_Config>
 80049b4:	4603      	mov	r3, r0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
	...

080049c0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e0cf      	b.n	8004b72 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d106      	bne.n	80049ea <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2223      	movs	r2, #35	@ 0x23
 80049e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f7fd fc75 	bl	80022d4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ea:	4b64      	ldr	r3, [pc, #400]	@ (8004b7c <HAL_ETH_Init+0x1bc>)
 80049ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80049f0:	4a62      	ldr	r2, [pc, #392]	@ (8004b7c <HAL_ETH_Init+0x1bc>)
 80049f2:	f043 0302 	orr.w	r3, r3, #2
 80049f6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80049fa:	4b60      	ldr	r3, [pc, #384]	@ (8004b7c <HAL_ETH_Init+0x1bc>)
 80049fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	7a1b      	ldrb	r3, [r3, #8]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d103      	bne.n	8004a18 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004a10:	2000      	movs	r0, #0
 8004a12:	f7fe fe39 	bl	8003688 <HAL_SYSCFG_ETHInterfaceSelect>
 8004a16:	e003      	b.n	8004a20 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004a18:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8004a1c:	f7fe fe34 	bl	8003688 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8004a20:	4b57      	ldr	r3, [pc, #348]	@ (8004b80 <HAL_ETH_Init+0x1c0>)
 8004a22:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	6812      	ldr	r2, [r2, #0]
 8004a32:	f043 0301 	orr.w	r3, r3, #1
 8004a36:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a3a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a3c:	f7fe fde8 	bl	8003610 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004a42:	e011      	b.n	8004a68 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004a44:	f7fe fde4 	bl	8003610 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004a52:	d909      	bls.n	8004a68 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2204      	movs	r2, #4
 8004a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	22e0      	movs	r2, #224	@ 0xe0
 8004a60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e084      	b.n	8004b72 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1e4      	bne.n	8004a44 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f886 	bl	8004b8c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004a80:	f003 fc84 	bl	800838c <HAL_RCC_GetHCLKFreq>
 8004a84:	4603      	mov	r3, r0
 8004a86:	4a3f      	ldr	r2, [pc, #252]	@ (8004b84 <HAL_ETH_Init+0x1c4>)
 8004a88:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8c:	0c9a      	lsrs	r2, r3, #18
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	3a01      	subs	r2, #1
 8004a94:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f000 fa71 	bl	8004f80 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aa6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004aaa:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	6812      	ldr	r2, [r2, #0]
 8004ab2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ab6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004aba:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	f003 0303 	and.w	r3, r3, #3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d009      	beq.n	8004ade <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	22e0      	movs	r2, #224	@ 0xe0
 8004ad6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e049      	b.n	8004b72 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ae6:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8004aea:	4b27      	ldr	r3, [pc, #156]	@ (8004b88 <HAL_ETH_Init+0x1c8>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6952      	ldr	r2, [r2, #20]
 8004af2:	0051      	lsls	r1, r2, #1
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6812      	ldr	r2, [r2, #0]
 8004af8:	430b      	orrs	r3, r1
 8004afa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004afe:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fad9 	bl	80050ba <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fb1f 	bl	800514c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	3305      	adds	r3, #5
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	021a      	lsls	r2, r3, #8
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	3304      	adds	r3, #4
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	4619      	mov	r1, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	3303      	adds	r3, #3
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	061a      	lsls	r2, r3, #24
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	3302      	adds	r3, #2
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	041b      	lsls	r3, r3, #16
 8004b40:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	3301      	adds	r3, #1
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004b4c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004b5a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004b5c:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2210      	movs	r2, #16
 8004b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	58024400 	.word	0x58024400
 8004b80:	58000400 	.word	0x58000400
 8004b84:	431bde83 	.word	0x431bde83
 8004b88:	ffff8001 	.word	0xffff8001

08004b8c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ba4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004ba6:	f003 fbf1 	bl	800838c <HAL_RCC_GetHCLKFreq>
 8004baa:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	4a1e      	ldr	r2, [pc, #120]	@ (8004c28 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d908      	bls.n	8004bc6 <HAL_ETH_SetMDIOClockRange+0x3a>
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4a1d      	ldr	r2, [pc, #116]	@ (8004c2c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d804      	bhi.n	8004bc6 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bc2:	60fb      	str	r3, [r7, #12]
 8004bc4:	e027      	b.n	8004c16 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	4a18      	ldr	r2, [pc, #96]	@ (8004c2c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d908      	bls.n	8004be0 <HAL_ETH_SetMDIOClockRange+0x54>
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	4a17      	ldr	r2, [pc, #92]	@ (8004c30 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d204      	bcs.n	8004be0 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	e01a      	b.n	8004c16 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	4a13      	ldr	r2, [pc, #76]	@ (8004c30 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d303      	bcc.n	8004bf0 <HAL_ETH_SetMDIOClockRange+0x64>
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4a12      	ldr	r2, [pc, #72]	@ (8004c34 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d911      	bls.n	8004c14 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	4a10      	ldr	r2, [pc, #64]	@ (8004c34 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d908      	bls.n	8004c0a <HAL_ETH_SetMDIOClockRange+0x7e>
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	4a0f      	ldr	r2, [pc, #60]	@ (8004c38 <HAL_ETH_SetMDIOClockRange+0xac>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d804      	bhi.n	8004c0a <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	e005      	b.n	8004c16 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	e000      	b.n	8004c16 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004c14:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8004c20:	bf00      	nop
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	01312cff 	.word	0x01312cff
 8004c2c:	02160ebf 	.word	0x02160ebf
 8004c30:	03938700 	.word	0x03938700
 8004c34:	05f5e0ff 	.word	0x05f5e0ff
 8004c38:	08f0d17f 	.word	0x08f0d17f

08004c3c <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8004c4e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	791b      	ldrb	r3, [r3, #4]
 8004c54:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004c56:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	7b1b      	ldrb	r3, [r3, #12]
 8004c5c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004c5e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	7b5b      	ldrb	r3, [r3, #13]
 8004c64:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004c66:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	7b9b      	ldrb	r3, [r3, #14]
 8004c6c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004c6e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	7bdb      	ldrb	r3, [r3, #15]
 8004c74:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004c76:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	7c12      	ldrb	r2, [r2, #16]
 8004c7c:	2a00      	cmp	r2, #0
 8004c7e:	d102      	bne.n	8004c86 <ETH_SetMACConfig+0x4a>
 8004c80:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004c84:	e000      	b.n	8004c88 <ETH_SetMACConfig+0x4c>
 8004c86:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004c88:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004c8a:	683a      	ldr	r2, [r7, #0]
 8004c8c:	7c52      	ldrb	r2, [r2, #17]
 8004c8e:	2a00      	cmp	r2, #0
 8004c90:	d102      	bne.n	8004c98 <ETH_SetMACConfig+0x5c>
 8004c92:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c96:	e000      	b.n	8004c9a <ETH_SetMACConfig+0x5e>
 8004c98:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004c9a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	7c9b      	ldrb	r3, [r3, #18]
 8004ca0:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004ca2:	431a      	orrs	r2, r3
               macconf->Speed |
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004ca8:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8004cae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	7f1b      	ldrb	r3, [r3, #28]
 8004cb4:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8004cb6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	7f5b      	ldrb	r3, [r3, #29]
 8004cbc:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004cbe:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	7f92      	ldrb	r2, [r2, #30]
 8004cc4:	2a00      	cmp	r2, #0
 8004cc6:	d102      	bne.n	8004cce <ETH_SetMACConfig+0x92>
 8004cc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ccc:	e000      	b.n	8004cd0 <ETH_SetMACConfig+0x94>
 8004cce:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004cd0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	7fdb      	ldrb	r3, [r3, #31]
 8004cd6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004cd8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004ce0:	2a00      	cmp	r2, #0
 8004ce2:	d102      	bne.n	8004cea <ETH_SetMACConfig+0xae>
 8004ce4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ce8:	e000      	b.n	8004cec <ETH_SetMACConfig+0xb0>
 8004cea:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004cec:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004cf2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004cfa:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8004cfc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	4b56      	ldr	r3, [pc, #344]	@ (8004e68 <ETH_SetMACConfig+0x22c>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	68f9      	ldr	r1, [r7, #12]
 8004d16:	430b      	orrs	r3, r1
 8004d18:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d1e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004d26:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004d28:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004d30:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004d32:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004d3a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004d3c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8004d3e:	683a      	ldr	r2, [r7, #0]
 8004d40:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8004d44:	2a00      	cmp	r2, #0
 8004d46:	d102      	bne.n	8004d4e <ETH_SetMACConfig+0x112>
 8004d48:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004d4c:	e000      	b.n	8004d50 <ETH_SetMACConfig+0x114>
 8004d4e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004d50:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	4b42      	ldr	r3, [pc, #264]	@ (8004e6c <ETH_SetMACConfig+0x230>)
 8004d62:	4013      	ands	r3, r2
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	6812      	ldr	r2, [r2, #0]
 8004d68:	68f9      	ldr	r1, [r7, #12]
 8004d6a:	430b      	orrs	r3, r1
 8004d6c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d74:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	4b3a      	ldr	r3, [pc, #232]	@ (8004e70 <ETH_SetMACConfig+0x234>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6812      	ldr	r2, [r2, #0]
 8004d8c:	68f9      	ldr	r1, [r7, #12]
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004d98:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004d9e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004da6:	2a00      	cmp	r2, #0
 8004da8:	d101      	bne.n	8004dae <ETH_SetMACConfig+0x172>
 8004daa:	2280      	movs	r2, #128	@ 0x80
 8004dac:	e000      	b.n	8004db0 <ETH_SetMACConfig+0x174>
 8004dae:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004db0:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004db6:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004db8:	4313      	orrs	r3, r2
 8004dba:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004dc2:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	6812      	ldr	r2, [r2, #0]
 8004dcc:	68f9      	ldr	r1, [r7, #12]
 8004dce:	430b      	orrs	r3, r1
 8004dd0:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004dd8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8004de0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dee:	f023 0103 	bic.w	r1, r3, #3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004e06:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8004e22:	2a00      	cmp	r2, #0
 8004e24:	d101      	bne.n	8004e2a <ETH_SetMACConfig+0x1ee>
 8004e26:	2240      	movs	r2, #64	@ 0x40
 8004e28:	e000      	b.n	8004e2c <ETH_SetMACConfig+0x1f0>
 8004e2a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8004e2c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8004e34:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8004e36:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8004e3e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004e4c:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8004e5c:	bf00      	nop
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr
 8004e68:	00048083 	.word	0x00048083
 8004e6c:	c0f88000 	.word	0xc0f88000
 8004e70:	fffffef0 	.word	0xfffffef0

08004e74 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	4b38      	ldr	r3, [pc, #224]	@ (8004f6c <ETH_SetDMAConfig+0xf8>)
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	6811      	ldr	r1, [r2, #0]
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	6812      	ldr	r2, [r2, #0]
 8004e94:	430b      	orrs	r3, r1
 8004e96:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004e9a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	791b      	ldrb	r3, [r3, #4]
 8004ea0:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004ea6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	7b1b      	ldrb	r3, [r3, #12]
 8004eac:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	4b2c      	ldr	r3, [pc, #176]	@ (8004f70 <ETH_SetDMAConfig+0xfc>)
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6812      	ldr	r2, [r2, #0]
 8004ec4:	68f9      	ldr	r1, [r7, #12]
 8004ec6:	430b      	orrs	r3, r1
 8004ec8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ecc:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	7b5b      	ldrb	r3, [r3, #13]
 8004ed2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ee4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8004ee8:	4b22      	ldr	r3, [pc, #136]	@ (8004f74 <ETH_SetDMAConfig+0x100>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6812      	ldr	r2, [r2, #0]
 8004ef0:	68f9      	ldr	r1, [r7, #12]
 8004ef2:	430b      	orrs	r3, r1
 8004ef4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ef8:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	7d1b      	ldrb	r3, [r3, #20]
 8004f04:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004f06:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	7f5b      	ldrb	r3, [r3, #29]
 8004f0c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f1a:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8004f1e:	4b16      	ldr	r3, [pc, #88]	@ (8004f78 <ETH_SetDMAConfig+0x104>)
 8004f20:	4013      	ands	r3, r2
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	6812      	ldr	r2, [r2, #0]
 8004f26:	68f9      	ldr	r1, [r7, #12]
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f2e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	7f1b      	ldrb	r3, [r3, #28]
 8004f36:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f48:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8004f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f7c <ETH_SetDMAConfig+0x108>)
 8004f4e:	4013      	ands	r3, r2
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6812      	ldr	r2, [r2, #0]
 8004f54:	68f9      	ldr	r1, [r7, #12]
 8004f56:	430b      	orrs	r3, r1
 8004f58:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f5c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8004f60:	bf00      	nop
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	ffff87fd 	.word	0xffff87fd
 8004f70:	ffff2ffe 	.word	0xffff2ffe
 8004f74:	fffec000 	.word	0xfffec000
 8004f78:	ffc0efef 	.word	0xffc0efef
 8004f7c:	7fc0ffff 	.word	0x7fc0ffff

08004f80 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b0a4      	sub	sp, #144	@ 0x90
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8004f92:	2300      	movs	r3, #0
 8004f94:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004faa:	2301      	movs	r3, #1
 8004fac:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004fbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004fc0:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8004fd8:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8004fdc:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0;
 8004ffe:	2300      	movs	r3, #0
 8005000:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8005002:	2300      	movs	r3, #0
 8005004:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8005006:	2300      	movs	r3, #0
 8005008:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800500c:	2300      	movs	r3, #0
 800500e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8005012:	2301      	movs	r3, #1
 8005014:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8005018:	2320      	movs	r3, #32
 800501a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800501e:	2301      	movs	r3, #1
 8005020:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8005024:	2300      	movs	r3, #0
 8005026:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800502a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800502e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005030:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005034:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8005036:	2300      	movs	r3, #0
 8005038:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800503c:	2302      	movs	r3, #2
 800503e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005042:	2300      	movs	r3, #0
 8005044:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005048:	2300      	movs	r3, #0
 800504a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800504e:	2300      	movs	r3, #0
 8005050:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8005054:	2301      	movs	r3, #1
 8005056:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800505a:	2300      	movs	r3, #0
 800505c:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800505e:	2301      	movs	r3, #1
 8005060:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005064:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005068:	4619      	mov	r1, r3
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7ff fde6 	bl	8004c3c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005070:	2301      	movs	r3, #1
 8005072:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005074:	2301      	movs	r3, #1
 8005076:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005078:	2300      	movs	r3, #0
 800507a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800507c:	2300      	movs	r3, #0
 800507e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8005082:	2300      	movs	r3, #0
 8005084:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8005086:	2300      	movs	r3, #0
 8005088:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800508a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800508e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005090:	2300      	movs	r3, #0
 8005092:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005094:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005098:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800509a:	2300      	movs	r3, #0
 800509c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80050a0:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80050a4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80050a6:	f107 0308 	add.w	r3, r7, #8
 80050aa:	4619      	mov	r1, r3
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7ff fee1 	bl	8004e74 <ETH_SetDMAConfig>
}
 80050b2:	bf00      	nop
 80050b4:	3790      	adds	r7, #144	@ 0x90
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b085      	sub	sp, #20
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80050c2:	2300      	movs	r3, #0
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	e01d      	b.n	8005104 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68d9      	ldr	r1, [r3, #12]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4613      	mov	r3, r2
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	4413      	add	r3, r2
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	440b      	add	r3, r1
 80050d8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	2200      	movs	r2, #0
 80050e4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2200      	movs	r2, #0
 80050ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2200      	movs	r2, #0
 80050f0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80050f2:	68b9      	ldr	r1, [r7, #8]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	3206      	adds	r2, #6
 80050fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3301      	adds	r3, #1
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b03      	cmp	r3, #3
 8005108:	d9de      	bls.n	80050c8 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005118:	461a      	mov	r2, r3
 800511a:	2303      	movs	r3, #3
 800511c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68da      	ldr	r2, [r3, #12]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800512c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68da      	ldr	r2, [r3, #12]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800513c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8005140:	bf00      	nop
 8005142:	3714      	adds	r7, #20
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005154:	2300      	movs	r3, #0
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e023      	b.n	80051a2 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6919      	ldr	r1, [r3, #16]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4613      	mov	r3, r2
 8005162:	005b      	lsls	r3, r3, #1
 8005164:	4413      	add	r3, r2
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	440b      	add	r3, r1
 800516a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	2200      	movs	r2, #0
 8005176:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	2200      	movs	r2, #0
 800517c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2200      	movs	r2, #0
 8005182:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2200      	movs	r2, #0
 8005188:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2200      	movs	r2, #0
 800518e:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005190:	68b9      	ldr	r1, [r7, #8]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	3212      	adds	r2, #18
 8005198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	3301      	adds	r3, #1
 80051a0:	60fb      	str	r3, [r7, #12]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d9d8      	bls.n	800515a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2200      	movs	r2, #0
 80051b8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051ce:	461a      	mov	r2, r3
 80051d0:	2303      	movs	r3, #3
 80051d2:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691a      	ldr	r2, [r3, #16]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051e2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051f6:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80051fa:	bf00      	nop
 80051fc:	3714      	adds	r7, #20
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b098      	sub	sp, #96	@ 0x60
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005210:	4a84      	ldr	r2, [pc, #528]	@ (8005424 <HAL_FDCAN_Init+0x21c>)
 8005212:	f107 030c 	add.w	r3, r7, #12
 8005216:	4611      	mov	r1, r2
 8005218:	224c      	movs	r2, #76	@ 0x4c
 800521a:	4618      	mov	r0, r3
 800521c:	f009 f8d9 	bl	800e3d2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d101      	bne.n	800522a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e1c6      	b.n	80055b8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a7e      	ldr	r2, [pc, #504]	@ (8005428 <HAL_FDCAN_Init+0x220>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d106      	bne.n	8005242 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800523c:	461a      	mov	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7fd f96c 	bl	8002534 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f022 0210 	bic.w	r2, r2, #16
 800526a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800526c:	f7fe f9d0 	bl	8003610 <HAL_GetTick>
 8005270:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005272:	e014      	b.n	800529e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005274:	f7fe f9cc 	bl	8003610 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b0a      	cmp	r3, #10
 8005280:	d90d      	bls.n	800529e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005288:	f043 0201 	orr.w	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2203      	movs	r2, #3
 8005296:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e18c      	b.n	80055b8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	f003 0308 	and.w	r3, r3, #8
 80052a8:	2b08      	cmp	r3, #8
 80052aa:	d0e3      	beq.n	8005274 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	699a      	ldr	r2, [r3, #24]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0201 	orr.w	r2, r2, #1
 80052ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052bc:	f7fe f9a8 	bl	8003610 <HAL_GetTick>
 80052c0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80052c2:	e014      	b.n	80052ee <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80052c4:	f7fe f9a4 	bl	8003610 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b0a      	cmp	r3, #10
 80052d0:	d90d      	bls.n	80052ee <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052d8:	f043 0201 	orr.w	r2, r3, #1
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2203      	movs	r2, #3
 80052e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e164      	b.n	80055b8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0e3      	beq.n	80052c4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699a      	ldr	r2, [r3, #24]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0202 	orr.w	r2, r2, #2
 800530a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	7c1b      	ldrb	r3, [r3, #16]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d108      	bne.n	8005326 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699a      	ldr	r2, [r3, #24]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005322:	619a      	str	r2, [r3, #24]
 8005324:	e007      	b.n	8005336 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	699a      	ldr	r2, [r3, #24]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005334:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	7c5b      	ldrb	r3, [r3, #17]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d108      	bne.n	8005350 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	699a      	ldr	r2, [r3, #24]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800534c:	619a      	str	r2, [r3, #24]
 800534e:	e007      	b.n	8005360 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699a      	ldr	r2, [r3, #24]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800535e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	7c9b      	ldrb	r3, [r3, #18]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d108      	bne.n	800537a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699a      	ldr	r2, [r3, #24]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005376:	619a      	str	r2, [r3, #24]
 8005378:	e007      	b.n	800538a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	699a      	ldr	r2, [r3, #24]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005388:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699a      	ldr	r2, [r3, #24]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80053ae:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	691a      	ldr	r2, [r3, #16]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0210 	bic.w	r2, r2, #16
 80053be:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d108      	bne.n	80053da <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699a      	ldr	r2, [r3, #24]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0204 	orr.w	r2, r2, #4
 80053d6:	619a      	str	r2, [r3, #24]
 80053d8:	e030      	b.n	800543c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d02c      	beq.n	800543c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d020      	beq.n	800542c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	699a      	ldr	r2, [r3, #24]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80053f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	691a      	ldr	r2, [r3, #16]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0210 	orr.w	r2, r2, #16
 8005408:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	2b03      	cmp	r3, #3
 8005410:	d114      	bne.n	800543c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	699a      	ldr	r2, [r3, #24]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f042 0220 	orr.w	r2, r2, #32
 8005420:	619a      	str	r2, [r3, #24]
 8005422:	e00b      	b.n	800543c <HAL_FDCAN_Init+0x234>
 8005424:	080119bc 	.word	0x080119bc
 8005428:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699a      	ldr	r2, [r3, #24]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0220 	orr.w	r2, r2, #32
 800543a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	3b01      	subs	r3, #1
 8005442:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	69db      	ldr	r3, [r3, #28]
 8005448:	3b01      	subs	r3, #1
 800544a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800544c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005454:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	3b01      	subs	r3, #1
 800545e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005464:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005466:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005470:	d115      	bne.n	800549e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005476:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547c:	3b01      	subs	r3, #1
 800547e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8005480:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	3b01      	subs	r3, #1
 8005488:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800548a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005492:	3b01      	subs	r3, #1
 8005494:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800549a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800549c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	430a      	orrs	r2, r1
 80054b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054c4:	4413      	add	r3, r2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d011      	beq.n	80054ee <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80054d2:	f023 0107 	bic.w	r1, r3, #7
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	3360      	adds	r3, #96	@ 0x60
 80054de:	443b      	add	r3, r7
 80054e0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	430a      	orrs	r2, r1
 80054ea:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d011      	beq.n	800551a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80054fe:	f023 0107 	bic.w	r1, r3, #7
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	3360      	adds	r3, #96	@ 0x60
 800550a:	443b      	add	r3, r7
 800550c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800551e:	2b00      	cmp	r3, #0
 8005520:	d012      	beq.n	8005548 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800552a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	3360      	adds	r3, #96	@ 0x60
 8005536:	443b      	add	r3, r7
 8005538:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800553c:	011a      	lsls	r2, r3, #4
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	430a      	orrs	r2, r1
 8005544:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800554c:	2b00      	cmp	r3, #0
 800554e:	d012      	beq.n	8005576 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005558:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	3360      	adds	r3, #96	@ 0x60
 8005564:	443b      	add	r3, r7
 8005566:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800556a:	021a      	lsls	r2, r3, #8
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	430a      	orrs	r2, r1
 8005572:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a11      	ldr	r2, [pc, #68]	@ (80055c0 <HAL_FDCAN_Init+0x3b8>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d107      	bne.n	8005590 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	689a      	ldr	r2, [r3, #8]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f022 0203 	bic.w	r2, r2, #3
 800558e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 f80b 	bl	80055c4 <FDCAN_CalcultateRamBlockAddresses>
 80055ae:	4603      	mov	r3, r0
 80055b0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80055b4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3760      	adds	r7, #96	@ 0x60
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	4000a000 	.word	0x4000a000

080055c4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055d0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80055da:	4ba7      	ldr	r3, [pc, #668]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80055dc:	4013      	ands	r3, r2
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	0091      	lsls	r1, r2, #2
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6812      	ldr	r2, [r2, #0]
 80055e6:	430b      	orrs	r3, r1
 80055e8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055f4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fc:	041a      	lsls	r2, r3, #16
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	4413      	add	r3, r2
 8005610:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800561a:	4b97      	ldr	r3, [pc, #604]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800561c:	4013      	ands	r3, r2
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	0091      	lsls	r1, r2, #2
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	6812      	ldr	r2, [r2, #0]
 8005626:	430b      	orrs	r3, r1
 8005628:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005634:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800563c:	041a      	lsls	r2, r3, #16
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4413      	add	r3, r2
 8005652:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800565c:	4b86      	ldr	r3, [pc, #536]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800565e:	4013      	ands	r3, r2
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	0091      	lsls	r1, r2, #2
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	6812      	ldr	r2, [r2, #0]
 8005668:	430b      	orrs	r3, r1
 800566a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005676:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567e:	041a      	lsls	r2, r3, #16
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	430a      	orrs	r2, r1
 8005686:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005692:	fb02 f303 	mul.w	r3, r2, r3
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	4413      	add	r3, r2
 800569a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80056a4:	4b74      	ldr	r3, [pc, #464]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80056a6:	4013      	ands	r3, r2
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	0091      	lsls	r1, r2, #2
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	6812      	ldr	r2, [r2, #0]
 80056b0:	430b      	orrs	r3, r1
 80056b2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80056be:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056c6:	041a      	lsls	r2, r3, #16
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80056da:	fb02 f303 	mul.w	r3, r2, r3
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	4413      	add	r3, r2
 80056e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80056ec:	4b62      	ldr	r3, [pc, #392]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80056ee:	4013      	ands	r3, r2
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	0091      	lsls	r1, r2, #2
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6812      	ldr	r2, [r2, #0]
 80056f8:	430b      	orrs	r3, r1
 80056fa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005706:	fb02 f303 	mul.w	r3, r2, r3
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	4413      	add	r3, r2
 800570e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005718:	4b57      	ldr	r3, [pc, #348]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800571a:	4013      	ands	r3, r2
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	0091      	lsls	r1, r2, #2
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	6812      	ldr	r2, [r2, #0]
 8005724:	430b      	orrs	r3, r1
 8005726:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005732:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800573a:	041a      	lsls	r2, r3, #16
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	4413      	add	r3, r2
 8005750:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800575a:	4b47      	ldr	r3, [pc, #284]	@ (8005878 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800575c:	4013      	ands	r3, r2
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	0091      	lsls	r1, r2, #2
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6812      	ldr	r2, [r2, #0]
 8005766:	430b      	orrs	r3, r1
 8005768:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005774:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800577c:	041a      	lsls	r2, r3, #16
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005790:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005798:	061a      	lsls	r2, r3, #24
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057a8:	4b34      	ldr	r3, [pc, #208]	@ (800587c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80057aa:	4413      	add	r3, r2
 80057ac:	009a      	lsls	r2, r3, #2
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	441a      	add	r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ca:	00db      	lsls	r3, r3, #3
 80057cc:	441a      	add	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80057de:	fb01 f303 	mul.w	r3, r1, r3
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	441a      	add	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f2:	6879      	ldr	r1, [r7, #4]
 80057f4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80057f6:	fb01 f303 	mul.w	r3, r1, r3
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	441a      	add	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800580e:	fb01 f303 	mul.w	r3, r1, r3
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	441a      	add	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005826:	00db      	lsls	r3, r3, #3
 8005828:	441a      	add	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800583a:	6879      	ldr	r1, [r7, #4]
 800583c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800583e:	fb01 f303 	mul.w	r3, r1, r3
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	441a      	add	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005856:	6879      	ldr	r1, [r7, #4]
 8005858:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800585a:	fb01 f303 	mul.w	r3, r1, r3
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	441a      	add	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800586e:	4a04      	ldr	r2, [pc, #16]	@ (8005880 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d915      	bls.n	80058a0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005874:	e006      	b.n	8005884 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005876:	bf00      	nop
 8005878:	ffff0003 	.word	0xffff0003
 800587c:	10002b00 	.word	0x10002b00
 8005880:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800588a:	f043 0220 	orr.w	r2, r3, #32
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2203      	movs	r2, #3
 8005898:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e010      	b.n	80058c2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058a4:	60fb      	str	r3, [r7, #12]
 80058a6:	e005      	b.n	80058b4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3304      	adds	r3, #4
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d3f3      	bcc.n	80058a8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop

080058d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b089      	sub	sp, #36	@ 0x24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80058da:	2300      	movs	r3, #0
 80058dc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80058de:	4b89      	ldr	r3, [pc, #548]	@ (8005b04 <HAL_GPIO_Init+0x234>)
 80058e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80058e2:	e194      	b.n	8005c0e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	2101      	movs	r1, #1
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	4013      	ands	r3, r2
 80058f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 8186 	beq.w	8005c08 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	f003 0303 	and.w	r3, r3, #3
 8005904:	2b01      	cmp	r3, #1
 8005906:	d005      	beq.n	8005914 <HAL_GPIO_Init+0x44>
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f003 0303 	and.w	r3, r3, #3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d130      	bne.n	8005976 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	2203      	movs	r2, #3
 8005920:	fa02 f303 	lsl.w	r3, r2, r3
 8005924:	43db      	mvns	r3, r3
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	4013      	ands	r3, r2
 800592a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	68da      	ldr	r2, [r3, #12]
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	4313      	orrs	r3, r2
 800593c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800594a:	2201      	movs	r2, #1
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	43db      	mvns	r3, r3
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	4013      	ands	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	091b      	lsrs	r3, r3, #4
 8005960:	f003 0201 	and.w	r2, r3, #1
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	fa02 f303 	lsl.w	r3, r2, r3
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4313      	orrs	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	69ba      	ldr	r2, [r7, #24]
 8005974:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f003 0303 	and.w	r3, r3, #3
 800597e:	2b03      	cmp	r3, #3
 8005980:	d017      	beq.n	80059b2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	2203      	movs	r2, #3
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4013      	ands	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	fa02 f303 	lsl.w	r3, r2, r3
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	69ba      	ldr	r2, [r7, #24]
 80059b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	f003 0303 	and.w	r3, r3, #3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d123      	bne.n	8005a06 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	08da      	lsrs	r2, r3, #3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3208      	adds	r2, #8
 80059c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	220f      	movs	r2, #15
 80059d6:	fa02 f303 	lsl.w	r3, r2, r3
 80059da:	43db      	mvns	r3, r3
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	4013      	ands	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	691a      	ldr	r2, [r3, #16]
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	08da      	lsrs	r2, r3, #3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	3208      	adds	r2, #8
 8005a00:	69b9      	ldr	r1, [r7, #24]
 8005a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	2203      	movs	r2, #3
 8005a12:	fa02 f303 	lsl.w	r3, r2, r3
 8005a16:	43db      	mvns	r3, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f003 0203 	and.w	r2, r3, #3
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	69ba      	ldr	r2, [r7, #24]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f000 80e0 	beq.w	8005c08 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a48:	4b2f      	ldr	r3, [pc, #188]	@ (8005b08 <HAL_GPIO_Init+0x238>)
 8005a4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a4e:	4a2e      	ldr	r2, [pc, #184]	@ (8005b08 <HAL_GPIO_Init+0x238>)
 8005a50:	f043 0302 	orr.w	r3, r3, #2
 8005a54:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005a58:	4b2b      	ldr	r3, [pc, #172]	@ (8005b08 <HAL_GPIO_Init+0x238>)
 8005a5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a66:	4a29      	ldr	r2, [pc, #164]	@ (8005b0c <HAL_GPIO_Init+0x23c>)
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	089b      	lsrs	r3, r3, #2
 8005a6c:	3302      	adds	r3, #2
 8005a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	f003 0303 	and.w	r3, r3, #3
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	220f      	movs	r2, #15
 8005a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a82:	43db      	mvns	r3, r3
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	4013      	ands	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a20      	ldr	r2, [pc, #128]	@ (8005b10 <HAL_GPIO_Init+0x240>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d052      	beq.n	8005b38 <HAL_GPIO_Init+0x268>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a1f      	ldr	r2, [pc, #124]	@ (8005b14 <HAL_GPIO_Init+0x244>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d031      	beq.n	8005afe <HAL_GPIO_Init+0x22e>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8005b18 <HAL_GPIO_Init+0x248>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d02b      	beq.n	8005afa <HAL_GPIO_Init+0x22a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b1c <HAL_GPIO_Init+0x24c>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d025      	beq.n	8005af6 <HAL_GPIO_Init+0x226>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a1c      	ldr	r2, [pc, #112]	@ (8005b20 <HAL_GPIO_Init+0x250>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d01f      	beq.n	8005af2 <HAL_GPIO_Init+0x222>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b24 <HAL_GPIO_Init+0x254>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d019      	beq.n	8005aee <HAL_GPIO_Init+0x21e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a1a      	ldr	r2, [pc, #104]	@ (8005b28 <HAL_GPIO_Init+0x258>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d013      	beq.n	8005aea <HAL_GPIO_Init+0x21a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a19      	ldr	r2, [pc, #100]	@ (8005b2c <HAL_GPIO_Init+0x25c>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d00d      	beq.n	8005ae6 <HAL_GPIO_Init+0x216>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a18      	ldr	r2, [pc, #96]	@ (8005b30 <HAL_GPIO_Init+0x260>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d007      	beq.n	8005ae2 <HAL_GPIO_Init+0x212>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a17      	ldr	r2, [pc, #92]	@ (8005b34 <HAL_GPIO_Init+0x264>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d101      	bne.n	8005ade <HAL_GPIO_Init+0x20e>
 8005ada:	2309      	movs	r3, #9
 8005adc:	e02d      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005ade:	230a      	movs	r3, #10
 8005ae0:	e02b      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005ae2:	2308      	movs	r3, #8
 8005ae4:	e029      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005ae6:	2307      	movs	r3, #7
 8005ae8:	e027      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005aea:	2306      	movs	r3, #6
 8005aec:	e025      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005aee:	2305      	movs	r3, #5
 8005af0:	e023      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005af2:	2304      	movs	r3, #4
 8005af4:	e021      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005af6:	2303      	movs	r3, #3
 8005af8:	e01f      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005afa:	2302      	movs	r3, #2
 8005afc:	e01d      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e01b      	b.n	8005b3a <HAL_GPIO_Init+0x26a>
 8005b02:	bf00      	nop
 8005b04:	58000080 	.word	0x58000080
 8005b08:	58024400 	.word	0x58024400
 8005b0c:	58000400 	.word	0x58000400
 8005b10:	58020000 	.word	0x58020000
 8005b14:	58020400 	.word	0x58020400
 8005b18:	58020800 	.word	0x58020800
 8005b1c:	58020c00 	.word	0x58020c00
 8005b20:	58021000 	.word	0x58021000
 8005b24:	58021400 	.word	0x58021400
 8005b28:	58021800 	.word	0x58021800
 8005b2c:	58021c00 	.word	0x58021c00
 8005b30:	58022000 	.word	0x58022000
 8005b34:	58022400 	.word	0x58022400
 8005b38:	2300      	movs	r3, #0
 8005b3a:	69fa      	ldr	r2, [r7, #28]
 8005b3c:	f002 0203 	and.w	r2, r2, #3
 8005b40:	0092      	lsls	r2, r2, #2
 8005b42:	4093      	lsls	r3, r2
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b4a:	4938      	ldr	r1, [pc, #224]	@ (8005c2c <HAL_GPIO_Init+0x35c>)
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	089b      	lsrs	r3, r3, #2
 8005b50:	3302      	adds	r3, #2
 8005b52:	69ba      	ldr	r2, [r7, #24]
 8005b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005b7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005b86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	43db      	mvns	r3, r3
 8005b92:	69ba      	ldr	r2, [r7, #24]
 8005b94:	4013      	ands	r3, r2
 8005b96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d003      	beq.n	8005bac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005bac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	43db      	mvns	r3, r3
 8005bbe:	69ba      	ldr	r2, [r7, #24]
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	43db      	mvns	r3, r3
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	4013      	ands	r3, r2
 8005bec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	fa22 f303 	lsr.w	r3, r2, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f47f ae63 	bne.w	80058e4 <HAL_GPIO_Init+0x14>
  }
}
 8005c1e:	bf00      	nop
 8005c20:	bf00      	nop
 8005c22:	3724      	adds	r7, #36	@ 0x24
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	58000400 	.word	0x58000400

08005c30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	807b      	strh	r3, [r7, #2]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c40:	787b      	ldrb	r3, [r7, #1]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c46:	887a      	ldrh	r2, [r7, #2]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005c4c:	e003      	b.n	8005c56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005c4e:	887b      	ldrh	r3, [r7, #2]
 8005c50:	041a      	lsls	r2, r3, #16
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	619a      	str	r2, [r3, #24]
}
 8005c56:	bf00      	nop
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
	...

08005c64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e07f      	b.n	8005d76 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d106      	bne.n	8005c90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fc fd22 	bl	80026d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2224      	movs	r2, #36	@ 0x24
 8005c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0201 	bic.w	r2, r2, #1
 8005ca6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005cb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689a      	ldr	r2, [r3, #8]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005cc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d107      	bne.n	8005cde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689a      	ldr	r2, [r3, #8]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005cda:	609a      	str	r2, [r3, #8]
 8005cdc:	e006      	b.n	8005cec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005cea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d104      	bne.n	8005cfe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005cfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6859      	ldr	r1, [r3, #4]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	4b1d      	ldr	r3, [pc, #116]	@ (8005d80 <HAL_I2C_Init+0x11c>)
 8005d0a:	430b      	orrs	r3, r1
 8005d0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691a      	ldr	r2, [r3, #16]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	69d9      	ldr	r1, [r3, #28]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a1a      	ldr	r2, [r3, #32]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	430a      	orrs	r2, r1
 8005d46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f042 0201 	orr.w	r2, r2, #1
 8005d56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3708      	adds	r7, #8
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	02008000 	.word	0x02008000

08005d84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b088      	sub	sp, #32
 8005d88:	af02      	add	r7, sp, #8
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	4608      	mov	r0, r1
 8005d8e:	4611      	mov	r1, r2
 8005d90:	461a      	mov	r2, r3
 8005d92:	4603      	mov	r3, r0
 8005d94:	817b      	strh	r3, [r7, #10]
 8005d96:	460b      	mov	r3, r1
 8005d98:	813b      	strh	r3, [r7, #8]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b20      	cmp	r3, #32
 8005da8:	f040 80f9 	bne.w	8005f9e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dac:	6a3b      	ldr	r3, [r7, #32]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <HAL_I2C_Mem_Write+0x34>
 8005db2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d105      	bne.n	8005dc4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dbe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e0ed      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_I2C_Mem_Write+0x4e>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e0e6      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005dda:	f7fd fc19 	bl	8003610 <HAL_GetTick>
 8005dde:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	2319      	movs	r3, #25
 8005de6:	2201      	movs	r2, #1
 8005de8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 fbcb 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e0d1      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2221      	movs	r2, #33	@ 0x21
 8005e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2240      	movs	r2, #64	@ 0x40
 8005e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a3a      	ldr	r2, [r7, #32]
 8005e16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e24:	88f8      	ldrh	r0, [r7, #6]
 8005e26:	893a      	ldrh	r2, [r7, #8]
 8005e28:	8979      	ldrh	r1, [r7, #10]
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	9301      	str	r3, [sp, #4]
 8005e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	4603      	mov	r3, r0
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f000 fadb 	bl	80063f0 <I2C_RequestMemoryWrite>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d005      	beq.n	8005e4c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e0a9      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	2bff      	cmp	r3, #255	@ 0xff
 8005e54:	d90e      	bls.n	8005e74 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	22ff      	movs	r2, #255	@ 0xff
 8005e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	8979      	ldrh	r1, [r7, #10]
 8005e64:	2300      	movs	r3, #0
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 fd45 	bl	80068fc <I2C_TransferConfig>
 8005e72:	e00f      	b.n	8005e94 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e82:	b2da      	uxtb	r2, r3
 8005e84:	8979      	ldrh	r1, [r7, #10]
 8005e86:	2300      	movs	r3, #0
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f000 fd34 	bl	80068fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 fbc4 	bl	8006626 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d001      	beq.n	8005ea8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e07b      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eac:	781a      	ldrb	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d034      	beq.n	8005f4c <HAL_I2C_Mem_Write+0x1c8>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d130      	bne.n	8005f4c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	2180      	movs	r1, #128	@ 0x80
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f000 fb47 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e04d      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2bff      	cmp	r3, #255	@ 0xff
 8005f0c:	d90e      	bls.n	8005f2c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	22ff      	movs	r2, #255	@ 0xff
 8005f12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	8979      	ldrh	r1, [r7, #10]
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 fce9 	bl	80068fc <I2C_TransferConfig>
 8005f2a:	e00f      	b.n	8005f4c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	8979      	ldrh	r1, [r7, #10]
 8005f3e:	2300      	movs	r3, #0
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 fcd8 	bl	80068fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d19e      	bne.n	8005e94 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 fbaa 	bl	80066b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e01a      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2220      	movs	r2, #32
 8005f70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6859      	ldr	r1, [r3, #4]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa8 <HAL_I2C_Mem_Write+0x224>)
 8005f7e:	400b      	ands	r3, r1
 8005f80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	e000      	b.n	8005fa0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005f9e:	2302      	movs	r3, #2
  }
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3718      	adds	r7, #24
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	fe00e800 	.word	0xfe00e800

08005fac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af02      	add	r7, sp, #8
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	4608      	mov	r0, r1
 8005fb6:	4611      	mov	r1, r2
 8005fb8:	461a      	mov	r2, r3
 8005fba:	4603      	mov	r3, r0
 8005fbc:	817b      	strh	r3, [r7, #10]
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	813b      	strh	r3, [r7, #8]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b20      	cmp	r3, #32
 8005fd0:	f040 80fd 	bne.w	80061ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <HAL_I2C_Mem_Read+0x34>
 8005fda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d105      	bne.n	8005fec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fe6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e0f1      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d101      	bne.n	8005ffa <HAL_I2C_Mem_Read+0x4e>
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e0ea      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006002:	f7fd fb05 	bl	8003610 <HAL_GetTick>
 8006006:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	2319      	movs	r3, #25
 800600e:	2201      	movs	r2, #1
 8006010:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006014:	68f8      	ldr	r0, [r7, #12]
 8006016:	f000 fab7 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d001      	beq.n	8006024 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e0d5      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2222      	movs	r2, #34	@ 0x22
 8006028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2240      	movs	r2, #64	@ 0x40
 8006030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a3a      	ldr	r2, [r7, #32]
 800603e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006044:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800604c:	88f8      	ldrh	r0, [r7, #6]
 800604e:	893a      	ldrh	r2, [r7, #8]
 8006050:	8979      	ldrh	r1, [r7, #10]
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	9301      	str	r3, [sp, #4]
 8006056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	4603      	mov	r3, r0
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 fa1b 	bl	8006498 <I2C_RequestMemoryRead>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d005      	beq.n	8006074 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e0ad      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006078:	b29b      	uxth	r3, r3
 800607a:	2bff      	cmp	r3, #255	@ 0xff
 800607c:	d90e      	bls.n	800609c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	22ff      	movs	r2, #255	@ 0xff
 8006082:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006088:	b2da      	uxtb	r2, r3
 800608a:	8979      	ldrh	r1, [r7, #10]
 800608c:	4b52      	ldr	r3, [pc, #328]	@ (80061d8 <HAL_I2C_Mem_Read+0x22c>)
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	f000 fc31 	bl	80068fc <I2C_TransferConfig>
 800609a:	e00f      	b.n	80060bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	8979      	ldrh	r1, [r7, #10]
 80060ae:	4b4a      	ldr	r3, [pc, #296]	@ (80061d8 <HAL_I2C_Mem_Read+0x22c>)
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	f000 fc20 	bl	80068fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c2:	2200      	movs	r2, #0
 80060c4:	2104      	movs	r1, #4
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 fa5e 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e07c      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	b2d2      	uxtb	r2, r2
 80060e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	1c5a      	adds	r2, r3, #1
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f2:	3b01      	subs	r3, #1
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060fe:	b29b      	uxth	r3, r3
 8006100:	3b01      	subs	r3, #1
 8006102:	b29a      	uxth	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610c:	b29b      	uxth	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d034      	beq.n	800617c <HAL_I2C_Mem_Read+0x1d0>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006116:	2b00      	cmp	r3, #0
 8006118:	d130      	bne.n	800617c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006120:	2200      	movs	r2, #0
 8006122:	2180      	movs	r1, #128	@ 0x80
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f000 fa2f 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d001      	beq.n	8006134 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e04d      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006138:	b29b      	uxth	r3, r3
 800613a:	2bff      	cmp	r3, #255	@ 0xff
 800613c:	d90e      	bls.n	800615c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	22ff      	movs	r2, #255	@ 0xff
 8006142:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006148:	b2da      	uxtb	r2, r3
 800614a:	8979      	ldrh	r1, [r7, #10]
 800614c:	2300      	movs	r3, #0
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 fbd1 	bl	80068fc <I2C_TransferConfig>
 800615a:	e00f      	b.n	800617c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800616a:	b2da      	uxtb	r2, r3
 800616c:	8979      	ldrh	r1, [r7, #10]
 800616e:	2300      	movs	r3, #0
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f000 fbc0 	bl	80068fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006180:	b29b      	uxth	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d19a      	bne.n	80060bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 fa92 	bl	80066b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e01a      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2220      	movs	r2, #32
 80061a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6859      	ldr	r1, [r3, #4]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	4b0b      	ldr	r3, [pc, #44]	@ (80061dc <HAL_I2C_Mem_Read+0x230>)
 80061ae:	400b      	ands	r3, r1
 80061b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2220      	movs	r2, #32
 80061b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	e000      	b.n	80061d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80061ce:	2302      	movs	r3, #2
  }
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3718      	adds	r7, #24
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	80002400 	.word	0x80002400
 80061dc:	fe00e800 	.word	0xfe00e800

080061e0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b08a      	sub	sp, #40	@ 0x28
 80061e4:	af02      	add	r7, sp, #8
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	607a      	str	r2, [r7, #4]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	460b      	mov	r3, r1
 80061ee:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80061f0:	2300      	movs	r3, #0
 80061f2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b20      	cmp	r3, #32
 80061fe:	f040 80ef 	bne.w	80063e0 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800620c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006210:	d101      	bne.n	8006216 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006212:	2302      	movs	r3, #2
 8006214:	e0e5      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_I2C_IsDeviceReady+0x44>
 8006220:	2302      	movs	r3, #2
 8006222:	e0de      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2224      	movs	r2, #36	@ 0x24
 8006230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d105      	bne.n	800624e <HAL_I2C_IsDeviceReady+0x6e>
 8006242:	897b      	ldrh	r3, [r7, #10]
 8006244:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006248:	4b68      	ldr	r3, [pc, #416]	@ (80063ec <HAL_I2C_IsDeviceReady+0x20c>)
 800624a:	4313      	orrs	r3, r2
 800624c:	e004      	b.n	8006258 <HAL_I2C_IsDeviceReady+0x78>
 800624e:	897b      	ldrh	r3, [r7, #10]
 8006250:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006254:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	6812      	ldr	r2, [r2, #0]
 800625c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800625e:	f7fd f9d7 	bl	8003610 <HAL_GetTick>
 8006262:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b20      	cmp	r3, #32
 8006270:	bf0c      	ite	eq
 8006272:	2301      	moveq	r3, #1
 8006274:	2300      	movne	r3, #0
 8006276:	b2db      	uxtb	r3, r3
 8006278:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	f003 0310 	and.w	r3, r3, #16
 8006284:	2b10      	cmp	r3, #16
 8006286:	bf0c      	ite	eq
 8006288:	2301      	moveq	r3, #1
 800628a:	2300      	movne	r3, #0
 800628c:	b2db      	uxtb	r3, r3
 800628e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006290:	e034      	b.n	80062fc <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006298:	d01a      	beq.n	80062d0 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800629a:	f7fd f9b9 	bl	8003610 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d302      	bcc.n	80062b0 <HAL_I2C_IsDeviceReady+0xd0>
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10f      	bne.n	80062d0 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2220      	movs	r2, #32
 80062b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062bc:	f043 0220 	orr.w	r2, r3, #32
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e088      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	f003 0320 	and.w	r3, r3, #32
 80062da:	2b20      	cmp	r3, #32
 80062dc:	bf0c      	ite	eq
 80062de:	2301      	moveq	r3, #1
 80062e0:	2300      	movne	r3, #0
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	f003 0310 	and.w	r3, r3, #16
 80062f0:	2b10      	cmp	r3, #16
 80062f2:	bf0c      	ite	eq
 80062f4:	2301      	moveq	r3, #1
 80062f6:	2300      	movne	r3, #0
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80062fc:	7ffb      	ldrb	r3, [r7, #31]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d102      	bne.n	8006308 <HAL_I2C_IsDeviceReady+0x128>
 8006302:	7fbb      	ldrb	r3, [r7, #30]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0c4      	beq.n	8006292 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	f003 0310 	and.w	r3, r3, #16
 8006312:	2b10      	cmp	r3, #16
 8006314:	d01a      	beq.n	800634c <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	2200      	movs	r2, #0
 800631e:	2120      	movs	r1, #32
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 f931 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d001      	beq.n	8006330 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e058      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2220      	movs	r2, #32
 8006336:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2220      	movs	r2, #32
 800633c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2200      	movs	r2, #0
 8006344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8006348:	2300      	movs	r3, #0
 800634a:	e04a      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	2200      	movs	r2, #0
 8006354:	2120      	movs	r1, #32
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 f916 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d001      	beq.n	8006366 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e03d      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2210      	movs	r2, #16
 800636c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2220      	movs	r2, #32
 8006374:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	429a      	cmp	r2, r3
 800637c:	d118      	bne.n	80063b0 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	685a      	ldr	r2, [r3, #4]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800638c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2200      	movs	r2, #0
 8006396:	2120      	movs	r1, #32
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f000 f8f5 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 800639e:	4603      	mov	r3, r0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d001      	beq.n	80063a8 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e01c      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2220      	movs	r2, #32
 80063ae:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	3301      	adds	r3, #1
 80063b4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	f63f af3d 	bhi.w	800623a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063cc:	f043 0220 	orr.w	r2, r3, #32
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e000      	b.n	80063e2 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 80063e0:	2302      	movs	r3, #2
  }
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3720      	adds	r7, #32
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	02002000 	.word	0x02002000

080063f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	4608      	mov	r0, r1
 80063fa:	4611      	mov	r1, r2
 80063fc:	461a      	mov	r2, r3
 80063fe:	4603      	mov	r3, r0
 8006400:	817b      	strh	r3, [r7, #10]
 8006402:	460b      	mov	r3, r1
 8006404:	813b      	strh	r3, [r7, #8]
 8006406:	4613      	mov	r3, r2
 8006408:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800640a:	88fb      	ldrh	r3, [r7, #6]
 800640c:	b2da      	uxtb	r2, r3
 800640e:	8979      	ldrh	r1, [r7, #10]
 8006410:	4b20      	ldr	r3, [pc, #128]	@ (8006494 <I2C_RequestMemoryWrite+0xa4>)
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fa6f 	bl	80068fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800641e:	69fa      	ldr	r2, [r7, #28]
 8006420:	69b9      	ldr	r1, [r7, #24]
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f000 f8ff 	bl	8006626 <I2C_WaitOnTXISFlagUntilTimeout>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d001      	beq.n	8006432 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e02c      	b.n	800648c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006432:	88fb      	ldrh	r3, [r7, #6]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d105      	bne.n	8006444 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006438:	893b      	ldrh	r3, [r7, #8]
 800643a:	b2da      	uxtb	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	629a      	str	r2, [r3, #40]	@ 0x28
 8006442:	e015      	b.n	8006470 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006444:	893b      	ldrh	r3, [r7, #8]
 8006446:	0a1b      	lsrs	r3, r3, #8
 8006448:	b29b      	uxth	r3, r3
 800644a:	b2da      	uxtb	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006452:	69fa      	ldr	r2, [r7, #28]
 8006454:	69b9      	ldr	r1, [r7, #24]
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f000 f8e5 	bl	8006626 <I2C_WaitOnTXISFlagUntilTimeout>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e012      	b.n	800648c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006466:	893b      	ldrh	r3, [r7, #8]
 8006468:	b2da      	uxtb	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	2200      	movs	r2, #0
 8006478:	2180      	movs	r1, #128	@ 0x80
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	f000 f884 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e000      	b.n	800648c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	80002000 	.word	0x80002000

08006498 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af02      	add	r7, sp, #8
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	4608      	mov	r0, r1
 80064a2:	4611      	mov	r1, r2
 80064a4:	461a      	mov	r2, r3
 80064a6:	4603      	mov	r3, r0
 80064a8:	817b      	strh	r3, [r7, #10]
 80064aa:	460b      	mov	r3, r1
 80064ac:	813b      	strh	r3, [r7, #8]
 80064ae:	4613      	mov	r3, r2
 80064b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80064b2:	88fb      	ldrh	r3, [r7, #6]
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	8979      	ldrh	r1, [r7, #10]
 80064b8:	4b20      	ldr	r3, [pc, #128]	@ (800653c <I2C_RequestMemoryRead+0xa4>)
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	2300      	movs	r3, #0
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 fa1c 	bl	80068fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064c4:	69fa      	ldr	r2, [r7, #28]
 80064c6:	69b9      	ldr	r1, [r7, #24]
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 f8ac 	bl	8006626 <I2C_WaitOnTXISFlagUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e02c      	b.n	8006532 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064d8:	88fb      	ldrh	r3, [r7, #6]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d105      	bne.n	80064ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064de:	893b      	ldrh	r3, [r7, #8]
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80064e8:	e015      	b.n	8006516 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80064ea:	893b      	ldrh	r3, [r7, #8]
 80064ec:	0a1b      	lsrs	r3, r3, #8
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	b2da      	uxtb	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064f8:	69fa      	ldr	r2, [r7, #28]
 80064fa:	69b9      	ldr	r1, [r7, #24]
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f000 f892 	bl	8006626 <I2C_WaitOnTXISFlagUntilTimeout>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d001      	beq.n	800650c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e012      	b.n	8006532 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800650c:	893b      	ldrh	r3, [r7, #8]
 800650e:	b2da      	uxtb	r2, r3
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	2200      	movs	r2, #0
 800651e:	2140      	movs	r1, #64	@ 0x40
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	f000 f831 	bl	8006588 <I2C_WaitOnFlagUntilTimeout>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d001      	beq.n	8006530 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e000      	b.n	8006532 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	80002000 	.word	0x80002000

08006540 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699b      	ldr	r3, [r3, #24]
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b02      	cmp	r3, #2
 8006554:	d103      	bne.n	800655e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2200      	movs	r2, #0
 800655c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	699b      	ldr	r3, [r3, #24]
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	2b01      	cmp	r3, #1
 800656a:	d007      	beq.n	800657c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	699a      	ldr	r2, [r3, #24]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f042 0201 	orr.w	r2, r2, #1
 800657a:	619a      	str	r2, [r3, #24]
  }
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	4613      	mov	r3, r2
 8006596:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006598:	e031      	b.n	80065fe <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065a0:	d02d      	beq.n	80065fe <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065a2:	f7fd f835 	bl	8003610 <HAL_GetTick>
 80065a6:	4602      	mov	r2, r0
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	1ad3      	subs	r3, r2, r3
 80065ac:	683a      	ldr	r2, [r7, #0]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d302      	bcc.n	80065b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d122      	bne.n	80065fe <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	699a      	ldr	r2, [r3, #24]
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	4013      	ands	r3, r2
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	bf0c      	ite	eq
 80065c8:	2301      	moveq	r3, #1
 80065ca:	2300      	movne	r3, #0
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	461a      	mov	r2, r3
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d113      	bne.n	80065fe <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065da:	f043 0220 	orr.w	r2, r3, #32
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e00f      	b.n	800661e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	699a      	ldr	r2, [r3, #24]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	4013      	ands	r3, r2
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	429a      	cmp	r2, r3
 800660c:	bf0c      	ite	eq
 800660e:	2301      	moveq	r3, #1
 8006610:	2300      	movne	r3, #0
 8006612:	b2db      	uxtb	r3, r3
 8006614:	461a      	mov	r2, r3
 8006616:	79fb      	ldrb	r3, [r7, #7]
 8006618:	429a      	cmp	r2, r3
 800661a:	d0be      	beq.n	800659a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b084      	sub	sp, #16
 800662a:	af00      	add	r7, sp, #0
 800662c:	60f8      	str	r0, [r7, #12]
 800662e:	60b9      	str	r1, [r7, #8]
 8006630:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006632:	e033      	b.n	800669c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	68b9      	ldr	r1, [r7, #8]
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f87f 	bl	800673c <I2C_IsErrorOccurred>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d001      	beq.n	8006648 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e031      	b.n	80066ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664e:	d025      	beq.n	800669c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006650:	f7fc ffde 	bl	8003610 <HAL_GetTick>
 8006654:	4602      	mov	r2, r0
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	429a      	cmp	r2, r3
 800665e:	d302      	bcc.n	8006666 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d11a      	bne.n	800669c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	f003 0302 	and.w	r3, r3, #2
 8006670:	2b02      	cmp	r3, #2
 8006672:	d013      	beq.n	800669c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006678:	f043 0220 	orr.w	r2, r3, #32
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e007      	b.n	80066ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d1c4      	bne.n	8006634 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066c0:	e02f      	b.n	8006722 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	68b9      	ldr	r1, [r7, #8]
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f000 f838 	bl	800673c <I2C_IsErrorOccurred>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e02d      	b.n	8006732 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066d6:	f7fc ff9b 	bl	8003610 <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d302      	bcc.n	80066ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d11a      	bne.n	8006722 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f003 0320 	and.w	r3, r3, #32
 80066f6:	2b20      	cmp	r3, #32
 80066f8:	d013      	beq.n	8006722 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066fe:	f043 0220 	orr.w	r2, r3, #32
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2220      	movs	r2, #32
 800670a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e007      	b.n	8006732 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	f003 0320 	and.w	r3, r3, #32
 800672c:	2b20      	cmp	r3, #32
 800672e:	d1c8      	bne.n	80066c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
	...

0800673c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b08a      	sub	sp, #40	@ 0x28
 8006740:	af00      	add	r7, sp, #0
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006748:	2300      	movs	r3, #0
 800674a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006756:	2300      	movs	r3, #0
 8006758:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	2b00      	cmp	r3, #0
 8006766:	d068      	beq.n	800683a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2210      	movs	r2, #16
 800676e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006770:	e049      	b.n	8006806 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006778:	d045      	beq.n	8006806 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800677a:	f7fc ff49 	bl	8003610 <HAL_GetTick>
 800677e:	4602      	mov	r2, r0
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	429a      	cmp	r2, r3
 8006788:	d302      	bcc.n	8006790 <I2C_IsErrorOccurred+0x54>
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d13a      	bne.n	8006806 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800679a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699b      	ldr	r3, [r3, #24]
 80067aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067b2:	d121      	bne.n	80067f8 <I2C_IsErrorOccurred+0xbc>
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067ba:	d01d      	beq.n	80067f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80067bc:	7cfb      	ldrb	r3, [r7, #19]
 80067be:	2b20      	cmp	r3, #32
 80067c0:	d01a      	beq.n	80067f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80067d2:	f7fc ff1d 	bl	8003610 <HAL_GetTick>
 80067d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067d8:	e00e      	b.n	80067f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80067da:	f7fc ff19 	bl	8003610 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	2b19      	cmp	r3, #25
 80067e6:	d907      	bls.n	80067f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80067e8:	6a3b      	ldr	r3, [r7, #32]
 80067ea:	f043 0320 	orr.w	r3, r3, #32
 80067ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80067f6:	e006      	b.n	8006806 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	f003 0320 	and.w	r3, r3, #32
 8006802:	2b20      	cmp	r3, #32
 8006804:	d1e9      	bne.n	80067da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	f003 0320 	and.w	r3, r3, #32
 8006810:	2b20      	cmp	r3, #32
 8006812:	d003      	beq.n	800681c <I2C_IsErrorOccurred+0xe0>
 8006814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006818:	2b00      	cmp	r3, #0
 800681a:	d0aa      	beq.n	8006772 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800681c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006820:	2b00      	cmp	r3, #0
 8006822:	d103      	bne.n	800682c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2220      	movs	r2, #32
 800682a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	f043 0304 	orr.w	r3, r3, #4
 8006832:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	699b      	ldr	r3, [r3, #24]
 8006840:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00b      	beq.n	8006864 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800684c:	6a3b      	ldr	r3, [r7, #32]
 800684e:	f043 0301 	orr.w	r3, r3, #1
 8006852:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800685c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00b      	beq.n	8006886 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	f043 0308 	orr.w	r3, r3, #8
 8006874:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800687e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00b      	beq.n	80068a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006890:	6a3b      	ldr	r3, [r7, #32]
 8006892:	f043 0302 	orr.w	r3, r3, #2
 8006896:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80068a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d01c      	beq.n	80068ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f7ff fe45 	bl	8006540 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6859      	ldr	r1, [r3, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	4b0d      	ldr	r3, [pc, #52]	@ (80068f8 <I2C_IsErrorOccurred+0x1bc>)
 80068c2:	400b      	ands	r3, r1
 80068c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	431a      	orrs	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80068ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3728      	adds	r7, #40	@ 0x28
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	fe00e800 	.word	0xfe00e800

080068fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	607b      	str	r3, [r7, #4]
 8006906:	460b      	mov	r3, r1
 8006908:	817b      	strh	r3, [r7, #10]
 800690a:	4613      	mov	r3, r2
 800690c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800690e:	897b      	ldrh	r3, [r7, #10]
 8006910:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006914:	7a7b      	ldrb	r3, [r7, #9]
 8006916:	041b      	lsls	r3, r3, #16
 8006918:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800691c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006922:	6a3b      	ldr	r3, [r7, #32]
 8006924:	4313      	orrs	r3, r2
 8006926:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800692a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	6a3b      	ldr	r3, [r7, #32]
 8006934:	0d5b      	lsrs	r3, r3, #21
 8006936:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800693a:	4b08      	ldr	r3, [pc, #32]	@ (800695c <I2C_TransferConfig+0x60>)
 800693c:	430b      	orrs	r3, r1
 800693e:	43db      	mvns	r3, r3
 8006940:	ea02 0103 	and.w	r1, r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	430a      	orrs	r2, r1
 800694c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800694e:	bf00      	nop
 8006950:	371c      	adds	r7, #28
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	03ff63ff 	.word	0x03ff63ff

08006960 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b20      	cmp	r3, #32
 8006974:	d138      	bne.n	80069e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800697c:	2b01      	cmp	r3, #1
 800697e:	d101      	bne.n	8006984 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006980:	2302      	movs	r3, #2
 8006982:	e032      	b.n	80069ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2224      	movs	r2, #36	@ 0x24
 8006990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f022 0201 	bic.w	r2, r2, #1
 80069a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80069b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6819      	ldr	r1, [r3, #0]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	683a      	ldr	r2, [r7, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f042 0201 	orr.w	r2, r2, #1
 80069d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2220      	movs	r2, #32
 80069d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80069e4:	2300      	movs	r3, #0
 80069e6:	e000      	b.n	80069ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80069e8:	2302      	movs	r3, #2
  }
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b085      	sub	sp, #20
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
 80069fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b20      	cmp	r3, #32
 8006a0a:	d139      	bne.n	8006a80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d101      	bne.n	8006a1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006a16:	2302      	movs	r3, #2
 8006a18:	e033      	b.n	8006a82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2224      	movs	r2, #36	@ 0x24
 8006a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0201 	bic.w	r2, r2, #1
 8006a38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006a48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	021b      	lsls	r3, r3, #8
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f042 0201 	orr.w	r2, r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2220      	movs	r2, #32
 8006a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	e000      	b.n	8006a82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006a80:	2302      	movs	r3, #2
  }
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3714      	adds	r7, #20
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
	...

08006a90 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e0bf      	b.n	8006c22 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7fb fe76 	bl	80027a8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	699a      	ldr	r2, [r3, #24]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006ad2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	6999      	ldr	r1, [r3, #24]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ae8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	691b      	ldr	r3, [r3, #16]
 8006aee:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	430a      	orrs	r2, r1
 8006af6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6899      	ldr	r1, [r3, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	4b4a      	ldr	r3, [pc, #296]	@ (8006c2c <HAL_LTDC_Init+0x19c>)
 8006b04:	400b      	ands	r3, r1
 8006b06:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	041b      	lsls	r3, r3, #16
 8006b0e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	6899      	ldr	r1, [r3, #8]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	699a      	ldr	r2, [r3, #24]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	431a      	orrs	r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	430a      	orrs	r2, r1
 8006b24:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68d9      	ldr	r1, [r3, #12]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	4b3e      	ldr	r3, [pc, #248]	@ (8006c2c <HAL_LTDC_Init+0x19c>)
 8006b32:	400b      	ands	r3, r1
 8006b34:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	041b      	lsls	r3, r3, #16
 8006b3c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68d9      	ldr	r1, [r3, #12]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a1a      	ldr	r2, [r3, #32]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	431a      	orrs	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6919      	ldr	r1, [r3, #16]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	4b33      	ldr	r3, [pc, #204]	@ (8006c2c <HAL_LTDC_Init+0x19c>)
 8006b60:	400b      	ands	r3, r1
 8006b62:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b68:	041b      	lsls	r3, r3, #16
 8006b6a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	6919      	ldr	r1, [r3, #16]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	431a      	orrs	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	430a      	orrs	r2, r1
 8006b80:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6959      	ldr	r1, [r3, #20]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	4b27      	ldr	r3, [pc, #156]	@ (8006c2c <HAL_LTDC_Init+0x19c>)
 8006b8e:	400b      	ands	r3, r1
 8006b90:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b96:	041b      	lsls	r3, r3, #16
 8006b98:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	6959      	ldr	r1, [r3, #20]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	431a      	orrs	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006bc0:	041b      	lsls	r3, r3, #16
 8006bc2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006be6:	431a      	orrs	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f042 0206 	orr.w	r2, r2, #6
 8006bfe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699a      	ldr	r2, [r3, #24]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f042 0201 	orr.w	r2, r2, #1
 8006c0e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	f000f800 	.word	0xf000f800

08006c30 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006c30:	b5b0      	push	{r4, r5, r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d101      	bne.n	8006c4a <HAL_LTDC_ConfigLayer+0x1a>
 8006c46:	2302      	movs	r3, #2
 8006c48:	e02c      	b.n	8006ca4 <HAL_LTDC_ConfigLayer+0x74>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2202      	movs	r2, #2
 8006c56:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2134      	movs	r1, #52	@ 0x34
 8006c60:	fb01 f303 	mul.w	r3, r1, r3
 8006c64:	4413      	add	r3, r2
 8006c66:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	4614      	mov	r4, r2
 8006c6e:	461d      	mov	r5, r3
 8006c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c7c:	682b      	ldr	r3, [r5, #0]
 8006c7e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	68b9      	ldr	r1, [r7, #8]
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f811 	bl	8006cac <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3710      	adds	r7, #16
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bdb0      	pop	{r4, r5, r7, pc}

08006cac <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b089      	sub	sp, #36	@ 0x24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	0c1b      	lsrs	r3, r3, #16
 8006cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cc8:	4413      	add	r3, r2
 8006cca:	041b      	lsls	r3, r3, #16
 8006ccc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	01db      	lsls	r3, r3, #7
 8006cd8:	4413      	add	r3, r2
 8006cda:	3384      	adds	r3, #132	@ 0x84
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	6812      	ldr	r2, [r2, #0]
 8006ce2:	4611      	mov	r1, r2
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	01d2      	lsls	r2, r2, #7
 8006ce8:	440a      	add	r2, r1
 8006cea:	3284      	adds	r2, #132	@ 0x84
 8006cec:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006cf0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	0c1b      	lsrs	r3, r3, #16
 8006cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d02:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006d04:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	01db      	lsls	r3, r3, #7
 8006d10:	440b      	add	r3, r1
 8006d12:	3384      	adds	r3, #132	@ 0x84
 8006d14:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006d1a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d2a:	4413      	add	r3, r2
 8006d2c:	041b      	lsls	r3, r3, #16
 8006d2e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	01db      	lsls	r3, r3, #7
 8006d3a:	4413      	add	r3, r2
 8006d3c:	3384      	adds	r3, #132	@ 0x84
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	4611      	mov	r1, r2
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	01d2      	lsls	r2, r2, #7
 8006d4a:	440a      	add	r2, r1
 8006d4c:	3284      	adds	r2, #132	@ 0x84
 8006d4e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006d52:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	689a      	ldr	r2, [r3, #8]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d62:	4413      	add	r3, r2
 8006d64:	1c5a      	adds	r2, r3, #1
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	01db      	lsls	r3, r3, #7
 8006d70:	440b      	add	r3, r1
 8006d72:	3384      	adds	r3, #132	@ 0x84
 8006d74:	4619      	mov	r1, r3
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	461a      	mov	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	01db      	lsls	r3, r3, #7
 8006d86:	4413      	add	r3, r2
 8006d88:	3384      	adds	r3, #132	@ 0x84
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	6812      	ldr	r2, [r2, #0]
 8006d90:	4611      	mov	r1, r2
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	01d2      	lsls	r2, r2, #7
 8006d96:	440a      	add	r2, r1
 8006d98:	3284      	adds	r2, #132	@ 0x84
 8006d9a:	f023 0307 	bic.w	r3, r3, #7
 8006d9e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	461a      	mov	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	01db      	lsls	r3, r3, #7
 8006daa:	4413      	add	r3, r2
 8006dac:	3384      	adds	r3, #132	@ 0x84
 8006dae:	461a      	mov	r2, r3
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006dbc:	021b      	lsls	r3, r3, #8
 8006dbe:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006dc6:	041b      	lsls	r3, r3, #16
 8006dc8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	699b      	ldr	r3, [r3, #24]
 8006dce:	061b      	lsls	r3, r3, #24
 8006dd0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	01db      	lsls	r3, r3, #7
 8006ddc:	4413      	add	r3, r2
 8006dde:	3384      	adds	r3, #132	@ 0x84
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	461a      	mov	r2, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	01db      	lsls	r3, r3, #7
 8006dec:	4413      	add	r3, r2
 8006dee:	3384      	adds	r3, #132	@ 0x84
 8006df0:	461a      	mov	r2, r3
 8006df2:	2300      	movs	r3, #0
 8006df4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	431a      	orrs	r2, r3
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	431a      	orrs	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4619      	mov	r1, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	01db      	lsls	r3, r3, #7
 8006e10:	440b      	add	r3, r1
 8006e12:	3384      	adds	r3, #132	@ 0x84
 8006e14:	4619      	mov	r1, r3
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	461a      	mov	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	01db      	lsls	r3, r3, #7
 8006e26:	4413      	add	r3, r2
 8006e28:	3384      	adds	r3, #132	@ 0x84
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	6812      	ldr	r2, [r2, #0]
 8006e30:	4611      	mov	r1, r2
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	01d2      	lsls	r2, r2, #7
 8006e36:	440a      	add	r2, r1
 8006e38:	3284      	adds	r2, #132	@ 0x84
 8006e3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006e3e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	461a      	mov	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	01db      	lsls	r3, r3, #7
 8006e4a:	4413      	add	r3, r2
 8006e4c:	3384      	adds	r3, #132	@ 0x84
 8006e4e:	461a      	mov	r2, r3
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	695b      	ldr	r3, [r3, #20]
 8006e54:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	01db      	lsls	r3, r3, #7
 8006e60:	4413      	add	r3, r2
 8006e62:	3384      	adds	r3, #132	@ 0x84
 8006e64:	69da      	ldr	r2, [r3, #28]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	01db      	lsls	r3, r3, #7
 8006e70:	440b      	add	r3, r1
 8006e72:	3384      	adds	r3, #132	@ 0x84
 8006e74:	4619      	mov	r1, r3
 8006e76:	4b58      	ldr	r3, [pc, #352]	@ (8006fd8 <LTDC_SetConfig+0x32c>)
 8006e78:	4013      	ands	r3, r2
 8006e7a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	69da      	ldr	r2, [r3, #28]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	68f9      	ldr	r1, [r7, #12]
 8006e86:	6809      	ldr	r1, [r1, #0]
 8006e88:	4608      	mov	r0, r1
 8006e8a:	6879      	ldr	r1, [r7, #4]
 8006e8c:	01c9      	lsls	r1, r1, #7
 8006e8e:	4401      	add	r1, r0
 8006e90:	3184      	adds	r1, #132	@ 0x84
 8006e92:	4313      	orrs	r3, r2
 8006e94:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	01db      	lsls	r3, r3, #7
 8006ea0:	4413      	add	r3, r2
 8006ea2:	3384      	adds	r3, #132	@ 0x84
 8006ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	01db      	lsls	r3, r3, #7
 8006eb0:	4413      	add	r3, r2
 8006eb2:	3384      	adds	r3, #132	@ 0x84
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	01db      	lsls	r3, r3, #7
 8006ec4:	4413      	add	r3, r2
 8006ec6:	3384      	adds	r3, #132	@ 0x84
 8006ec8:	461a      	mov	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ece:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d102      	bne.n	8006ede <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8006ed8:	2304      	movs	r3, #4
 8006eda:	61fb      	str	r3, [r7, #28]
 8006edc:	e01b      	b.n	8006f16 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d102      	bne.n	8006eec <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	61fb      	str	r3, [r7, #28]
 8006eea:	e014      	b.n	8006f16 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	2b04      	cmp	r3, #4
 8006ef2:	d00b      	beq.n	8006f0c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d007      	beq.n	8006f0c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006f00:	2b03      	cmp	r3, #3
 8006f02:	d003      	beq.n	8006f0c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006f08:	2b07      	cmp	r3, #7
 8006f0a:	d102      	bne.n	8006f12 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	61fb      	str	r3, [r7, #28]
 8006f10:	e001      	b.n	8006f16 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8006f12:	2301      	movs	r3, #1
 8006f14:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	01db      	lsls	r3, r3, #7
 8006f20:	4413      	add	r3, r2
 8006f22:	3384      	adds	r3, #132	@ 0x84
 8006f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	6812      	ldr	r2, [r2, #0]
 8006f2a:	4611      	mov	r1, r2
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	01d2      	lsls	r2, r2, #7
 8006f30:	440a      	add	r2, r1
 8006f32:	3284      	adds	r2, #132	@ 0x84
 8006f34:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8006f38:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f3e:	69fa      	ldr	r2, [r7, #28]
 8006f40:	fb02 f303 	mul.w	r3, r2, r3
 8006f44:	041a      	lsls	r2, r3, #16
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	6859      	ldr	r1, [r3, #4]
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	1acb      	subs	r3, r1, r3
 8006f50:	69f9      	ldr	r1, [r7, #28]
 8006f52:	fb01 f303 	mul.w	r3, r1, r3
 8006f56:	3307      	adds	r3, #7
 8006f58:	68f9      	ldr	r1, [r7, #12]
 8006f5a:	6809      	ldr	r1, [r1, #0]
 8006f5c:	4608      	mov	r0, r1
 8006f5e:	6879      	ldr	r1, [r7, #4]
 8006f60:	01c9      	lsls	r1, r1, #7
 8006f62:	4401      	add	r1, r0
 8006f64:	3184      	adds	r1, #132	@ 0x84
 8006f66:	4313      	orrs	r3, r2
 8006f68:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	01db      	lsls	r3, r3, #7
 8006f74:	4413      	add	r3, r2
 8006f76:	3384      	adds	r3, #132	@ 0x84
 8006f78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4619      	mov	r1, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	01db      	lsls	r3, r3, #7
 8006f84:	440b      	add	r3, r1
 8006f86:	3384      	adds	r3, #132	@ 0x84
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4b14      	ldr	r3, [pc, #80]	@ (8006fdc <LTDC_SetConfig+0x330>)
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	461a      	mov	r2, r3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	01db      	lsls	r3, r3, #7
 8006f9a:	4413      	add	r3, r2
 8006f9c:	3384      	adds	r3, #132	@ 0x84
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	01db      	lsls	r3, r3, #7
 8006fb0:	4413      	add	r3, r2
 8006fb2:	3384      	adds	r3, #132	@ 0x84
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	6812      	ldr	r2, [r2, #0]
 8006fba:	4611      	mov	r1, r2
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	01d2      	lsls	r2, r2, #7
 8006fc0:	440a      	add	r2, r1
 8006fc2:	3284      	adds	r2, #132	@ 0x84
 8006fc4:	f043 0301 	orr.w	r3, r3, #1
 8006fc8:	6013      	str	r3, [r2, #0]
}
 8006fca:	bf00      	nop
 8006fcc:	3724      	adds	r7, #36	@ 0x24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	fffff8f8 	.word	0xfffff8f8
 8006fdc:	fffff800 	.word	0xfffff800

08006fe0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fe2:	b08f      	sub	sp, #60	@ 0x3c
 8006fe4:	af0a      	add	r7, sp, #40	@ 0x28
 8006fe6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e116      	b.n	8007220 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d106      	bne.n	8007012 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7fb feeb 	bl	8002de8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2203      	movs	r2, #3
 8007016:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800701e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007022:	2b00      	cmp	r3, #0
 8007024:	d102      	bne.n	800702c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4618      	mov	r0, r3
 8007032:	f005 ff15 	bl	800ce60 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	603b      	str	r3, [r7, #0]
 800703c:	687e      	ldr	r6, [r7, #4]
 800703e:	466d      	mov	r5, sp
 8007040:	f106 0410 	add.w	r4, r6, #16
 8007044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800704a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800704c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007050:	e885 0003 	stmia.w	r5, {r0, r1}
 8007054:	1d33      	adds	r3, r6, #4
 8007056:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007058:	6838      	ldr	r0, [r7, #0]
 800705a:	f005 fe93 	bl	800cd84 <USB_CoreInit>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d005      	beq.n	8007070 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2202      	movs	r2, #2
 8007068:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e0d7      	b.n	8007220 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2100      	movs	r1, #0
 8007076:	4618      	mov	r0, r3
 8007078:	f005 ff03 	bl	800ce82 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800707c:	2300      	movs	r3, #0
 800707e:	73fb      	strb	r3, [r7, #15]
 8007080:	e04a      	b.n	8007118 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007082:	7bfa      	ldrb	r2, [r7, #15]
 8007084:	6879      	ldr	r1, [r7, #4]
 8007086:	4613      	mov	r3, r2
 8007088:	00db      	lsls	r3, r3, #3
 800708a:	4413      	add	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	440b      	add	r3, r1
 8007090:	333d      	adds	r3, #61	@ 0x3d
 8007092:	2201      	movs	r2, #1
 8007094:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007096:	7bfa      	ldrb	r2, [r7, #15]
 8007098:	6879      	ldr	r1, [r7, #4]
 800709a:	4613      	mov	r3, r2
 800709c:	00db      	lsls	r3, r3, #3
 800709e:	4413      	add	r3, r2
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	440b      	add	r3, r1
 80070a4:	333c      	adds	r3, #60	@ 0x3c
 80070a6:	7bfa      	ldrb	r2, [r7, #15]
 80070a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80070aa:	7bfa      	ldrb	r2, [r7, #15]
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
 80070ae:	b298      	uxth	r0, r3
 80070b0:	6879      	ldr	r1, [r7, #4]
 80070b2:	4613      	mov	r3, r2
 80070b4:	00db      	lsls	r3, r3, #3
 80070b6:	4413      	add	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	440b      	add	r3, r1
 80070bc:	3356      	adds	r3, #86	@ 0x56
 80070be:	4602      	mov	r2, r0
 80070c0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80070c2:	7bfa      	ldrb	r2, [r7, #15]
 80070c4:	6879      	ldr	r1, [r7, #4]
 80070c6:	4613      	mov	r3, r2
 80070c8:	00db      	lsls	r3, r3, #3
 80070ca:	4413      	add	r3, r2
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	440b      	add	r3, r1
 80070d0:	3340      	adds	r3, #64	@ 0x40
 80070d2:	2200      	movs	r2, #0
 80070d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80070d6:	7bfa      	ldrb	r2, [r7, #15]
 80070d8:	6879      	ldr	r1, [r7, #4]
 80070da:	4613      	mov	r3, r2
 80070dc:	00db      	lsls	r3, r3, #3
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	440b      	add	r3, r1
 80070e4:	3344      	adds	r3, #68	@ 0x44
 80070e6:	2200      	movs	r2, #0
 80070e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80070ea:	7bfa      	ldrb	r2, [r7, #15]
 80070ec:	6879      	ldr	r1, [r7, #4]
 80070ee:	4613      	mov	r3, r2
 80070f0:	00db      	lsls	r3, r3, #3
 80070f2:	4413      	add	r3, r2
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	440b      	add	r3, r1
 80070f8:	3348      	adds	r3, #72	@ 0x48
 80070fa:	2200      	movs	r2, #0
 80070fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80070fe:	7bfa      	ldrb	r2, [r7, #15]
 8007100:	6879      	ldr	r1, [r7, #4]
 8007102:	4613      	mov	r3, r2
 8007104:	00db      	lsls	r3, r3, #3
 8007106:	4413      	add	r3, r2
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	440b      	add	r3, r1
 800710c:	334c      	adds	r3, #76	@ 0x4c
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007112:	7bfb      	ldrb	r3, [r7, #15]
 8007114:	3301      	adds	r3, #1
 8007116:	73fb      	strb	r3, [r7, #15]
 8007118:	7bfa      	ldrb	r2, [r7, #15]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	429a      	cmp	r2, r3
 8007120:	d3af      	bcc.n	8007082 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007122:	2300      	movs	r3, #0
 8007124:	73fb      	strb	r3, [r7, #15]
 8007126:	e044      	b.n	80071b2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007128:	7bfa      	ldrb	r2, [r7, #15]
 800712a:	6879      	ldr	r1, [r7, #4]
 800712c:	4613      	mov	r3, r2
 800712e:	00db      	lsls	r3, r3, #3
 8007130:	4413      	add	r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	440b      	add	r3, r1
 8007136:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800713a:	2200      	movs	r2, #0
 800713c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800713e:	7bfa      	ldrb	r2, [r7, #15]
 8007140:	6879      	ldr	r1, [r7, #4]
 8007142:	4613      	mov	r3, r2
 8007144:	00db      	lsls	r3, r3, #3
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	440b      	add	r3, r1
 800714c:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8007150:	7bfa      	ldrb	r2, [r7, #15]
 8007152:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007154:	7bfa      	ldrb	r2, [r7, #15]
 8007156:	6879      	ldr	r1, [r7, #4]
 8007158:	4613      	mov	r3, r2
 800715a:	00db      	lsls	r3, r3, #3
 800715c:	4413      	add	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	440b      	add	r3, r1
 8007162:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8007166:	2200      	movs	r2, #0
 8007168:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800716a:	7bfa      	ldrb	r2, [r7, #15]
 800716c:	6879      	ldr	r1, [r7, #4]
 800716e:	4613      	mov	r3, r2
 8007170:	00db      	lsls	r3, r3, #3
 8007172:	4413      	add	r3, r2
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	440b      	add	r3, r1
 8007178:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 800717c:	2200      	movs	r2, #0
 800717e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007180:	7bfa      	ldrb	r2, [r7, #15]
 8007182:	6879      	ldr	r1, [r7, #4]
 8007184:	4613      	mov	r3, r2
 8007186:	00db      	lsls	r3, r3, #3
 8007188:	4413      	add	r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	440b      	add	r3, r1
 800718e:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8007192:	2200      	movs	r2, #0
 8007194:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007196:	7bfa      	ldrb	r2, [r7, #15]
 8007198:	6879      	ldr	r1, [r7, #4]
 800719a:	4613      	mov	r3, r2
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	4413      	add	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	440b      	add	r3, r1
 80071a4:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80071a8:	2200      	movs	r2, #0
 80071aa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80071ac:	7bfb      	ldrb	r3, [r7, #15]
 80071ae:	3301      	adds	r3, #1
 80071b0:	73fb      	strb	r3, [r7, #15]
 80071b2:	7bfa      	ldrb	r2, [r7, #15]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d3b5      	bcc.n	8007128 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	603b      	str	r3, [r7, #0]
 80071c2:	687e      	ldr	r6, [r7, #4]
 80071c4:	466d      	mov	r5, sp
 80071c6:	f106 0410 	add.w	r4, r6, #16
 80071ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80071ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80071d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80071d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80071d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80071da:	1d33      	adds	r3, r6, #4
 80071dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80071de:	6838      	ldr	r0, [r7, #0]
 80071e0:	f005 fe9c 	bl	800cf1c <USB_DevInit>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d005      	beq.n	80071f6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2202      	movs	r2, #2
 80071ee:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e014      	b.n	8007220 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800720a:	2b01      	cmp	r3, #1
 800720c:	d102      	bne.n	8007214 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 f80a 	bl	8007228 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4618      	mov	r0, r3
 800721a:	f006 f85a 	bl	800d2d2 <USB_DevDisconnect>

  return HAL_OK;
 800721e:	2300      	movs	r3, #0
}
 8007220:	4618      	mov	r0, r3
 8007222:	3714      	adds	r7, #20
 8007224:	46bd      	mov	sp, r7
 8007226:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007228 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007256:	4b05      	ldr	r3, [pc, #20]	@ (800726c <HAL_PCDEx_ActivateLPM+0x44>)
 8007258:	4313      	orrs	r3, r2
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr
 800726c:	10000003 	.word	0x10000003

08007270 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007278:	4b19      	ldr	r3, [pc, #100]	@ (80072e0 <HAL_PWREx_ConfigSupply+0x70>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	2b04      	cmp	r3, #4
 8007282:	d00a      	beq.n	800729a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007284:	4b16      	ldr	r3, [pc, #88]	@ (80072e0 <HAL_PWREx_ConfigSupply+0x70>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	f003 0307 	and.w	r3, r3, #7
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	429a      	cmp	r2, r3
 8007290:	d001      	beq.n	8007296 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e01f      	b.n	80072d6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007296:	2300      	movs	r3, #0
 8007298:	e01d      	b.n	80072d6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800729a:	4b11      	ldr	r3, [pc, #68]	@ (80072e0 <HAL_PWREx_ConfigSupply+0x70>)
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	f023 0207 	bic.w	r2, r3, #7
 80072a2:	490f      	ldr	r1, [pc, #60]	@ (80072e0 <HAL_PWREx_ConfigSupply+0x70>)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80072aa:	f7fc f9b1 	bl	8003610 <HAL_GetTick>
 80072ae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80072b0:	e009      	b.n	80072c6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80072b2:	f7fc f9ad 	bl	8003610 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80072c0:	d901      	bls.n	80072c6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e007      	b.n	80072d6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80072c6:	4b06      	ldr	r3, [pc, #24]	@ (80072e0 <HAL_PWREx_ConfigSupply+0x70>)
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072d2:	d1ee      	bne.n	80072b2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	58024800 	.word	0x58024800

080072e4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80072e4:	b480      	push	{r7}
 80072e6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80072e8:	4b05      	ldr	r3, [pc, #20]	@ (8007300 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	4a04      	ldr	r2, [pc, #16]	@ (8007300 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80072ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072f2:	60d3      	str	r3, [r2, #12]
}
 80072f4:	bf00      	nop
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	58024800 	.word	0x58024800

08007304 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b086      	sub	sp, #24
 8007308:	af02      	add	r7, sp, #8
 800730a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800730c:	f7fc f980 	bl	8003610 <HAL_GetTick>
 8007310:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d101      	bne.n	800731c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e05f      	b.n	80073dc <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007322:	b2db      	uxtb	r3, r3
 8007324:	2b00      	cmp	r3, #0
 8007326:	d107      	bne.n	8007338 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f7fb fb2b 	bl	8002984 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800732e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f85a 	bl	80073ec <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	3b01      	subs	r3, #1
 8007348:	021a      	lsls	r2, r3, #8
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	2120      	movs	r1, #32
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f852 	bl	8007408 <QSPI_WaitFlagStateUntilTimeout>
 8007364:	4603      	mov	r3, r0
 8007366:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007368:	7afb      	ldrb	r3, [r7, #11]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d135      	bne.n	80073da <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	4b1b      	ldr	r3, [pc, #108]	@ (80073e4 <HAL_QSPI_Init+0xe0>)
 8007376:	4013      	ands	r3, r2
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	6852      	ldr	r2, [r2, #4]
 800737c:	0611      	lsls	r1, r2, #24
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	68d2      	ldr	r2, [r2, #12]
 8007382:	4311      	orrs	r1, r2
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	69d2      	ldr	r2, [r2, #28]
 8007388:	4311      	orrs	r1, r2
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	6a12      	ldr	r2, [r2, #32]
 800738e:	4311      	orrs	r1, r2
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6812      	ldr	r2, [r2, #0]
 8007394:	430b      	orrs	r3, r1
 8007396:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685a      	ldr	r2, [r3, #4]
 800739e:	4b12      	ldr	r3, [pc, #72]	@ (80073e8 <HAL_QSPI_Init+0xe4>)
 80073a0:	4013      	ands	r3, r2
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	6912      	ldr	r2, [r2, #16]
 80073a6:	0411      	lsls	r1, r2, #16
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	6952      	ldr	r2, [r2, #20]
 80073ac:	4311      	orrs	r1, r2
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	6992      	ldr	r2, [r2, #24]
 80073b2:	4311      	orrs	r1, r2
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	6812      	ldr	r2, [r2, #0]
 80073b8:	430b      	orrs	r3, r1
 80073ba:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0201 	orr.w	r2, r2, #1
 80073ca:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80073da:	7afb      	ldrb	r3, [r7, #11]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	00ffff2f 	.word	0x00ffff2f
 80073e8:	ffe0f8fe 	.word	0xffe0f8fe

080073ec <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	683a      	ldr	r2, [r7, #0]
 80073fa:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	603b      	str	r3, [r7, #0]
 8007414:	4613      	mov	r3, r2
 8007416:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007418:	e01a      	b.n	8007450 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007420:	d016      	beq.n	8007450 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007422:	f7fc f8f5 	bl	8003610 <HAL_GetTick>
 8007426:	4602      	mov	r2, r0
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	1ad3      	subs	r3, r2, r3
 800742c:	69ba      	ldr	r2, [r7, #24]
 800742e:	429a      	cmp	r2, r3
 8007430:	d302      	bcc.n	8007438 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10b      	bne.n	8007450 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2204      	movs	r2, #4
 800743c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007444:	f043 0201 	orr.w	r2, r3, #1
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e00e      	b.n	800746e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689a      	ldr	r2, [r3, #8]
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	4013      	ands	r3, r2
 800745a:	2b00      	cmp	r3, #0
 800745c:	bf14      	ite	ne
 800745e:	2301      	movne	r3, #1
 8007460:	2300      	moveq	r3, #0
 8007462:	b2db      	uxtb	r3, r3
 8007464:	461a      	mov	r2, r3
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	429a      	cmp	r2, r3
 800746a:	d1d6      	bne.n	800741a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3710      	adds	r7, #16
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
	...

08007478 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b08c      	sub	sp, #48	@ 0x30
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d102      	bne.n	800748c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	f000 bc48 	b.w	8007d1c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 8088 	beq.w	80075aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800749a:	4b99      	ldr	r3, [pc, #612]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80074a4:	4b96      	ldr	r3, [pc, #600]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80074a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80074aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ac:	2b10      	cmp	r3, #16
 80074ae:	d007      	beq.n	80074c0 <HAL_RCC_OscConfig+0x48>
 80074b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074b2:	2b18      	cmp	r3, #24
 80074b4:	d111      	bne.n	80074da <HAL_RCC_OscConfig+0x62>
 80074b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b8:	f003 0303 	and.w	r3, r3, #3
 80074bc:	2b02      	cmp	r3, #2
 80074be:	d10c      	bne.n	80074da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074c0:	4b8f      	ldr	r3, [pc, #572]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d06d      	beq.n	80075a8 <HAL_RCC_OscConfig+0x130>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d169      	bne.n	80075a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	f000 bc21 	b.w	8007d1c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074e2:	d106      	bne.n	80074f2 <HAL_RCC_OscConfig+0x7a>
 80074e4:	4b86      	ldr	r3, [pc, #536]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a85      	ldr	r2, [pc, #532]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80074ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	e02e      	b.n	8007550 <HAL_RCC_OscConfig+0xd8>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10c      	bne.n	8007514 <HAL_RCC_OscConfig+0x9c>
 80074fa:	4b81      	ldr	r3, [pc, #516]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a80      	ldr	r2, [pc, #512]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007500:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007504:	6013      	str	r3, [r2, #0]
 8007506:	4b7e      	ldr	r3, [pc, #504]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a7d      	ldr	r2, [pc, #500]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800750c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007510:	6013      	str	r3, [r2, #0]
 8007512:	e01d      	b.n	8007550 <HAL_RCC_OscConfig+0xd8>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800751c:	d10c      	bne.n	8007538 <HAL_RCC_OscConfig+0xc0>
 800751e:	4b78      	ldr	r3, [pc, #480]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a77      	ldr	r2, [pc, #476]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007524:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007528:	6013      	str	r3, [r2, #0]
 800752a:	4b75      	ldr	r3, [pc, #468]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a74      	ldr	r2, [pc, #464]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	e00b      	b.n	8007550 <HAL_RCC_OscConfig+0xd8>
 8007538:	4b71      	ldr	r3, [pc, #452]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a70      	ldr	r2, [pc, #448]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800753e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007542:	6013      	str	r3, [r2, #0]
 8007544:	4b6e      	ldr	r3, [pc, #440]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a6d      	ldr	r2, [pc, #436]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800754a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800754e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d013      	beq.n	8007580 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007558:	f7fc f85a 	bl	8003610 <HAL_GetTick>
 800755c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800755e:	e008      	b.n	8007572 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007560:	f7fc f856 	bl	8003610 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	2b64      	cmp	r3, #100	@ 0x64
 800756c:	d901      	bls.n	8007572 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e3d4      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007572:	4b63      	ldr	r3, [pc, #396]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d0f0      	beq.n	8007560 <HAL_RCC_OscConfig+0xe8>
 800757e:	e014      	b.n	80075aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007580:	f7fc f846 	bl	8003610 <HAL_GetTick>
 8007584:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007586:	e008      	b.n	800759a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007588:	f7fc f842 	bl	8003610 <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b64      	cmp	r3, #100	@ 0x64
 8007594:	d901      	bls.n	800759a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e3c0      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800759a:	4b59      	ldr	r3, [pc, #356]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1f0      	bne.n	8007588 <HAL_RCC_OscConfig+0x110>
 80075a6:	e000      	b.n	80075aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0302 	and.w	r3, r3, #2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f000 80ca 	beq.w	800774c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075b8:	4b51      	ldr	r3, [pc, #324]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80075c0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80075c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80075c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80075c8:	6a3b      	ldr	r3, [r7, #32]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d007      	beq.n	80075de <HAL_RCC_OscConfig+0x166>
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	2b18      	cmp	r3, #24
 80075d2:	d156      	bne.n	8007682 <HAL_RCC_OscConfig+0x20a>
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	f003 0303 	and.w	r3, r3, #3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d151      	bne.n	8007682 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075de:	4b48      	ldr	r3, [pc, #288]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f003 0304 	and.w	r3, r3, #4
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d005      	beq.n	80075f6 <HAL_RCC_OscConfig+0x17e>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d101      	bne.n	80075f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e392      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80075f6:	4b42      	ldr	r3, [pc, #264]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f023 0219 	bic.w	r2, r3, #25
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	493f      	ldr	r1, [pc, #252]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007604:	4313      	orrs	r3, r2
 8007606:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007608:	f7fc f802 	bl	8003610 <HAL_GetTick>
 800760c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800760e:	e008      	b.n	8007622 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007610:	f7fb fffe 	bl	8003610 <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b02      	cmp	r3, #2
 800761c:	d901      	bls.n	8007622 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e37c      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007622:	4b37      	ldr	r3, [pc, #220]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 0304 	and.w	r3, r3, #4
 800762a:	2b00      	cmp	r3, #0
 800762c:	d0f0      	beq.n	8007610 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800762e:	f7fc f81f 	bl	8003670 <HAL_GetREVID>
 8007632:	4603      	mov	r3, r0
 8007634:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007638:	4293      	cmp	r3, r2
 800763a:	d817      	bhi.n	800766c <HAL_RCC_OscConfig+0x1f4>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	2b40      	cmp	r3, #64	@ 0x40
 8007642:	d108      	bne.n	8007656 <HAL_RCC_OscConfig+0x1de>
 8007644:	4b2e      	ldr	r3, [pc, #184]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800764c:	4a2c      	ldr	r2, [pc, #176]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800764e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007652:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007654:	e07a      	b.n	800774c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007656:	4b2a      	ldr	r3, [pc, #168]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	031b      	lsls	r3, r3, #12
 8007664:	4926      	ldr	r1, [pc, #152]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007666:	4313      	orrs	r3, r2
 8007668:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800766a:	e06f      	b.n	800774c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800766c:	4b24      	ldr	r3, [pc, #144]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	061b      	lsls	r3, r3, #24
 800767a:	4921      	ldr	r1, [pc, #132]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800767c:	4313      	orrs	r3, r2
 800767e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007680:	e064      	b.n	800774c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d047      	beq.n	800771a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800768a:	4b1d      	ldr	r3, [pc, #116]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f023 0219 	bic.w	r2, r3, #25
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	491a      	ldr	r1, [pc, #104]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 8007698:	4313      	orrs	r3, r2
 800769a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800769c:	f7fb ffb8 	bl	8003610 <HAL_GetTick>
 80076a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076a4:	f7fb ffb4 	bl	8003610 <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e332      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80076b6:	4b12      	ldr	r3, [pc, #72]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 0304 	and.w	r3, r3, #4
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0f0      	beq.n	80076a4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076c2:	f7fb ffd5 	bl	8003670 <HAL_GetREVID>
 80076c6:	4603      	mov	r3, r0
 80076c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d819      	bhi.n	8007704 <HAL_RCC_OscConfig+0x28c>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	2b40      	cmp	r3, #64	@ 0x40
 80076d6:	d108      	bne.n	80076ea <HAL_RCC_OscConfig+0x272>
 80076d8:	4b09      	ldr	r3, [pc, #36]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80076e0:	4a07      	ldr	r2, [pc, #28]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80076e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076e6:	6053      	str	r3, [r2, #4]
 80076e8:	e030      	b.n	800774c <HAL_RCC_OscConfig+0x2d4>
 80076ea:	4b05      	ldr	r3, [pc, #20]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	031b      	lsls	r3, r3, #12
 80076f8:	4901      	ldr	r1, [pc, #4]	@ (8007700 <HAL_RCC_OscConfig+0x288>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	604b      	str	r3, [r1, #4]
 80076fe:	e025      	b.n	800774c <HAL_RCC_OscConfig+0x2d4>
 8007700:	58024400 	.word	0x58024400
 8007704:	4b9a      	ldr	r3, [pc, #616]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	061b      	lsls	r3, r3, #24
 8007712:	4997      	ldr	r1, [pc, #604]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007714:	4313      	orrs	r3, r2
 8007716:	604b      	str	r3, [r1, #4]
 8007718:	e018      	b.n	800774c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800771a:	4b95      	ldr	r3, [pc, #596]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a94      	ldr	r2, [pc, #592]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007720:	f023 0301 	bic.w	r3, r3, #1
 8007724:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007726:	f7fb ff73 	bl	8003610 <HAL_GetTick>
 800772a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800772c:	e008      	b.n	8007740 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800772e:	f7fb ff6f 	bl	8003610 <HAL_GetTick>
 8007732:	4602      	mov	r2, r0
 8007734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007736:	1ad3      	subs	r3, r2, r3
 8007738:	2b02      	cmp	r3, #2
 800773a:	d901      	bls.n	8007740 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800773c:	2303      	movs	r3, #3
 800773e:	e2ed      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007740:	4b8b      	ldr	r3, [pc, #556]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f003 0304 	and.w	r3, r3, #4
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1f0      	bne.n	800772e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 0310 	and.w	r3, r3, #16
 8007754:	2b00      	cmp	r3, #0
 8007756:	f000 80a9 	beq.w	80078ac <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800775a:	4b85      	ldr	r3, [pc, #532]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007762:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007764:	4b82      	ldr	r3, [pc, #520]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007768:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	2b08      	cmp	r3, #8
 800776e:	d007      	beq.n	8007780 <HAL_RCC_OscConfig+0x308>
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	2b18      	cmp	r3, #24
 8007774:	d13a      	bne.n	80077ec <HAL_RCC_OscConfig+0x374>
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	f003 0303 	and.w	r3, r3, #3
 800777c:	2b01      	cmp	r3, #1
 800777e:	d135      	bne.n	80077ec <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007780:	4b7b      	ldr	r3, [pc, #492]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007788:	2b00      	cmp	r3, #0
 800778a:	d005      	beq.n	8007798 <HAL_RCC_OscConfig+0x320>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	69db      	ldr	r3, [r3, #28]
 8007790:	2b80      	cmp	r3, #128	@ 0x80
 8007792:	d001      	beq.n	8007798 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	e2c1      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007798:	f7fb ff6a 	bl	8003670 <HAL_GetREVID>
 800779c:	4603      	mov	r3, r0
 800779e:	f241 0203 	movw	r2, #4099	@ 0x1003
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d817      	bhi.n	80077d6 <HAL_RCC_OscConfig+0x35e>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a1b      	ldr	r3, [r3, #32]
 80077aa:	2b20      	cmp	r3, #32
 80077ac:	d108      	bne.n	80077c0 <HAL_RCC_OscConfig+0x348>
 80077ae:	4b70      	ldr	r3, [pc, #448]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80077b6:	4a6e      	ldr	r2, [pc, #440]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077bc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80077be:	e075      	b.n	80078ac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80077c0:	4b6b      	ldr	r3, [pc, #428]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	069b      	lsls	r3, r3, #26
 80077ce:	4968      	ldr	r1, [pc, #416]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077d0:	4313      	orrs	r3, r2
 80077d2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80077d4:	e06a      	b.n	80078ac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80077d6:	4b66      	ldr	r3, [pc, #408]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	061b      	lsls	r3, r3, #24
 80077e4:	4962      	ldr	r1, [pc, #392]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80077ea:	e05f      	b.n	80078ac <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	69db      	ldr	r3, [r3, #28]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d042      	beq.n	800787a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80077f4:	4b5e      	ldr	r3, [pc, #376]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a5d      	ldr	r2, [pc, #372]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80077fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007800:	f7fb ff06 	bl	8003610 <HAL_GetTick>
 8007804:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007806:	e008      	b.n	800781a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007808:	f7fb ff02 	bl	8003610 <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	2b02      	cmp	r3, #2
 8007814:	d901      	bls.n	800781a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e280      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800781a:	4b55      	ldr	r3, [pc, #340]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007822:	2b00      	cmp	r3, #0
 8007824:	d0f0      	beq.n	8007808 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007826:	f7fb ff23 	bl	8003670 <HAL_GetREVID>
 800782a:	4603      	mov	r3, r0
 800782c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007830:	4293      	cmp	r3, r2
 8007832:	d817      	bhi.n	8007864 <HAL_RCC_OscConfig+0x3ec>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6a1b      	ldr	r3, [r3, #32]
 8007838:	2b20      	cmp	r3, #32
 800783a:	d108      	bne.n	800784e <HAL_RCC_OscConfig+0x3d6>
 800783c:	4b4c      	ldr	r3, [pc, #304]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007844:	4a4a      	ldr	r2, [pc, #296]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007846:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800784a:	6053      	str	r3, [r2, #4]
 800784c:	e02e      	b.n	80078ac <HAL_RCC_OscConfig+0x434>
 800784e:	4b48      	ldr	r3, [pc, #288]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a1b      	ldr	r3, [r3, #32]
 800785a:	069b      	lsls	r3, r3, #26
 800785c:	4944      	ldr	r1, [pc, #272]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800785e:	4313      	orrs	r3, r2
 8007860:	604b      	str	r3, [r1, #4]
 8007862:	e023      	b.n	80078ac <HAL_RCC_OscConfig+0x434>
 8007864:	4b42      	ldr	r3, [pc, #264]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	061b      	lsls	r3, r3, #24
 8007872:	493f      	ldr	r1, [pc, #252]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007874:	4313      	orrs	r3, r2
 8007876:	60cb      	str	r3, [r1, #12]
 8007878:	e018      	b.n	80078ac <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800787a:	4b3d      	ldr	r3, [pc, #244]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a3c      	ldr	r2, [pc, #240]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007880:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007886:	f7fb fec3 	bl	8003610 <HAL_GetTick>
 800788a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800788c:	e008      	b.n	80078a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800788e:	f7fb febf 	bl	8003610 <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	2b02      	cmp	r3, #2
 800789a:	d901      	bls.n	80078a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e23d      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80078a0:	4b33      	ldr	r3, [pc, #204]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1f0      	bne.n	800788e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 0308 	and.w	r3, r3, #8
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d036      	beq.n	8007926 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d019      	beq.n	80078f4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80078c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078c4:	4a2a      	ldr	r2, [pc, #168]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80078c6:	f043 0301 	orr.w	r3, r3, #1
 80078ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078cc:	f7fb fea0 	bl	8003610 <HAL_GetTick>
 80078d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80078d2:	e008      	b.n	80078e6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078d4:	f7fb fe9c 	bl	8003610 <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d901      	bls.n	80078e6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e21a      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80078e6:	4b22      	ldr	r3, [pc, #136]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80078e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078ea:	f003 0302 	and.w	r3, r3, #2
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d0f0      	beq.n	80078d4 <HAL_RCC_OscConfig+0x45c>
 80078f2:	e018      	b.n	8007926 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078f4:	4b1e      	ldr	r3, [pc, #120]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80078f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 80078fa:	f023 0301 	bic.w	r3, r3, #1
 80078fe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007900:	f7fb fe86 	bl	8003610 <HAL_GetTick>
 8007904:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007906:	e008      	b.n	800791a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007908:	f7fb fe82 	bl	8003610 <HAL_GetTick>
 800790c:	4602      	mov	r2, r0
 800790e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	2b02      	cmp	r3, #2
 8007914:	d901      	bls.n	800791a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	e200      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800791a:	4b15      	ldr	r3, [pc, #84]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800791c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800791e:	f003 0302 	and.w	r3, r3, #2
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1f0      	bne.n	8007908 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0320 	and.w	r3, r3, #32
 800792e:	2b00      	cmp	r3, #0
 8007930:	d039      	beq.n	80079a6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d01c      	beq.n	8007974 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800793a:	4b0d      	ldr	r3, [pc, #52]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a0c      	ldr	r2, [pc, #48]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007940:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007944:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007946:	f7fb fe63 	bl	8003610 <HAL_GetTick>
 800794a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800794c:	e008      	b.n	8007960 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800794e:	f7fb fe5f 	bl	8003610 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	d901      	bls.n	8007960 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e1dd      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007960:	4b03      	ldr	r3, [pc, #12]	@ (8007970 <HAL_RCC_OscConfig+0x4f8>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d0f0      	beq.n	800794e <HAL_RCC_OscConfig+0x4d6>
 800796c:	e01b      	b.n	80079a6 <HAL_RCC_OscConfig+0x52e>
 800796e:	bf00      	nop
 8007970:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007974:	4b9b      	ldr	r3, [pc, #620]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a9a      	ldr	r2, [pc, #616]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 800797a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800797e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007980:	f7fb fe46 	bl	8003610 <HAL_GetTick>
 8007984:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007986:	e008      	b.n	800799a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007988:	f7fb fe42 	bl	8003610 <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	2b02      	cmp	r3, #2
 8007994:	d901      	bls.n	800799a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8007996:	2303      	movs	r3, #3
 8007998:	e1c0      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800799a:	4b92      	ldr	r3, [pc, #584]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1f0      	bne.n	8007988 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0304 	and.w	r3, r3, #4
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f000 8081 	beq.w	8007ab6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80079b4:	4b8c      	ldr	r3, [pc, #560]	@ (8007be8 <HAL_RCC_OscConfig+0x770>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a8b      	ldr	r2, [pc, #556]	@ (8007be8 <HAL_RCC_OscConfig+0x770>)
 80079ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80079c0:	f7fb fe26 	bl	8003610 <HAL_GetTick>
 80079c4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80079c6:	e008      	b.n	80079da <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079c8:	f7fb fe22 	bl	8003610 <HAL_GetTick>
 80079cc:	4602      	mov	r2, r0
 80079ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	2b64      	cmp	r3, #100	@ 0x64
 80079d4:	d901      	bls.n	80079da <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80079d6:	2303      	movs	r3, #3
 80079d8:	e1a0      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80079da:	4b83      	ldr	r3, [pc, #524]	@ (8007be8 <HAL_RCC_OscConfig+0x770>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d0f0      	beq.n	80079c8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d106      	bne.n	80079fc <HAL_RCC_OscConfig+0x584>
 80079ee:	4b7d      	ldr	r3, [pc, #500]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 80079f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079f2:	4a7c      	ldr	r2, [pc, #496]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 80079f4:	f043 0301 	orr.w	r3, r3, #1
 80079f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80079fa:	e02d      	b.n	8007a58 <HAL_RCC_OscConfig+0x5e0>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d10c      	bne.n	8007a1e <HAL_RCC_OscConfig+0x5a6>
 8007a04:	4b77      	ldr	r3, [pc, #476]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a08:	4a76      	ldr	r2, [pc, #472]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a0a:	f023 0301 	bic.w	r3, r3, #1
 8007a0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a10:	4b74      	ldr	r3, [pc, #464]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a14:	4a73      	ldr	r2, [pc, #460]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a16:	f023 0304 	bic.w	r3, r3, #4
 8007a1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a1c:	e01c      	b.n	8007a58 <HAL_RCC_OscConfig+0x5e0>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	2b05      	cmp	r3, #5
 8007a24:	d10c      	bne.n	8007a40 <HAL_RCC_OscConfig+0x5c8>
 8007a26:	4b6f      	ldr	r3, [pc, #444]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a2a:	4a6e      	ldr	r2, [pc, #440]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a2c:	f043 0304 	orr.w	r3, r3, #4
 8007a30:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a32:	4b6c      	ldr	r3, [pc, #432]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a36:	4a6b      	ldr	r2, [pc, #428]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a38:	f043 0301 	orr.w	r3, r3, #1
 8007a3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a3e:	e00b      	b.n	8007a58 <HAL_RCC_OscConfig+0x5e0>
 8007a40:	4b68      	ldr	r3, [pc, #416]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a44:	4a67      	ldr	r2, [pc, #412]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a46:	f023 0301 	bic.w	r3, r3, #1
 8007a4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a4c:	4b65      	ldr	r3, [pc, #404]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a50:	4a64      	ldr	r2, [pc, #400]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a52:	f023 0304 	bic.w	r3, r3, #4
 8007a56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d015      	beq.n	8007a8c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a60:	f7fb fdd6 	bl	8003610 <HAL_GetTick>
 8007a64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a66:	e00a      	b.n	8007a7e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a68:	f7fb fdd2 	bl	8003610 <HAL_GetTick>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a70:	1ad3      	subs	r3, r2, r3
 8007a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d901      	bls.n	8007a7e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e14e      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a7e:	4b59      	ldr	r3, [pc, #356]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0ee      	beq.n	8007a68 <HAL_RCC_OscConfig+0x5f0>
 8007a8a:	e014      	b.n	8007ab6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a8c:	f7fb fdc0 	bl	8003610 <HAL_GetTick>
 8007a90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a92:	e00a      	b.n	8007aaa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a94:	f7fb fdbc 	bl	8003610 <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d901      	bls.n	8007aaa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e138      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007aaa:	4b4e      	ldr	r3, [pc, #312]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aae:	f003 0302 	and.w	r3, r3, #2
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d1ee      	bne.n	8007a94 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f000 812d 	beq.w	8007d1a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007ac0:	4b48      	ldr	r3, [pc, #288]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007ac2:	691b      	ldr	r3, [r3, #16]
 8007ac4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ac8:	2b18      	cmp	r3, #24
 8007aca:	f000 80bd 	beq.w	8007c48 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	f040 809e 	bne.w	8007c14 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ad8:	4b42      	ldr	r3, [pc, #264]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a41      	ldr	r2, [pc, #260]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ae4:	f7fb fd94 	bl	8003610 <HAL_GetTick>
 8007ae8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007aea:	e008      	b.n	8007afe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aec:	f7fb fd90 	bl	8003610 <HAL_GetTick>
 8007af0:	4602      	mov	r2, r0
 8007af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af4:	1ad3      	subs	r3, r2, r3
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d901      	bls.n	8007afe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e10e      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007afe:	4b39      	ldr	r3, [pc, #228]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d1f0      	bne.n	8007aec <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b0a:	4b36      	ldr	r3, [pc, #216]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b0e:	4b37      	ldr	r3, [pc, #220]	@ (8007bec <HAL_RCC_OscConfig+0x774>)
 8007b10:	4013      	ands	r3, r2
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007b1a:	0112      	lsls	r2, r2, #4
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	4931      	ldr	r1, [pc, #196]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b20:	4313      	orrs	r3, r2
 8007b22:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b32:	3b01      	subs	r3, #1
 8007b34:	025b      	lsls	r3, r3, #9
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	431a      	orrs	r2, r3
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	041b      	lsls	r3, r3, #16
 8007b42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b46:	431a      	orrs	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	061b      	lsls	r3, r3, #24
 8007b50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b54:	4923      	ldr	r1, [pc, #140]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007b5a:	4b22      	ldr	r3, [pc, #136]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b5e:	4a21      	ldr	r2, [pc, #132]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b60:	f023 0301 	bic.w	r3, r3, #1
 8007b64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007b66:	4b1f      	ldr	r3, [pc, #124]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b6a:	4b21      	ldr	r3, [pc, #132]	@ (8007bf0 <HAL_RCC_OscConfig+0x778>)
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007b72:	00d2      	lsls	r2, r2, #3
 8007b74:	491b      	ldr	r1, [pc, #108]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b7e:	f023 020c 	bic.w	r2, r3, #12
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b86:	4917      	ldr	r1, [pc, #92]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007b8c:	4b15      	ldr	r3, [pc, #84]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b90:	f023 0202 	bic.w	r2, r3, #2
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b98:	4912      	ldr	r1, [pc, #72]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007b9e:	4b11      	ldr	r3, [pc, #68]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba2:	4a10      	ldr	r2, [pc, #64]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007baa:	4b0e      	ldr	r3, [pc, #56]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bae:	4a0d      	ldr	r2, [pc, #52]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bba:	4a0a      	ldr	r2, [pc, #40]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007bc2:	4b08      	ldr	r3, [pc, #32]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc6:	4a07      	ldr	r2, [pc, #28]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bc8:	f043 0301 	orr.w	r3, r3, #1
 8007bcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bce:	4b05      	ldr	r3, [pc, #20]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a04      	ldr	r2, [pc, #16]	@ (8007be4 <HAL_RCC_OscConfig+0x76c>)
 8007bd4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bda:	f7fb fd19 	bl	8003610 <HAL_GetTick>
 8007bde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007be0:	e011      	b.n	8007c06 <HAL_RCC_OscConfig+0x78e>
 8007be2:	bf00      	nop
 8007be4:	58024400 	.word	0x58024400
 8007be8:	58024800 	.word	0x58024800
 8007bec:	fffffc0c 	.word	0xfffffc0c
 8007bf0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bf4:	f7fb fd0c 	bl	8003610 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d901      	bls.n	8007c06 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e08a      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c06:	4b47      	ldr	r3, [pc, #284]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d0f0      	beq.n	8007bf4 <HAL_RCC_OscConfig+0x77c>
 8007c12:	e082      	b.n	8007d1a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c14:	4b43      	ldr	r3, [pc, #268]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a42      	ldr	r2, [pc, #264]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007c1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c20:	f7fb fcf6 	bl	8003610 <HAL_GetTick>
 8007c24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c26:	e008      	b.n	8007c3a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c28:	f7fb fcf2 	bl	8003610 <HAL_GetTick>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d901      	bls.n	8007c3a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e070      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c3a:	4b3a      	ldr	r3, [pc, #232]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1f0      	bne.n	8007c28 <HAL_RCC_OscConfig+0x7b0>
 8007c46:	e068      	b.n	8007d1a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007c48:	4b36      	ldr	r3, [pc, #216]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007c4e:	4b35      	ldr	r3, [pc, #212]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c52:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d031      	beq.n	8007cc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f003 0203 	and.w	r2, r3, #3
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d12a      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	091b      	lsrs	r3, r3, #4
 8007c6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d122      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c84:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d11a      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	0a5b      	lsrs	r3, r3, #9
 8007c8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d111      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	0c1b      	lsrs	r3, r3, #16
 8007ca0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d108      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	0e1b      	lsrs	r3, r3, #24
 8007cb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d001      	beq.n	8007cc4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e02b      	b.n	8007d1c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007cc4:	4b17      	ldr	r3, [pc, #92]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc8:	08db      	lsrs	r3, r3, #3
 8007cca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007cce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cd4:	693a      	ldr	r2, [r7, #16]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d01f      	beq.n	8007d1a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007cda:	4b12      	ldr	r3, [pc, #72]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cde:	4a11      	ldr	r2, [pc, #68]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007ce0:	f023 0301 	bic.w	r3, r3, #1
 8007ce4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007ce6:	f7fb fc93 	bl	8003610 <HAL_GetTick>
 8007cea:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007cec:	bf00      	nop
 8007cee:	f7fb fc8f 	bl	8003610 <HAL_GetTick>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d0f9      	beq.n	8007cee <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007cfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8007d28 <HAL_RCC_OscConfig+0x8b0>)
 8007d00:	4013      	ands	r3, r2
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007d06:	00d2      	lsls	r2, r2, #3
 8007d08:	4906      	ldr	r1, [pc, #24]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007d0e:	4b05      	ldr	r3, [pc, #20]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d12:	4a04      	ldr	r2, [pc, #16]	@ (8007d24 <HAL_RCC_OscConfig+0x8ac>)
 8007d14:	f043 0301 	orr.w	r3, r3, #1
 8007d18:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3730      	adds	r7, #48	@ 0x30
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	58024400 	.word	0x58024400
 8007d28:	ffff0007 	.word	0xffff0007

08007d2c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b086      	sub	sp, #24
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d101      	bne.n	8007d40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e19c      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d40:	4b8a      	ldr	r3, [pc, #552]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 030f 	and.w	r3, r3, #15
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d910      	bls.n	8007d70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d4e:	4b87      	ldr	r3, [pc, #540]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f023 020f 	bic.w	r2, r3, #15
 8007d56:	4985      	ldr	r1, [pc, #532]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d5e:	4b83      	ldr	r3, [pc, #524]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 030f 	and.w	r3, r3, #15
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d001      	beq.n	8007d70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e184      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f003 0304 	and.w	r3, r3, #4
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d010      	beq.n	8007d9e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	4b7b      	ldr	r3, [pc, #492]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d908      	bls.n	8007d9e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007d8c:	4b78      	ldr	r3, [pc, #480]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	691b      	ldr	r3, [r3, #16]
 8007d98:	4975      	ldr	r1, [pc, #468]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0308 	and.w	r3, r3, #8
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d010      	beq.n	8007dcc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	695a      	ldr	r2, [r3, #20]
 8007dae:	4b70      	ldr	r3, [pc, #448]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007db0:	69db      	ldr	r3, [r3, #28]
 8007db2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d908      	bls.n	8007dcc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007dba:	4b6d      	ldr	r3, [pc, #436]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007dbc:	69db      	ldr	r3, [r3, #28]
 8007dbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	496a      	ldr	r1, [pc, #424]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0310 	and.w	r3, r3, #16
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d010      	beq.n	8007dfa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	699a      	ldr	r2, [r3, #24]
 8007ddc:	4b64      	ldr	r3, [pc, #400]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007dde:	69db      	ldr	r3, [r3, #28]
 8007de0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d908      	bls.n	8007dfa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007de8:	4b61      	ldr	r3, [pc, #388]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007dea:	69db      	ldr	r3, [r3, #28]
 8007dec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	699b      	ldr	r3, [r3, #24]
 8007df4:	495e      	ldr	r1, [pc, #376]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0320 	and.w	r3, r3, #32
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d010      	beq.n	8007e28 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	69da      	ldr	r2, [r3, #28]
 8007e0a:	4b59      	ldr	r3, [pc, #356]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e0c:	6a1b      	ldr	r3, [r3, #32]
 8007e0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007e12:	429a      	cmp	r2, r3
 8007e14:	d908      	bls.n	8007e28 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007e16:	4b56      	ldr	r3, [pc, #344]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e18:	6a1b      	ldr	r3, [r3, #32]
 8007e1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	69db      	ldr	r3, [r3, #28]
 8007e22:	4953      	ldr	r1, [pc, #332]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e24:	4313      	orrs	r3, r2
 8007e26:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0302 	and.w	r3, r3, #2
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d010      	beq.n	8007e56 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	68da      	ldr	r2, [r3, #12]
 8007e38:	4b4d      	ldr	r3, [pc, #308]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	f003 030f 	and.w	r3, r3, #15
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d908      	bls.n	8007e56 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e44:	4b4a      	ldr	r3, [pc, #296]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e46:	699b      	ldr	r3, [r3, #24]
 8007e48:	f023 020f 	bic.w	r2, r3, #15
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	4947      	ldr	r1, [pc, #284]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d055      	beq.n	8007f0e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007e62:	4b43      	ldr	r3, [pc, #268]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e64:	699b      	ldr	r3, [r3, #24]
 8007e66:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	4940      	ldr	r1, [pc, #256]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e70:	4313      	orrs	r3, r2
 8007e72:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d107      	bne.n	8007e8c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007e7c:	4b3c      	ldr	r3, [pc, #240]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d121      	bne.n	8007ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e0f6      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	2b03      	cmp	r3, #3
 8007e92:	d107      	bne.n	8007ea4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007e94:	4b36      	ldr	r3, [pc, #216]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d115      	bne.n	8007ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e0ea      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d107      	bne.n	8007ebc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007eac:	4b30      	ldr	r3, [pc, #192]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d109      	bne.n	8007ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e0de      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007ebc:	4b2c      	ldr	r3, [pc, #176]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f003 0304 	and.w	r3, r3, #4
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d101      	bne.n	8007ecc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	e0d6      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ecc:	4b28      	ldr	r3, [pc, #160]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	f023 0207 	bic.w	r2, r3, #7
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	4925      	ldr	r1, [pc, #148]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007eda:	4313      	orrs	r3, r2
 8007edc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ede:	f7fb fb97 	bl	8003610 <HAL_GetTick>
 8007ee2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ee4:	e00a      	b.n	8007efc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee6:	f7fb fb93 	bl	8003610 <HAL_GetTick>
 8007eea:	4602      	mov	r2, r0
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d901      	bls.n	8007efc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e0be      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007efc:	4b1c      	ldr	r3, [pc, #112]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	00db      	lsls	r3, r3, #3
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d1eb      	bne.n	8007ee6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 0302 	and.w	r3, r3, #2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d010      	beq.n	8007f3c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	4b14      	ldr	r3, [pc, #80]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	f003 030f 	and.w	r3, r3, #15
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d208      	bcs.n	8007f3c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f2a:	4b11      	ldr	r3, [pc, #68]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	f023 020f 	bic.w	r2, r3, #15
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	490e      	ldr	r1, [pc, #56]	@ (8007f70 <HAL_RCC_ClockConfig+0x244>)
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 030f 	and.w	r3, r3, #15
 8007f44:	683a      	ldr	r2, [r7, #0]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d214      	bcs.n	8007f74 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f4a:	4b08      	ldr	r3, [pc, #32]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f023 020f 	bic.w	r2, r3, #15
 8007f52:	4906      	ldr	r1, [pc, #24]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f5a:	4b04      	ldr	r3, [pc, #16]	@ (8007f6c <HAL_RCC_ClockConfig+0x240>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 030f 	and.w	r3, r3, #15
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d005      	beq.n	8007f74 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e086      	b.n	800807a <HAL_RCC_ClockConfig+0x34e>
 8007f6c:	52002000 	.word	0x52002000
 8007f70:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 0304 	and.w	r3, r3, #4
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d010      	beq.n	8007fa2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	691a      	ldr	r2, [r3, #16]
 8007f84:	4b3f      	ldr	r3, [pc, #252]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d208      	bcs.n	8007fa2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007f90:	4b3c      	ldr	r3, [pc, #240]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007f92:	699b      	ldr	r3, [r3, #24]
 8007f94:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	4939      	ldr	r1, [pc, #228]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 0308 	and.w	r3, r3, #8
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d010      	beq.n	8007fd0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	695a      	ldr	r2, [r3, #20]
 8007fb2:	4b34      	ldr	r3, [pc, #208]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d208      	bcs.n	8007fd0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007fbe:	4b31      	ldr	r3, [pc, #196]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007fc0:	69db      	ldr	r3, [r3, #28]
 8007fc2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	695b      	ldr	r3, [r3, #20]
 8007fca:	492e      	ldr	r1, [pc, #184]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 0310 	and.w	r3, r3, #16
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d010      	beq.n	8007ffe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	699a      	ldr	r2, [r3, #24]
 8007fe0:	4b28      	ldr	r3, [pc, #160]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d208      	bcs.n	8007ffe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007fec:	4b25      	ldr	r3, [pc, #148]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	4922      	ldr	r1, [pc, #136]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f003 0320 	and.w	r3, r3, #32
 8008006:	2b00      	cmp	r3, #0
 8008008:	d010      	beq.n	800802c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	69da      	ldr	r2, [r3, #28]
 800800e:	4b1d      	ldr	r3, [pc, #116]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8008010:	6a1b      	ldr	r3, [r3, #32]
 8008012:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008016:	429a      	cmp	r2, r3
 8008018:	d208      	bcs.n	800802c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800801a:	4b1a      	ldr	r3, [pc, #104]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 800801c:	6a1b      	ldr	r3, [r3, #32]
 800801e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	69db      	ldr	r3, [r3, #28]
 8008026:	4917      	ldr	r1, [pc, #92]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8008028:	4313      	orrs	r3, r2
 800802a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800802c:	f000 f834 	bl	8008098 <HAL_RCC_GetSysClockFreq>
 8008030:	4602      	mov	r2, r0
 8008032:	4b14      	ldr	r3, [pc, #80]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	0a1b      	lsrs	r3, r3, #8
 8008038:	f003 030f 	and.w	r3, r3, #15
 800803c:	4912      	ldr	r1, [pc, #72]	@ (8008088 <HAL_RCC_ClockConfig+0x35c>)
 800803e:	5ccb      	ldrb	r3, [r1, r3]
 8008040:	f003 031f 	and.w	r3, r3, #31
 8008044:	fa22 f303 	lsr.w	r3, r2, r3
 8008048:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800804a:	4b0e      	ldr	r3, [pc, #56]	@ (8008084 <HAL_RCC_ClockConfig+0x358>)
 800804c:	699b      	ldr	r3, [r3, #24]
 800804e:	f003 030f 	and.w	r3, r3, #15
 8008052:	4a0d      	ldr	r2, [pc, #52]	@ (8008088 <HAL_RCC_ClockConfig+0x35c>)
 8008054:	5cd3      	ldrb	r3, [r2, r3]
 8008056:	f003 031f 	and.w	r3, r3, #31
 800805a:	693a      	ldr	r2, [r7, #16]
 800805c:	fa22 f303 	lsr.w	r3, r2, r3
 8008060:	4a0a      	ldr	r2, [pc, #40]	@ (800808c <HAL_RCC_ClockConfig+0x360>)
 8008062:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008064:	4a0a      	ldr	r2, [pc, #40]	@ (8008090 <HAL_RCC_ClockConfig+0x364>)
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800806a:	4b0a      	ldr	r3, [pc, #40]	@ (8008094 <HAL_RCC_ClockConfig+0x368>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f7fb fa84 	bl	800357c <HAL_InitTick>
 8008074:	4603      	mov	r3, r0
 8008076:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008078:	7bfb      	ldrb	r3, [r7, #15]
}
 800807a:	4618      	mov	r0, r3
 800807c:	3718      	adds	r7, #24
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	58024400 	.word	0x58024400
 8008088:	08011a08 	.word	0x08011a08
 800808c:	24000008 	.word	0x24000008
 8008090:	24000004 	.word	0x24000004
 8008094:	2400000c 	.word	0x2400000c

08008098 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008098:	b480      	push	{r7}
 800809a:	b089      	sub	sp, #36	@ 0x24
 800809c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800809e:	4bb3      	ldr	r3, [pc, #716]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80080a6:	2b18      	cmp	r3, #24
 80080a8:	f200 8155 	bhi.w	8008356 <HAL_RCC_GetSysClockFreq+0x2be>
 80080ac:	a201      	add	r2, pc, #4	@ (adr r2, 80080b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80080ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b2:	bf00      	nop
 80080b4:	08008119 	.word	0x08008119
 80080b8:	08008357 	.word	0x08008357
 80080bc:	08008357 	.word	0x08008357
 80080c0:	08008357 	.word	0x08008357
 80080c4:	08008357 	.word	0x08008357
 80080c8:	08008357 	.word	0x08008357
 80080cc:	08008357 	.word	0x08008357
 80080d0:	08008357 	.word	0x08008357
 80080d4:	0800813f 	.word	0x0800813f
 80080d8:	08008357 	.word	0x08008357
 80080dc:	08008357 	.word	0x08008357
 80080e0:	08008357 	.word	0x08008357
 80080e4:	08008357 	.word	0x08008357
 80080e8:	08008357 	.word	0x08008357
 80080ec:	08008357 	.word	0x08008357
 80080f0:	08008357 	.word	0x08008357
 80080f4:	08008145 	.word	0x08008145
 80080f8:	08008357 	.word	0x08008357
 80080fc:	08008357 	.word	0x08008357
 8008100:	08008357 	.word	0x08008357
 8008104:	08008357 	.word	0x08008357
 8008108:	08008357 	.word	0x08008357
 800810c:	08008357 	.word	0x08008357
 8008110:	08008357 	.word	0x08008357
 8008114:	0800814b 	.word	0x0800814b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008118:	4b94      	ldr	r3, [pc, #592]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0320 	and.w	r3, r3, #32
 8008120:	2b00      	cmp	r3, #0
 8008122:	d009      	beq.n	8008138 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008124:	4b91      	ldr	r3, [pc, #580]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	08db      	lsrs	r3, r3, #3
 800812a:	f003 0303 	and.w	r3, r3, #3
 800812e:	4a90      	ldr	r2, [pc, #576]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008130:	fa22 f303 	lsr.w	r3, r2, r3
 8008134:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008136:	e111      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008138:	4b8d      	ldr	r3, [pc, #564]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800813a:	61bb      	str	r3, [r7, #24]
      break;
 800813c:	e10e      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800813e:	4b8d      	ldr	r3, [pc, #564]	@ (8008374 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008140:	61bb      	str	r3, [r7, #24]
      break;
 8008142:	e10b      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008144:	4b8c      	ldr	r3, [pc, #560]	@ (8008378 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008146:	61bb      	str	r3, [r7, #24]
      break;
 8008148:	e108      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800814a:	4b88      	ldr	r3, [pc, #544]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800814c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814e:	f003 0303 	and.w	r3, r3, #3
 8008152:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008154:	4b85      	ldr	r3, [pc, #532]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008158:	091b      	lsrs	r3, r3, #4
 800815a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800815e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008160:	4b82      	ldr	r3, [pc, #520]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008164:	f003 0301 	and.w	r3, r3, #1
 8008168:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800816a:	4b80      	ldr	r3, [pc, #512]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800816c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800816e:	08db      	lsrs	r3, r3, #3
 8008170:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	fb02 f303 	mul.w	r3, r2, r3
 800817a:	ee07 3a90 	vmov	s15, r3
 800817e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008182:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	2b00      	cmp	r3, #0
 800818a:	f000 80e1 	beq.w	8008350 <HAL_RCC_GetSysClockFreq+0x2b8>
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	2b02      	cmp	r3, #2
 8008192:	f000 8083 	beq.w	800829c <HAL_RCC_GetSysClockFreq+0x204>
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	2b02      	cmp	r3, #2
 800819a:	f200 80a1 	bhi.w	80082e0 <HAL_RCC_GetSysClockFreq+0x248>
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d003      	beq.n	80081ac <HAL_RCC_GetSysClockFreq+0x114>
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d056      	beq.n	8008258 <HAL_RCC_GetSysClockFreq+0x1c0>
 80081aa:	e099      	b.n	80082e0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081ac:	4b6f      	ldr	r3, [pc, #444]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0320 	and.w	r3, r3, #32
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d02d      	beq.n	8008214 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80081b8:	4b6c      	ldr	r3, [pc, #432]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	08db      	lsrs	r3, r3, #3
 80081be:	f003 0303 	and.w	r3, r3, #3
 80081c2:	4a6b      	ldr	r2, [pc, #428]	@ (8008370 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80081c4:	fa22 f303 	lsr.w	r3, r2, r3
 80081c8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	ee07 3a90 	vmov	s15, r3
 80081d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	ee07 3a90 	vmov	s15, r3
 80081da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081e2:	4b62      	ldr	r3, [pc, #392]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80081e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ea:	ee07 3a90 	vmov	s15, r3
 80081ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80081f6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800837c <HAL_RCC_GetSysClockFreq+0x2e4>
 80081fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800820a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800820e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008212:	e087      	b.n	8008324 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	ee07 3a90 	vmov	s15, r3
 800821a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800821e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008380 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008226:	4b51      	ldr	r3, [pc, #324]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800822a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800822e:	ee07 3a90 	vmov	s15, r3
 8008232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008236:	ed97 6a02 	vldr	s12, [r7, #8]
 800823a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800837c <HAL_RCC_GetSysClockFreq+0x2e4>
 800823e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008246:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800824a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800824e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008252:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008256:	e065      	b.n	8008324 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	ee07 3a90 	vmov	s15, r3
 800825e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008262:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008384 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800826a:	4b40      	ldr	r3, [pc, #256]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800826c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800826e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008272:	ee07 3a90 	vmov	s15, r3
 8008276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800827a:	ed97 6a02 	vldr	s12, [r7, #8]
 800827e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800837c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800828a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800828e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008296:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800829a:	e043      	b.n	8008324 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	ee07 3a90 	vmov	s15, r3
 80082a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082a6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008388 <HAL_RCC_GetSysClockFreq+0x2f0>
 80082aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082ae:	4b2f      	ldr	r3, [pc, #188]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b6:	ee07 3a90 	vmov	s15, r3
 80082ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082be:	ed97 6a02 	vldr	s12, [r7, #8]
 80082c2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800837c <HAL_RCC_GetSysClockFreq+0x2e4>
 80082c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80082de:	e021      	b.n	8008324 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	ee07 3a90 	vmov	s15, r3
 80082e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ea:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008384 <HAL_RCC_GetSysClockFreq+0x2ec>
 80082ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082f2:	4b1e      	ldr	r3, [pc, #120]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80082f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082fa:	ee07 3a90 	vmov	s15, r3
 80082fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008302:	ed97 6a02 	vldr	s12, [r7, #8]
 8008306:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800837c <HAL_RCC_GetSysClockFreq+0x2e4>
 800830a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800830e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800831a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800831e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008322:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008324:	4b11      	ldr	r3, [pc, #68]	@ (800836c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008328:	0a5b      	lsrs	r3, r3, #9
 800832a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800832e:	3301      	adds	r3, #1
 8008330:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	ee07 3a90 	vmov	s15, r3
 8008338:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800833c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008344:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008348:	ee17 3a90 	vmov	r3, s15
 800834c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800834e:	e005      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	61bb      	str	r3, [r7, #24]
      break;
 8008354:	e002      	b.n	800835c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008356:	4b07      	ldr	r3, [pc, #28]	@ (8008374 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008358:	61bb      	str	r3, [r7, #24]
      break;
 800835a:	bf00      	nop
  }

  return sysclockfreq;
 800835c:	69bb      	ldr	r3, [r7, #24]
}
 800835e:	4618      	mov	r0, r3
 8008360:	3724      	adds	r7, #36	@ 0x24
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	58024400 	.word	0x58024400
 8008370:	03d09000 	.word	0x03d09000
 8008374:	003d0900 	.word	0x003d0900
 8008378:	017d7840 	.word	0x017d7840
 800837c:	46000000 	.word	0x46000000
 8008380:	4c742400 	.word	0x4c742400
 8008384:	4a742400 	.word	0x4a742400
 8008388:	4bbebc20 	.word	0x4bbebc20

0800838c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008392:	f7ff fe81 	bl	8008098 <HAL_RCC_GetSysClockFreq>
 8008396:	4602      	mov	r2, r0
 8008398:	4b10      	ldr	r3, [pc, #64]	@ (80083dc <HAL_RCC_GetHCLKFreq+0x50>)
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	0a1b      	lsrs	r3, r3, #8
 800839e:	f003 030f 	and.w	r3, r3, #15
 80083a2:	490f      	ldr	r1, [pc, #60]	@ (80083e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80083a4:	5ccb      	ldrb	r3, [r1, r3]
 80083a6:	f003 031f 	and.w	r3, r3, #31
 80083aa:	fa22 f303 	lsr.w	r3, r2, r3
 80083ae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083b0:	4b0a      	ldr	r3, [pc, #40]	@ (80083dc <HAL_RCC_GetHCLKFreq+0x50>)
 80083b2:	699b      	ldr	r3, [r3, #24]
 80083b4:	f003 030f 	and.w	r3, r3, #15
 80083b8:	4a09      	ldr	r2, [pc, #36]	@ (80083e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80083ba:	5cd3      	ldrb	r3, [r2, r3]
 80083bc:	f003 031f 	and.w	r3, r3, #31
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	fa22 f303 	lsr.w	r3, r2, r3
 80083c6:	4a07      	ldr	r2, [pc, #28]	@ (80083e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80083c8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80083ca:	4a07      	ldr	r2, [pc, #28]	@ (80083e8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80083d0:	4b04      	ldr	r3, [pc, #16]	@ (80083e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80083d2:	681b      	ldr	r3, [r3, #0]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3708      	adds	r7, #8
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}
 80083dc:	58024400 	.word	0x58024400
 80083e0:	08011a08 	.word	0x08011a08
 80083e4:	24000008 	.word	0x24000008
 80083e8:	24000004 	.word	0x24000004

080083ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80083f0:	f7ff ffcc 	bl	800838c <HAL_RCC_GetHCLKFreq>
 80083f4:	4602      	mov	r2, r0
 80083f6:	4b06      	ldr	r3, [pc, #24]	@ (8008410 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	091b      	lsrs	r3, r3, #4
 80083fc:	f003 0307 	and.w	r3, r3, #7
 8008400:	4904      	ldr	r1, [pc, #16]	@ (8008414 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008402:	5ccb      	ldrb	r3, [r1, r3]
 8008404:	f003 031f 	and.w	r3, r3, #31
 8008408:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800840c:	4618      	mov	r0, r3
 800840e:	bd80      	pop	{r7, pc}
 8008410:	58024400 	.word	0x58024400
 8008414:	08011a08 	.word	0x08011a08

08008418 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800841c:	f7ff ffb6 	bl	800838c <HAL_RCC_GetHCLKFreq>
 8008420:	4602      	mov	r2, r0
 8008422:	4b06      	ldr	r3, [pc, #24]	@ (800843c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008424:	69db      	ldr	r3, [r3, #28]
 8008426:	0a1b      	lsrs	r3, r3, #8
 8008428:	f003 0307 	and.w	r3, r3, #7
 800842c:	4904      	ldr	r1, [pc, #16]	@ (8008440 <HAL_RCC_GetPCLK2Freq+0x28>)
 800842e:	5ccb      	ldrb	r3, [r1, r3]
 8008430:	f003 031f 	and.w	r3, r3, #31
 8008434:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008438:	4618      	mov	r0, r3
 800843a:	bd80      	pop	{r7, pc}
 800843c:	58024400 	.word	0x58024400
 8008440:	08011a08 	.word	0x08011a08

08008444 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008444:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008448:	b0ca      	sub	sp, #296	@ 0x128
 800844a:	af00      	add	r7, sp, #0
 800844c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008450:	2300      	movs	r3, #0
 8008452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008456:	2300      	movs	r3, #0
 8008458:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800845c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008468:	2500      	movs	r5, #0
 800846a:	ea54 0305 	orrs.w	r3, r4, r5
 800846e:	d049      	beq.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008474:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008476:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800847a:	d02f      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800847c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008480:	d828      	bhi.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008482:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008486:	d01a      	beq.n	80084be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008488:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800848c:	d822      	bhi.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800848e:	2b00      	cmp	r3, #0
 8008490:	d003      	beq.n	800849a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008492:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008496:	d007      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008498:	e01c      	b.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800849a:	4bb8      	ldr	r3, [pc, #736]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800849c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800849e:	4ab7      	ldr	r2, [pc, #732]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80084a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80084a6:	e01a      	b.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80084a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ac:	3308      	adds	r3, #8
 80084ae:	2102      	movs	r1, #2
 80084b0:	4618      	mov	r0, r3
 80084b2:	f002 fb61 	bl	800ab78 <RCCEx_PLL2_Config>
 80084b6:	4603      	mov	r3, r0
 80084b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80084bc:	e00f      	b.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80084be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084c2:	3328      	adds	r3, #40	@ 0x28
 80084c4:	2102      	movs	r1, #2
 80084c6:	4618      	mov	r0, r3
 80084c8:	f002 fc08 	bl	800acdc <RCCEx_PLL3_Config>
 80084cc:	4603      	mov	r3, r0
 80084ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80084d2:	e004      	b.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80084da:	e000      	b.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80084dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10a      	bne.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80084e6:	4ba5      	ldr	r3, [pc, #660]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80084e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084ea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80084ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80084f4:	4aa1      	ldr	r2, [pc, #644]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80084f6:	430b      	orrs	r3, r1
 80084f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80084fa:	e003      	b.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008500:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008510:	f04f 0900 	mov.w	r9, #0
 8008514:	ea58 0309 	orrs.w	r3, r8, r9
 8008518:	d047      	beq.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800851a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008520:	2b04      	cmp	r3, #4
 8008522:	d82a      	bhi.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008524:	a201      	add	r2, pc, #4	@ (adr r2, 800852c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800852a:	bf00      	nop
 800852c:	08008541 	.word	0x08008541
 8008530:	0800854f 	.word	0x0800854f
 8008534:	08008565 	.word	0x08008565
 8008538:	08008583 	.word	0x08008583
 800853c:	08008583 	.word	0x08008583
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008540:	4b8e      	ldr	r3, [pc, #568]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008544:	4a8d      	ldr	r2, [pc, #564]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800854a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800854c:	e01a      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800854e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008552:	3308      	adds	r3, #8
 8008554:	2100      	movs	r1, #0
 8008556:	4618      	mov	r0, r3
 8008558:	f002 fb0e 	bl	800ab78 <RCCEx_PLL2_Config>
 800855c:	4603      	mov	r3, r0
 800855e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008562:	e00f      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008568:	3328      	adds	r3, #40	@ 0x28
 800856a:	2100      	movs	r1, #0
 800856c:	4618      	mov	r0, r3
 800856e:	f002 fbb5 	bl	800acdc <RCCEx_PLL3_Config>
 8008572:	4603      	mov	r3, r0
 8008574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008578:	e004      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008580:	e000      	b.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008582:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10a      	bne.n	80085a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800858c:	4b7b      	ldr	r3, [pc, #492]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800858e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008590:	f023 0107 	bic.w	r1, r3, #7
 8008594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800859a:	4a78      	ldr	r2, [pc, #480]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800859c:	430b      	orrs	r3, r1
 800859e:	6513      	str	r3, [r2, #80]	@ 0x50
 80085a0:	e003      	b.n	80085aa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80085aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80085b6:	f04f 0b00 	mov.w	fp, #0
 80085ba:	ea5a 030b 	orrs.w	r3, sl, fp
 80085be:	d04c      	beq.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80085c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ca:	d030      	beq.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80085cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085d0:	d829      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80085d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80085d4:	d02d      	beq.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80085d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80085d8:	d825      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80085da:	2b80      	cmp	r3, #128	@ 0x80
 80085dc:	d018      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80085de:	2b80      	cmp	r3, #128	@ 0x80
 80085e0:	d821      	bhi.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d002      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80085e6:	2b40      	cmp	r3, #64	@ 0x40
 80085e8:	d007      	beq.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80085ea:	e01c      	b.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085ec:	4b63      	ldr	r3, [pc, #396]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80085ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f0:	4a62      	ldr	r2, [pc, #392]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80085f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80085f8:	e01c      	b.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80085fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085fe:	3308      	adds	r3, #8
 8008600:	2100      	movs	r1, #0
 8008602:	4618      	mov	r0, r3
 8008604:	f002 fab8 	bl	800ab78 <RCCEx_PLL2_Config>
 8008608:	4603      	mov	r3, r0
 800860a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800860e:	e011      	b.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008614:	3328      	adds	r3, #40	@ 0x28
 8008616:	2100      	movs	r1, #0
 8008618:	4618      	mov	r0, r3
 800861a:	f002 fb5f 	bl	800acdc <RCCEx_PLL3_Config>
 800861e:	4603      	mov	r3, r0
 8008620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008624:	e006      	b.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800862c:	e002      	b.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800862e:	bf00      	nop
 8008630:	e000      	b.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008632:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008638:	2b00      	cmp	r3, #0
 800863a:	d10a      	bne.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800863c:	4b4f      	ldr	r3, [pc, #316]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800863e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008640:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800864a:	4a4c      	ldr	r2, [pc, #304]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800864c:	430b      	orrs	r3, r1
 800864e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008650:	e003      	b.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800865a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800865e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008662:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008666:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800866a:	2300      	movs	r3, #0
 800866c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008670:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008674:	460b      	mov	r3, r1
 8008676:	4313      	orrs	r3, r2
 8008678:	d053      	beq.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800867a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800867e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008682:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008686:	d035      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008688:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800868c:	d82e      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800868e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008692:	d031      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008694:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008698:	d828      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800869a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800869e:	d01a      	beq.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80086a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086a4:	d822      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d003      	beq.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80086aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086ae:	d007      	beq.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80086b0:	e01c      	b.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086b2:	4b32      	ldr	r3, [pc, #200]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80086b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086b6:	4a31      	ldr	r2, [pc, #196]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80086b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80086be:	e01c      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80086c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c4:	3308      	adds	r3, #8
 80086c6:	2100      	movs	r1, #0
 80086c8:	4618      	mov	r0, r3
 80086ca:	f002 fa55 	bl	800ab78 <RCCEx_PLL2_Config>
 80086ce:	4603      	mov	r3, r0
 80086d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80086d4:	e011      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80086d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086da:	3328      	adds	r3, #40	@ 0x28
 80086dc:	2100      	movs	r1, #0
 80086de:	4618      	mov	r0, r3
 80086e0:	f002 fafc 	bl	800acdc <RCCEx_PLL3_Config>
 80086e4:	4603      	mov	r3, r0
 80086e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80086ea:	e006      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80086f2:	e002      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80086f4:	bf00      	nop
 80086f6:	e000      	b.n	80086fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80086f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10b      	bne.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008702:	4b1e      	ldr	r3, [pc, #120]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008706:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800870a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800870e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008712:	4a1a      	ldr	r2, [pc, #104]	@ (800877c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008714:	430b      	orrs	r3, r1
 8008716:	6593      	str	r3, [r2, #88]	@ 0x58
 8008718:	e003      	b.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800871a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800871e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800872a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800872e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008732:	2300      	movs	r3, #0
 8008734:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008738:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800873c:	460b      	mov	r3, r1
 800873e:	4313      	orrs	r3, r2
 8008740:	d056      	beq.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008746:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800874a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800874e:	d038      	beq.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008750:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008754:	d831      	bhi.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008756:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800875a:	d034      	beq.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800875c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008760:	d82b      	bhi.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008762:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008766:	d01d      	beq.n	80087a4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008768:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800876c:	d825      	bhi.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 800876e:	2b00      	cmp	r3, #0
 8008770:	d006      	beq.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008772:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008776:	d00a      	beq.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008778:	e01f      	b.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0x376>
 800877a:	bf00      	nop
 800877c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008780:	4ba2      	ldr	r3, [pc, #648]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008784:	4aa1      	ldr	r2, [pc, #644]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008786:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800878a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800878c:	e01c      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800878e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008792:	3308      	adds	r3, #8
 8008794:	2100      	movs	r1, #0
 8008796:	4618      	mov	r0, r3
 8008798:	f002 f9ee 	bl	800ab78 <RCCEx_PLL2_Config>
 800879c:	4603      	mov	r3, r0
 800879e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80087a2:	e011      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80087a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087a8:	3328      	adds	r3, #40	@ 0x28
 80087aa:	2100      	movs	r1, #0
 80087ac:	4618      	mov	r0, r3
 80087ae:	f002 fa95 	bl	800acdc <RCCEx_PLL3_Config>
 80087b2:	4603      	mov	r3, r0
 80087b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80087b8:	e006      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80087c0:	e002      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80087c2:	bf00      	nop
 80087c4:	e000      	b.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80087c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d10b      	bne.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80087d0:	4b8e      	ldr	r3, [pc, #568]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80087d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087d4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80087d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087dc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80087e0:	4a8a      	ldr	r2, [pc, #552]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80087e2:	430b      	orrs	r3, r1
 80087e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80087e6:	e003      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80087f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80087fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008800:	2300      	movs	r3, #0
 8008802:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008806:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800880a:	460b      	mov	r3, r1
 800880c:	4313      	orrs	r3, r2
 800880e:	d03a      	beq.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8008810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008816:	2b30      	cmp	r3, #48	@ 0x30
 8008818:	d01f      	beq.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800881a:	2b30      	cmp	r3, #48	@ 0x30
 800881c:	d819      	bhi.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800881e:	2b20      	cmp	r3, #32
 8008820:	d00c      	beq.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8008822:	2b20      	cmp	r3, #32
 8008824:	d815      	bhi.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008826:	2b00      	cmp	r3, #0
 8008828:	d019      	beq.n	800885e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800882a:	2b10      	cmp	r3, #16
 800882c:	d111      	bne.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800882e:	4b77      	ldr	r3, [pc, #476]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008832:	4a76      	ldr	r2, [pc, #472]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008838:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800883a:	e011      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800883c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008840:	3308      	adds	r3, #8
 8008842:	2102      	movs	r1, #2
 8008844:	4618      	mov	r0, r3
 8008846:	f002 f997 	bl	800ab78 <RCCEx_PLL2_Config>
 800884a:	4603      	mov	r3, r0
 800884c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8008850:	e006      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008858:	e002      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800885a:	bf00      	nop
 800885c:	e000      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800885e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008864:	2b00      	cmp	r3, #0
 8008866:	d10a      	bne.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008868:	4b68      	ldr	r3, [pc, #416]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800886a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800886c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008876:	4a65      	ldr	r2, [pc, #404]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008878:	430b      	orrs	r3, r1
 800887a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800887c:	e003      	b.n	8008886 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800887e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008882:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800888a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008892:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008896:	2300      	movs	r3, #0
 8008898:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800889c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4313      	orrs	r3, r2
 80088a4:	d051      	beq.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80088a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088b0:	d035      	beq.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80088b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088b6:	d82e      	bhi.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80088b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088bc:	d031      	beq.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80088be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088c2:	d828      	bhi.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80088c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088c8:	d01a      	beq.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80088ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088ce:	d822      	bhi.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d003      	beq.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80088d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088d8:	d007      	beq.n	80088ea <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80088da:	e01c      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088dc:	4b4b      	ldr	r3, [pc, #300]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80088de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e0:	4a4a      	ldr	r2, [pc, #296]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80088e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80088e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80088e8:	e01c      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088ee:	3308      	adds	r3, #8
 80088f0:	2100      	movs	r1, #0
 80088f2:	4618      	mov	r0, r3
 80088f4:	f002 f940 	bl	800ab78 <RCCEx_PLL2_Config>
 80088f8:	4603      	mov	r3, r0
 80088fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80088fe:	e011      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008904:	3328      	adds	r3, #40	@ 0x28
 8008906:	2100      	movs	r1, #0
 8008908:	4618      	mov	r0, r3
 800890a:	f002 f9e7 	bl	800acdc <RCCEx_PLL3_Config>
 800890e:	4603      	mov	r3, r0
 8008910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008914:	e006      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800891c:	e002      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800891e:	bf00      	nop
 8008920:	e000      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8008922:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10a      	bne.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800892c:	4b37      	ldr	r3, [pc, #220]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800892e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008930:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800893a:	4a34      	ldr	r2, [pc, #208]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800893c:	430b      	orrs	r3, r1
 800893e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008940:	e003      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008946:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800894a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800894e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008952:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008956:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800895a:	2300      	movs	r3, #0
 800895c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008960:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008964:	460b      	mov	r3, r1
 8008966:	4313      	orrs	r3, r2
 8008968:	d056      	beq.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800896a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800896e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008970:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008974:	d033      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008976:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800897a:	d82c      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800897c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008980:	d02f      	beq.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8008982:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008986:	d826      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008988:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800898c:	d02b      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800898e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008992:	d820      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008994:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008998:	d012      	beq.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800899a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800899e:	d81a      	bhi.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d022      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80089a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089a8:	d115      	bne.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80089aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089ae:	3308      	adds	r3, #8
 80089b0:	2101      	movs	r1, #1
 80089b2:	4618      	mov	r0, r3
 80089b4:	f002 f8e0 	bl	800ab78 <RCCEx_PLL2_Config>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80089be:	e015      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80089c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089c4:	3328      	adds	r3, #40	@ 0x28
 80089c6:	2101      	movs	r1, #1
 80089c8:	4618      	mov	r0, r3
 80089ca:	f002 f987 	bl	800acdc <RCCEx_PLL3_Config>
 80089ce:	4603      	mov	r3, r0
 80089d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80089d4:	e00a      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80089dc:	e006      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80089de:	bf00      	nop
 80089e0:	e004      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80089e2:	bf00      	nop
 80089e4:	e002      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80089e6:	bf00      	nop
 80089e8:	e000      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80089ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d10d      	bne.n	8008a10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80089f4:	4b05      	ldr	r3, [pc, #20]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80089f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089f8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80089fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a02:	4a02      	ldr	r2, [pc, #8]	@ (8008a0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008a04:	430b      	orrs	r3, r1
 8008a06:	6513      	str	r3, [r2, #80]	@ 0x50
 8008a08:	e006      	b.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008a0a:	bf00      	nop
 8008a0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a20:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008a24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008a28:	2300      	movs	r3, #0
 8008a2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008a2e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008a32:	460b      	mov	r3, r1
 8008a34:	4313      	orrs	r3, r2
 8008a36:	d055      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a44:	d033      	beq.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8008a46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a4a:	d82c      	bhi.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a50:	d02f      	beq.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8008a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a56:	d826      	bhi.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008a58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008a5c:	d02b      	beq.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8008a5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008a62:	d820      	bhi.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008a64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a68:	d012      	beq.n	8008a90 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008a6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a6e:	d81a      	bhi.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d022      	beq.n	8008aba <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008a74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a78:	d115      	bne.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a7e:	3308      	adds	r3, #8
 8008a80:	2101      	movs	r1, #1
 8008a82:	4618      	mov	r0, r3
 8008a84:	f002 f878 	bl	800ab78 <RCCEx_PLL2_Config>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008a8e:	e015      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a94:	3328      	adds	r3, #40	@ 0x28
 8008a96:	2101      	movs	r1, #1
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f002 f91f 	bl	800acdc <RCCEx_PLL3_Config>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008aa4:	e00a      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008aac:	e006      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008aae:	bf00      	nop
 8008ab0:	e004      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008ab2:	bf00      	nop
 8008ab4:	e002      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008ab6:	bf00      	nop
 8008ab8:	e000      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008aba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008abc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d10b      	bne.n	8008adc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008ac4:	4ba3      	ldr	r3, [pc, #652]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ad0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008ad4:	4a9f      	ldr	r2, [pc, #636]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ad6:	430b      	orrs	r3, r1
 8008ad8:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ada:	e003      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ae0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aec:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008af0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008af4:	2300      	movs	r3, #0
 8008af6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008afa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008afe:	460b      	mov	r3, r1
 8008b00:	4313      	orrs	r3, r2
 8008b02:	d037      	beq.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b0e:	d00e      	beq.n	8008b2e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8008b10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b14:	d816      	bhi.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d018      	beq.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8008b1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b1e:	d111      	bne.n	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b20:	4b8c      	ldr	r3, [pc, #560]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b24:	4a8b      	ldr	r2, [pc, #556]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008b2c:	e00f      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b32:	3308      	adds	r3, #8
 8008b34:	2101      	movs	r1, #1
 8008b36:	4618      	mov	r0, r3
 8008b38:	f002 f81e 	bl	800ab78 <RCCEx_PLL2_Config>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008b42:	e004      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b44:	2301      	movs	r3, #1
 8008b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b4a:	e000      	b.n	8008b4e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8008b4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10a      	bne.n	8008b6c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008b56:	4b7f      	ldr	r3, [pc, #508]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b5a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b64:	4a7b      	ldr	r2, [pc, #492]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008b66:	430b      	orrs	r3, r1
 8008b68:	6513      	str	r3, [r2, #80]	@ 0x50
 8008b6a:	e003      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008b80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b84:	2300      	movs	r3, #0
 8008b86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008b8a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4313      	orrs	r3, r2
 8008b92:	d039      	beq.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b9a:	2b03      	cmp	r3, #3
 8008b9c:	d81c      	bhi.n	8008bd8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba4:	08008be1 	.word	0x08008be1
 8008ba8:	08008bb5 	.word	0x08008bb5
 8008bac:	08008bc3 	.word	0x08008bc3
 8008bb0:	08008be1 	.word	0x08008be1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bb4:	4b67      	ldr	r3, [pc, #412]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb8:	4a66      	ldr	r2, [pc, #408]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008bba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008bc0:	e00f      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bc6:	3308      	adds	r3, #8
 8008bc8:	2102      	movs	r1, #2
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f001 ffd4 	bl	800ab78 <RCCEx_PLL2_Config>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008bd6:	e004      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008bde:	e000      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d10a      	bne.n	8008c00 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008bea:	4b5a      	ldr	r3, [pc, #360]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bee:	f023 0103 	bic.w	r1, r3, #3
 8008bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bf8:	4a56      	ldr	r2, [pc, #344]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008bfa:	430b      	orrs	r3, r1
 8008bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008bfe:	e003      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008c14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c18:	2300      	movs	r3, #0
 8008c1a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c1e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008c22:	460b      	mov	r3, r1
 8008c24:	4313      	orrs	r3, r2
 8008c26:	f000 809f 	beq.w	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008c2a:	4b4b      	ldr	r3, [pc, #300]	@ (8008d58 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a4a      	ldr	r2, [pc, #296]	@ (8008d58 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008c30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008c36:	f7fa fceb 	bl	8003610 <HAL_GetTick>
 8008c3a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008c3e:	e00b      	b.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c40:	f7fa fce6 	bl	8003610 <HAL_GetTick>
 8008c44:	4602      	mov	r2, r0
 8008c46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008c4a:	1ad3      	subs	r3, r2, r3
 8008c4c:	2b64      	cmp	r3, #100	@ 0x64
 8008c4e:	d903      	bls.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008c50:	2303      	movs	r3, #3
 8008c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c56:	e005      	b.n	8008c64 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008c58:	4b3f      	ldr	r3, [pc, #252]	@ (8008d58 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d0ed      	beq.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8008c64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d179      	bne.n	8008d60 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008c6c:	4b39      	ldr	r3, [pc, #228]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008c6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c74:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008c78:	4053      	eors	r3, r2
 8008c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d015      	beq.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c82:	4b34      	ldr	r3, [pc, #208]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c8a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008c8e:	4b31      	ldr	r3, [pc, #196]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c92:	4a30      	ldr	r2, [pc, #192]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c98:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008c9a:	4b2e      	ldr	r3, [pc, #184]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c9e:	4a2d      	ldr	r2, [pc, #180]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ca0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ca4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008ca6:	4a2b      	ldr	r2, [pc, #172]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ca8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008cac:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cb2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008cb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cba:	d118      	bne.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cbc:	f7fa fca8 	bl	8003610 <HAL_GetTick>
 8008cc0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008cc4:	e00d      	b.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008cc6:	f7fa fca3 	bl	8003610 <HAL_GetTick>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008cd0:	1ad2      	subs	r2, r2, r3
 8008cd2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d903      	bls.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008ce0:	e005      	b.n	8008cee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ce6:	f003 0302 	and.w	r3, r3, #2
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d0eb      	beq.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8008cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d129      	bne.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cfa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d06:	d10e      	bne.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008d08:	4b12      	ldr	r3, [pc, #72]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d14:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008d18:	091a      	lsrs	r2, r3, #4
 8008d1a:	4b10      	ldr	r3, [pc, #64]	@ (8008d5c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d20:	430b      	orrs	r3, r1
 8008d22:	6113      	str	r3, [r2, #16]
 8008d24:	e005      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8008d26:	4b0b      	ldr	r3, [pc, #44]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d28:	691b      	ldr	r3, [r3, #16]
 8008d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008d30:	6113      	str	r3, [r2, #16]
 8008d32:	4b08      	ldr	r3, [pc, #32]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d34:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d3a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d42:	4a04      	ldr	r2, [pc, #16]	@ (8008d54 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008d44:	430b      	orrs	r3, r1
 8008d46:	6713      	str	r3, [r2, #112]	@ 0x70
 8008d48:	e00e      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8008d52:	e009      	b.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008d54:	58024400 	.word	0x58024400
 8008d58:	58024800 	.word	0x58024800
 8008d5c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d70:	f002 0301 	and.w	r3, r2, #1
 8008d74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d78:	2300      	movs	r3, #0
 8008d7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d7e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008d82:	460b      	mov	r3, r1
 8008d84:	4313      	orrs	r3, r2
 8008d86:	f000 8089 	beq.w	8008e9c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d90:	2b28      	cmp	r3, #40	@ 0x28
 8008d92:	d86b      	bhi.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8008d94:	a201      	add	r2, pc, #4	@ (adr r2, 8008d9c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9a:	bf00      	nop
 8008d9c:	08008e75 	.word	0x08008e75
 8008da0:	08008e6d 	.word	0x08008e6d
 8008da4:	08008e6d 	.word	0x08008e6d
 8008da8:	08008e6d 	.word	0x08008e6d
 8008dac:	08008e6d 	.word	0x08008e6d
 8008db0:	08008e6d 	.word	0x08008e6d
 8008db4:	08008e6d 	.word	0x08008e6d
 8008db8:	08008e6d 	.word	0x08008e6d
 8008dbc:	08008e41 	.word	0x08008e41
 8008dc0:	08008e6d 	.word	0x08008e6d
 8008dc4:	08008e6d 	.word	0x08008e6d
 8008dc8:	08008e6d 	.word	0x08008e6d
 8008dcc:	08008e6d 	.word	0x08008e6d
 8008dd0:	08008e6d 	.word	0x08008e6d
 8008dd4:	08008e6d 	.word	0x08008e6d
 8008dd8:	08008e6d 	.word	0x08008e6d
 8008ddc:	08008e57 	.word	0x08008e57
 8008de0:	08008e6d 	.word	0x08008e6d
 8008de4:	08008e6d 	.word	0x08008e6d
 8008de8:	08008e6d 	.word	0x08008e6d
 8008dec:	08008e6d 	.word	0x08008e6d
 8008df0:	08008e6d 	.word	0x08008e6d
 8008df4:	08008e6d 	.word	0x08008e6d
 8008df8:	08008e6d 	.word	0x08008e6d
 8008dfc:	08008e75 	.word	0x08008e75
 8008e00:	08008e6d 	.word	0x08008e6d
 8008e04:	08008e6d 	.word	0x08008e6d
 8008e08:	08008e6d 	.word	0x08008e6d
 8008e0c:	08008e6d 	.word	0x08008e6d
 8008e10:	08008e6d 	.word	0x08008e6d
 8008e14:	08008e6d 	.word	0x08008e6d
 8008e18:	08008e6d 	.word	0x08008e6d
 8008e1c:	08008e75 	.word	0x08008e75
 8008e20:	08008e6d 	.word	0x08008e6d
 8008e24:	08008e6d 	.word	0x08008e6d
 8008e28:	08008e6d 	.word	0x08008e6d
 8008e2c:	08008e6d 	.word	0x08008e6d
 8008e30:	08008e6d 	.word	0x08008e6d
 8008e34:	08008e6d 	.word	0x08008e6d
 8008e38:	08008e6d 	.word	0x08008e6d
 8008e3c:	08008e75 	.word	0x08008e75
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e44:	3308      	adds	r3, #8
 8008e46:	2101      	movs	r1, #1
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f001 fe95 	bl	800ab78 <RCCEx_PLL2_Config>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008e54:	e00f      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e5a:	3328      	adds	r3, #40	@ 0x28
 8008e5c:	2101      	movs	r1, #1
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f001 ff3c 	bl	800acdc <RCCEx_PLL3_Config>
 8008e64:	4603      	mov	r3, r0
 8008e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008e6a:	e004      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e72:	e000      	b.n	8008e76 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008e74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d10a      	bne.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008e7e:	4bbf      	ldr	r3, [pc, #764]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e82:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e8c:	4abb      	ldr	r2, [pc, #748]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008e8e:	430b      	orrs	r3, r1
 8008e90:	6553      	str	r3, [r2, #84]	@ 0x54
 8008e92:	e003      	b.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea4:	f002 0302 	and.w	r3, r2, #2
 8008ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008eac:	2300      	movs	r3, #0
 8008eae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008eb2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008eb6:	460b      	mov	r3, r1
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	d041      	beq.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ec0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008ec2:	2b05      	cmp	r3, #5
 8008ec4:	d824      	bhi.n	8008f10 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8008ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ecc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ecc:	08008f19 	.word	0x08008f19
 8008ed0:	08008ee5 	.word	0x08008ee5
 8008ed4:	08008efb 	.word	0x08008efb
 8008ed8:	08008f19 	.word	0x08008f19
 8008edc:	08008f19 	.word	0x08008f19
 8008ee0:	08008f19 	.word	0x08008f19
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ee8:	3308      	adds	r3, #8
 8008eea:	2101      	movs	r1, #1
 8008eec:	4618      	mov	r0, r3
 8008eee:	f001 fe43 	bl	800ab78 <RCCEx_PLL2_Config>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008ef8:	e00f      	b.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008efe:	3328      	adds	r3, #40	@ 0x28
 8008f00:	2101      	movs	r1, #1
 8008f02:	4618      	mov	r0, r3
 8008f04:	f001 feea 	bl	800acdc <RCCEx_PLL3_Config>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008f0e:	e004      	b.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f16:	e000      	b.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008f18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d10a      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008f22:	4b96      	ldr	r3, [pc, #600]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f26:	f023 0107 	bic.w	r1, r3, #7
 8008f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f30:	4a92      	ldr	r2, [pc, #584]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008f32:	430b      	orrs	r3, r1
 8008f34:	6553      	str	r3, [r2, #84]	@ 0x54
 8008f36:	e003      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f48:	f002 0304 	and.w	r3, r2, #4
 8008f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f50:	2300      	movs	r3, #0
 8008f52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f56:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	d044      	beq.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f68:	2b05      	cmp	r3, #5
 8008f6a:	d825      	bhi.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f74 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08008fc1 	.word	0x08008fc1
 8008f78:	08008f8d 	.word	0x08008f8d
 8008f7c:	08008fa3 	.word	0x08008fa3
 8008f80:	08008fc1 	.word	0x08008fc1
 8008f84:	08008fc1 	.word	0x08008fc1
 8008f88:	08008fc1 	.word	0x08008fc1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f90:	3308      	adds	r3, #8
 8008f92:	2101      	movs	r1, #1
 8008f94:	4618      	mov	r0, r3
 8008f96:	f001 fdef 	bl	800ab78 <RCCEx_PLL2_Config>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008fa0:	e00f      	b.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fa6:	3328      	adds	r3, #40	@ 0x28
 8008fa8:	2101      	movs	r1, #1
 8008faa:	4618      	mov	r0, r3
 8008fac:	f001 fe96 	bl	800acdc <RCCEx_PLL3_Config>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008fb6:	e004      	b.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fbe:	e000      	b.n	8008fc2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008fc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d10b      	bne.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008fca:	4b6c      	ldr	r3, [pc, #432]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fce:	f023 0107 	bic.w	r1, r3, #7
 8008fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fda:	4a68      	ldr	r2, [pc, #416]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008fdc:	430b      	orrs	r3, r1
 8008fde:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fe0:	e003      	b.n	8008fea <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff2:	f002 0320 	and.w	r3, r2, #32
 8008ff6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009000:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009004:	460b      	mov	r3, r1
 8009006:	4313      	orrs	r3, r2
 8009008:	d055      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800900a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800900e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009012:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009016:	d033      	beq.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009018:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800901c:	d82c      	bhi.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800901e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009022:	d02f      	beq.n	8009084 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009028:	d826      	bhi.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800902a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800902e:	d02b      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009030:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009034:	d820      	bhi.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800903a:	d012      	beq.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800903c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009040:	d81a      	bhi.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009042:	2b00      	cmp	r3, #0
 8009044:	d022      	beq.n	800908c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009046:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800904a:	d115      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800904c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009050:	3308      	adds	r3, #8
 8009052:	2100      	movs	r1, #0
 8009054:	4618      	mov	r0, r3
 8009056:	f001 fd8f 	bl	800ab78 <RCCEx_PLL2_Config>
 800905a:	4603      	mov	r3, r0
 800905c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009060:	e015      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009066:	3328      	adds	r3, #40	@ 0x28
 8009068:	2102      	movs	r1, #2
 800906a:	4618      	mov	r0, r3
 800906c:	f001 fe36 	bl	800acdc <RCCEx_PLL3_Config>
 8009070:	4603      	mov	r3, r0
 8009072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009076:	e00a      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800907e:	e006      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009080:	bf00      	nop
 8009082:	e004      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009084:	bf00      	nop
 8009086:	e002      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009088:	bf00      	nop
 800908a:	e000      	b.n	800908e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800908c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800908e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009092:	2b00      	cmp	r3, #0
 8009094:	d10b      	bne.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009096:	4b39      	ldr	r3, [pc, #228]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800909a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800909e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a6:	4a35      	ldr	r2, [pc, #212]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80090a8:	430b      	orrs	r3, r1
 80090aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80090ac:	e003      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80090b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090be:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80090c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80090c6:	2300      	movs	r3, #0
 80090c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80090cc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80090d0:	460b      	mov	r3, r1
 80090d2:	4313      	orrs	r3, r2
 80090d4:	d058      	beq.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80090d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80090de:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80090e2:	d033      	beq.n	800914c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80090e4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80090e8:	d82c      	bhi.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80090ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090ee:	d02f      	beq.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80090f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090f4:	d826      	bhi.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80090f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090fa:	d02b      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80090fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009100:	d820      	bhi.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009102:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009106:	d012      	beq.n	800912e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009108:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800910c:	d81a      	bhi.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800910e:	2b00      	cmp	r3, #0
 8009110:	d022      	beq.n	8009158 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009116:	d115      	bne.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800911c:	3308      	adds	r3, #8
 800911e:	2100      	movs	r1, #0
 8009120:	4618      	mov	r0, r3
 8009122:	f001 fd29 	bl	800ab78 <RCCEx_PLL2_Config>
 8009126:	4603      	mov	r3, r0
 8009128:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800912c:	e015      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800912e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009132:	3328      	adds	r3, #40	@ 0x28
 8009134:	2102      	movs	r1, #2
 8009136:	4618      	mov	r0, r3
 8009138:	f001 fdd0 	bl	800acdc <RCCEx_PLL3_Config>
 800913c:	4603      	mov	r3, r0
 800913e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009142:	e00a      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009144:	2301      	movs	r3, #1
 8009146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800914a:	e006      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800914c:	bf00      	nop
 800914e:	e004      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009150:	bf00      	nop
 8009152:	e002      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009154:	bf00      	nop
 8009156:	e000      	b.n	800915a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800915a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10e      	bne.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009162:	4b06      	ldr	r3, [pc, #24]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009166:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800916a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800916e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009172:	4a02      	ldr	r2, [pc, #8]	@ (800917c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009174:	430b      	orrs	r3, r1
 8009176:	6593      	str	r3, [r2, #88]	@ 0x58
 8009178:	e006      	b.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800917a:	bf00      	nop
 800917c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009180:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009184:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800918c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009190:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009194:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009198:	2300      	movs	r3, #0
 800919a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800919e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80091a2:	460b      	mov	r3, r1
 80091a4:	4313      	orrs	r3, r2
 80091a6:	d055      	beq.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80091a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80091b0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80091b4:	d033      	beq.n	800921e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80091b6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80091ba:	d82c      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80091bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c0:	d02f      	beq.n	8009222 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80091c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091c6:	d826      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80091c8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80091cc:	d02b      	beq.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80091ce:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80091d2:	d820      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80091d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091d8:	d012      	beq.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80091da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091de:	d81a      	bhi.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d022      	beq.n	800922a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80091e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091e8:	d115      	bne.n	8009216 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80091ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ee:	3308      	adds	r3, #8
 80091f0:	2100      	movs	r1, #0
 80091f2:	4618      	mov	r0, r3
 80091f4:	f001 fcc0 	bl	800ab78 <RCCEx_PLL2_Config>
 80091f8:	4603      	mov	r3, r0
 80091fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80091fe:	e015      	b.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009204:	3328      	adds	r3, #40	@ 0x28
 8009206:	2102      	movs	r1, #2
 8009208:	4618      	mov	r0, r3
 800920a:	f001 fd67 	bl	800acdc <RCCEx_PLL3_Config>
 800920e:	4603      	mov	r3, r0
 8009210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009214:	e00a      	b.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800921c:	e006      	b.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800921e:	bf00      	nop
 8009220:	e004      	b.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009222:	bf00      	nop
 8009224:	e002      	b.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009226:	bf00      	nop
 8009228:	e000      	b.n	800922c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800922a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800922c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009230:	2b00      	cmp	r3, #0
 8009232:	d10b      	bne.n	800924c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009234:	4ba1      	ldr	r3, [pc, #644]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009238:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800923c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009240:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009244:	4a9d      	ldr	r2, [pc, #628]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009246:	430b      	orrs	r3, r1
 8009248:	6593      	str	r3, [r2, #88]	@ 0x58
 800924a:	e003      	b.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800924c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009250:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	f002 0308 	and.w	r3, r2, #8
 8009260:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009264:	2300      	movs	r3, #0
 8009266:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800926a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800926e:	460b      	mov	r3, r1
 8009270:	4313      	orrs	r3, r2
 8009272:	d01e      	beq.n	80092b2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800927c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009280:	d10c      	bne.n	800929c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009286:	3328      	adds	r3, #40	@ 0x28
 8009288:	2102      	movs	r1, #2
 800928a:	4618      	mov	r0, r3
 800928c:	f001 fd26 	bl	800acdc <RCCEx_PLL3_Config>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d002      	beq.n	800929c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800929c:	4b87      	ldr	r3, [pc, #540]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800929e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092ac:	4a83      	ldr	r2, [pc, #524]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80092ae:	430b      	orrs	r3, r1
 80092b0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80092b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ba:	f002 0310 	and.w	r3, r2, #16
 80092be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80092c2:	2300      	movs	r3, #0
 80092c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80092c8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80092cc:	460b      	mov	r3, r1
 80092ce:	4313      	orrs	r3, r2
 80092d0:	d01e      	beq.n	8009310 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80092d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80092da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092de:	d10c      	bne.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80092e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092e4:	3328      	adds	r3, #40	@ 0x28
 80092e6:	2102      	movs	r1, #2
 80092e8:	4618      	mov	r0, r3
 80092ea:	f001 fcf7 	bl	800acdc <RCCEx_PLL3_Config>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d002      	beq.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80092fa:	4b70      	ldr	r3, [pc, #448]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80092fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009306:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800930a:	4a6c      	ldr	r2, [pc, #432]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800930c:	430b      	orrs	r3, r1
 800930e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009318:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800931c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009320:	2300      	movs	r3, #0
 8009322:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009326:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800932a:	460b      	mov	r3, r1
 800932c:	4313      	orrs	r3, r2
 800932e:	d03e      	beq.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009334:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009338:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800933c:	d022      	beq.n	8009384 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800933e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009342:	d81b      	bhi.n	800937c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009344:	2b00      	cmp	r3, #0
 8009346:	d003      	beq.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800934c:	d00b      	beq.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800934e:	e015      	b.n	800937c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009354:	3308      	adds	r3, #8
 8009356:	2100      	movs	r1, #0
 8009358:	4618      	mov	r0, r3
 800935a:	f001 fc0d 	bl	800ab78 <RCCEx_PLL2_Config>
 800935e:	4603      	mov	r3, r0
 8009360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009364:	e00f      	b.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800936a:	3328      	adds	r3, #40	@ 0x28
 800936c:	2102      	movs	r1, #2
 800936e:	4618      	mov	r0, r3
 8009370:	f001 fcb4 	bl	800acdc <RCCEx_PLL3_Config>
 8009374:	4603      	mov	r3, r0
 8009376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800937a:	e004      	b.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009382:	e000      	b.n	8009386 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009384:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10b      	bne.n	80093a6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800938e:	4b4b      	ldr	r3, [pc, #300]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009392:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800939a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800939e:	4a47      	ldr	r2, [pc, #284]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80093a0:	430b      	orrs	r3, r1
 80093a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80093a4:	e003      	b.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80093ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80093ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80093bc:	2300      	movs	r3, #0
 80093be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80093c0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80093c4:	460b      	mov	r3, r1
 80093c6:	4313      	orrs	r3, r2
 80093c8:	d03b      	beq.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80093ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80093d6:	d01f      	beq.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80093d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80093dc:	d818      	bhi.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80093de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093e2:	d003      	beq.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80093e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80093e8:	d007      	beq.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80093ea:	e011      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093ec:	4b33      	ldr	r3, [pc, #204]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80093ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f0:	4a32      	ldr	r2, [pc, #200]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80093f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80093f8:	e00f      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80093fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093fe:	3328      	adds	r3, #40	@ 0x28
 8009400:	2101      	movs	r1, #1
 8009402:	4618      	mov	r0, r3
 8009404:	f001 fc6a 	bl	800acdc <RCCEx_PLL3_Config>
 8009408:	4603      	mov	r3, r0
 800940a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800940e:	e004      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009416:	e000      	b.n	800941a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800941a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10b      	bne.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009422:	4b26      	ldr	r3, [pc, #152]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009426:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800942a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800942e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009432:	4a22      	ldr	r2, [pc, #136]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009434:	430b      	orrs	r3, r1
 8009436:	6553      	str	r3, [r2, #84]	@ 0x54
 8009438:	e003      	b.n	8009442 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800943a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800943e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800944e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009450:	2300      	movs	r3, #0
 8009452:	677b      	str	r3, [r7, #116]	@ 0x74
 8009454:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009458:	460b      	mov	r3, r1
 800945a:	4313      	orrs	r3, r2
 800945c:	d034      	beq.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800945e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009464:	2b00      	cmp	r3, #0
 8009466:	d003      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800946c:	d007      	beq.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800946e:	e011      	b.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009470:	4b12      	ldr	r3, [pc, #72]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009474:	4a11      	ldr	r2, [pc, #68]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009476:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800947a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800947c:	e00e      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800947e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009482:	3308      	adds	r3, #8
 8009484:	2102      	movs	r1, #2
 8009486:	4618      	mov	r0, r3
 8009488:	f001 fb76 	bl	800ab78 <RCCEx_PLL2_Config>
 800948c:	4603      	mov	r3, r0
 800948e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009492:	e003      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800949a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800949c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10d      	bne.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80094a4:	4b05      	ldr	r3, [pc, #20]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80094a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094a8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80094ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094b2:	4a02      	ldr	r2, [pc, #8]	@ (80094bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80094b4:	430b      	orrs	r3, r1
 80094b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80094b8:	e006      	b.n	80094c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80094ba:	bf00      	nop
 80094bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80094c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80094d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094d6:	2300      	movs	r3, #0
 80094d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80094da:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80094de:	460b      	mov	r3, r1
 80094e0:	4313      	orrs	r3, r2
 80094e2:	d00c      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80094e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e8:	3328      	adds	r3, #40	@ 0x28
 80094ea:	2102      	movs	r1, #2
 80094ec:	4618      	mov	r0, r3
 80094ee:	f001 fbf5 	bl	800acdc <RCCEx_PLL3_Config>
 80094f2:	4603      	mov	r3, r0
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d002      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80094fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009506:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800950a:	663b      	str	r3, [r7, #96]	@ 0x60
 800950c:	2300      	movs	r3, #0
 800950e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009510:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009514:	460b      	mov	r3, r1
 8009516:	4313      	orrs	r3, r2
 8009518:	d038      	beq.n	800958c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800951a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800951e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009522:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009526:	d018      	beq.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009528:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800952c:	d811      	bhi.n	8009552 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800952e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009532:	d014      	beq.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009538:	d80b      	bhi.n	8009552 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800953a:	2b00      	cmp	r3, #0
 800953c:	d011      	beq.n	8009562 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800953e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009542:	d106      	bne.n	8009552 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009544:	4bc3      	ldr	r3, [pc, #780]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009548:	4ac2      	ldr	r2, [pc, #776]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800954a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800954e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009550:	e008      	b.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009558:	e004      	b.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800955a:	bf00      	nop
 800955c:	e002      	b.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800955e:	bf00      	nop
 8009560:	e000      	b.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009562:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009564:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009568:	2b00      	cmp	r3, #0
 800956a:	d10b      	bne.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800956c:	4bb9      	ldr	r3, [pc, #740]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800956e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009570:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009578:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800957c:	4ab5      	ldr	r2, [pc, #724]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800957e:	430b      	orrs	r3, r1
 8009580:	6553      	str	r3, [r2, #84]	@ 0x54
 8009582:	e003      	b.n	800958c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800958c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009594:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009598:	65bb      	str	r3, [r7, #88]	@ 0x58
 800959a:	2300      	movs	r3, #0
 800959c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800959e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80095a2:	460b      	mov	r3, r1
 80095a4:	4313      	orrs	r3, r2
 80095a6:	d009      	beq.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80095a8:	4baa      	ldr	r3, [pc, #680]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80095aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80095b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80095b6:	4aa7      	ldr	r2, [pc, #668]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80095b8:	430b      	orrs	r3, r1
 80095ba:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80095bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80095c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80095ca:	2300      	movs	r3, #0
 80095cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80095ce:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80095d2:	460b      	mov	r3, r1
 80095d4:	4313      	orrs	r3, r2
 80095d6:	d00a      	beq.n	80095ee <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80095d8:	4b9e      	ldr	r3, [pc, #632]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80095da:	691b      	ldr	r3, [r3, #16]
 80095dc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80095e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095e4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80095e8:	4a9a      	ldr	r2, [pc, #616]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80095ea:	430b      	orrs	r3, r1
 80095ec:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80095ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80095fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095fc:	2300      	movs	r3, #0
 80095fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009600:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009604:	460b      	mov	r3, r1
 8009606:	4313      	orrs	r3, r2
 8009608:	d009      	beq.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800960a:	4b92      	ldr	r3, [pc, #584]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800960c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800960e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009618:	4a8e      	ldr	r2, [pc, #568]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800961a:	430b      	orrs	r3, r1
 800961c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800961e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009626:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800962a:	643b      	str	r3, [r7, #64]	@ 0x40
 800962c:	2300      	movs	r3, #0
 800962e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009630:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009634:	460b      	mov	r3, r1
 8009636:	4313      	orrs	r3, r2
 8009638:	d00e      	beq.n	8009658 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800963a:	4b86      	ldr	r3, [pc, #536]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	4a85      	ldr	r2, [pc, #532]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009640:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009644:	6113      	str	r3, [r2, #16]
 8009646:	4b83      	ldr	r3, [pc, #524]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009648:	6919      	ldr	r1, [r3, #16]
 800964a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800964e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009652:	4a80      	ldr	r2, [pc, #512]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009654:	430b      	orrs	r3, r1
 8009656:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800965c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009660:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009664:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009666:	2300      	movs	r3, #0
 8009668:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800966a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800966e:	460b      	mov	r3, r1
 8009670:	4313      	orrs	r3, r2
 8009672:	d009      	beq.n	8009688 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009674:	4b77      	ldr	r3, [pc, #476]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009678:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800967c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009682:	4a74      	ldr	r2, [pc, #464]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009684:	430b      	orrs	r3, r1
 8009686:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800968c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009690:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009694:	633b      	str	r3, [r7, #48]	@ 0x30
 8009696:	2300      	movs	r3, #0
 8009698:	637b      	str	r3, [r7, #52]	@ 0x34
 800969a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800969e:	460b      	mov	r3, r1
 80096a0:	4313      	orrs	r3, r2
 80096a2:	d00a      	beq.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80096a4:	4b6b      	ldr	r3, [pc, #428]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80096a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096a8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80096ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096b4:	4a67      	ldr	r2, [pc, #412]	@ (8009854 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80096b6:	430b      	orrs	r3, r1
 80096b8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80096ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c2:	2100      	movs	r1, #0
 80096c4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096cc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80096d0:	460b      	mov	r3, r1
 80096d2:	4313      	orrs	r3, r2
 80096d4:	d011      	beq.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096da:	3308      	adds	r3, #8
 80096dc:	2100      	movs	r1, #0
 80096de:	4618      	mov	r0, r3
 80096e0:	f001 fa4a 	bl	800ab78 <RCCEx_PLL2_Config>
 80096e4:	4603      	mov	r3, r0
 80096e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80096ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d003      	beq.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80096fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009702:	2100      	movs	r1, #0
 8009704:	6239      	str	r1, [r7, #32]
 8009706:	f003 0302 	and.w	r3, r3, #2
 800970a:	627b      	str	r3, [r7, #36]	@ 0x24
 800970c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009710:	460b      	mov	r3, r1
 8009712:	4313      	orrs	r3, r2
 8009714:	d011      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800971a:	3308      	adds	r3, #8
 800971c:	2101      	movs	r1, #1
 800971e:	4618      	mov	r0, r3
 8009720:	f001 fa2a 	bl	800ab78 <RCCEx_PLL2_Config>
 8009724:	4603      	mov	r3, r0
 8009726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800972a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800972e:	2b00      	cmp	r3, #0
 8009730:	d003      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009736:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800973a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800973e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009742:	2100      	movs	r1, #0
 8009744:	61b9      	str	r1, [r7, #24]
 8009746:	f003 0304 	and.w	r3, r3, #4
 800974a:	61fb      	str	r3, [r7, #28]
 800974c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009750:	460b      	mov	r3, r1
 8009752:	4313      	orrs	r3, r2
 8009754:	d011      	beq.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800975a:	3308      	adds	r3, #8
 800975c:	2102      	movs	r1, #2
 800975e:	4618      	mov	r0, r3
 8009760:	f001 fa0a 	bl	800ab78 <RCCEx_PLL2_Config>
 8009764:	4603      	mov	r3, r0
 8009766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800976a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800976e:	2b00      	cmp	r3, #0
 8009770:	d003      	beq.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009772:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009776:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800977a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800977e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009782:	2100      	movs	r1, #0
 8009784:	6139      	str	r1, [r7, #16]
 8009786:	f003 0308 	and.w	r3, r3, #8
 800978a:	617b      	str	r3, [r7, #20]
 800978c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009790:	460b      	mov	r3, r1
 8009792:	4313      	orrs	r3, r2
 8009794:	d011      	beq.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800979a:	3328      	adds	r3, #40	@ 0x28
 800979c:	2100      	movs	r1, #0
 800979e:	4618      	mov	r0, r3
 80097a0:	f001 fa9c 	bl	800acdc <RCCEx_PLL3_Config>
 80097a4:	4603      	mov	r3, r0
 80097a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80097aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d003      	beq.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80097ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c2:	2100      	movs	r1, #0
 80097c4:	60b9      	str	r1, [r7, #8]
 80097c6:	f003 0310 	and.w	r3, r3, #16
 80097ca:	60fb      	str	r3, [r7, #12]
 80097cc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80097d0:	460b      	mov	r3, r1
 80097d2:	4313      	orrs	r3, r2
 80097d4:	d011      	beq.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80097d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097da:	3328      	adds	r3, #40	@ 0x28
 80097dc:	2101      	movs	r1, #1
 80097de:	4618      	mov	r0, r3
 80097e0:	f001 fa7c 	bl	800acdc <RCCEx_PLL3_Config>
 80097e4:	4603      	mov	r3, r0
 80097e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80097ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d003      	beq.n	80097fa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80097fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009802:	2100      	movs	r1, #0
 8009804:	6039      	str	r1, [r7, #0]
 8009806:	f003 0320 	and.w	r3, r3, #32
 800980a:	607b      	str	r3, [r7, #4]
 800980c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009810:	460b      	mov	r3, r1
 8009812:	4313      	orrs	r3, r2
 8009814:	d011      	beq.n	800983a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800981a:	3328      	adds	r3, #40	@ 0x28
 800981c:	2102      	movs	r1, #2
 800981e:	4618      	mov	r0, r3
 8009820:	f001 fa5c 	bl	800acdc <RCCEx_PLL3_Config>
 8009824:	4603      	mov	r3, r0
 8009826:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800982a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800982e:	2b00      	cmp	r3, #0
 8009830:	d003      	beq.n	800983a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009836:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800983a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800983e:	2b00      	cmp	r3, #0
 8009840:	d101      	bne.n	8009846 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	e000      	b.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8009846:	2301      	movs	r3, #1
}
 8009848:	4618      	mov	r0, r3
 800984a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800984e:	46bd      	mov	sp, r7
 8009850:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009854:	58024400 	.word	0x58024400

08009858 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b090      	sub	sp, #64	@ 0x40
 800985c:	af00      	add	r7, sp, #0
 800985e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009862:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009866:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800986a:	430b      	orrs	r3, r1
 800986c:	f040 8094 	bne.w	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009870:	4b9e      	ldr	r3, [pc, #632]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009874:	f003 0307 	and.w	r3, r3, #7
 8009878:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	2b04      	cmp	r3, #4
 800987e:	f200 8087 	bhi.w	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009882:	a201      	add	r2, pc, #4	@ (adr r2, 8009888 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009888:	0800989d 	.word	0x0800989d
 800988c:	080098c5 	.word	0x080098c5
 8009890:	080098ed 	.word	0x080098ed
 8009894:	08009989 	.word	0x08009989
 8009898:	08009915 	.word	0x08009915
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800989c:	4b93      	ldr	r3, [pc, #588]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098a8:	d108      	bne.n	80098bc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80098aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098ae:	4618      	mov	r0, r3
 80098b0:	f001 f810 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80098b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098b8:	f000 bd45 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098bc:	2300      	movs	r3, #0
 80098be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098c0:	f000 bd41 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80098c4:	4b89      	ldr	r3, [pc, #548]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098d0:	d108      	bne.n	80098e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098d2:	f107 0318 	add.w	r3, r7, #24
 80098d6:	4618      	mov	r0, r3
 80098d8:	f000 fd54 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80098dc:	69bb      	ldr	r3, [r7, #24]
 80098de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80098e0:	f000 bd31 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80098e4:	2300      	movs	r3, #0
 80098e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098e8:	f000 bd2d 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80098ec:	4b7f      	ldr	r3, [pc, #508]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098f8:	d108      	bne.n	800990c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098fa:	f107 030c 	add.w	r3, r7, #12
 80098fe:	4618      	mov	r0, r3
 8009900:	f000 fe94 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009908:	f000 bd1d 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800990c:	2300      	movs	r3, #0
 800990e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009910:	f000 bd19 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009914:	4b75      	ldr	r3, [pc, #468]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009918:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800991c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800991e:	4b73      	ldr	r3, [pc, #460]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f003 0304 	and.w	r3, r3, #4
 8009926:	2b04      	cmp	r3, #4
 8009928:	d10c      	bne.n	8009944 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800992a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800992c:	2b00      	cmp	r3, #0
 800992e:	d109      	bne.n	8009944 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009930:	4b6e      	ldr	r3, [pc, #440]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	08db      	lsrs	r3, r3, #3
 8009936:	f003 0303 	and.w	r3, r3, #3
 800993a:	4a6d      	ldr	r2, [pc, #436]	@ (8009af0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800993c:	fa22 f303 	lsr.w	r3, r2, r3
 8009940:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009942:	e01f      	b.n	8009984 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009944:	4b69      	ldr	r3, [pc, #420]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800994c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009950:	d106      	bne.n	8009960 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8009952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009954:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009958:	d102      	bne.n	8009960 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800995a:	4b66      	ldr	r3, [pc, #408]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800995c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800995e:	e011      	b.n	8009984 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009960:	4b62      	ldr	r3, [pc, #392]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009968:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800996c:	d106      	bne.n	800997c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800996e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009974:	d102      	bne.n	800997c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009976:	4b60      	ldr	r3, [pc, #384]	@ (8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009978:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800997a:	e003      	b.n	8009984 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800997c:	2300      	movs	r3, #0
 800997e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009980:	f000 bce1 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009984:	f000 bcdf 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009988:	4b5c      	ldr	r3, [pc, #368]	@ (8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800998a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800998c:	f000 bcdb 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009990:	2300      	movs	r3, #0
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009994:	f000 bcd7 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800999c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80099a0:	430b      	orrs	r3, r1
 80099a2:	f040 80ad 	bne.w	8009b00 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80099a6:	4b51      	ldr	r3, [pc, #324]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80099a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099aa:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80099ae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80099b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099b6:	d056      	beq.n	8009a66 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80099b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099be:	f200 8090 	bhi.w	8009ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80099c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c4:	2bc0      	cmp	r3, #192	@ 0xc0
 80099c6:	f000 8088 	beq.w	8009ada <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80099ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099cc:	2bc0      	cmp	r3, #192	@ 0xc0
 80099ce:	f200 8088 	bhi.w	8009ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80099d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d4:	2b80      	cmp	r3, #128	@ 0x80
 80099d6:	d032      	beq.n	8009a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80099d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099da:	2b80      	cmp	r3, #128	@ 0x80
 80099dc:	f200 8081 	bhi.w	8009ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80099e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d003      	beq.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80099e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e8:	2b40      	cmp	r3, #64	@ 0x40
 80099ea:	d014      	beq.n	8009a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80099ec:	e079      	b.n	8009ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80099ee:	4b3f      	ldr	r3, [pc, #252]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80099fa:	d108      	bne.n	8009a0e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80099fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a00:	4618      	mov	r0, r3
 8009a02:	f000 ff67 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a0a:	f000 bc9c 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a12:	f000 bc98 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009a16:	4b35      	ldr	r3, [pc, #212]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a22:	d108      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a24:	f107 0318 	add.w	r3, r7, #24
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 fcab 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a32:	f000 bc88 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009a36:	2300      	movs	r3, #0
 8009a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a3a:	f000 bc84 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a4a:	d108      	bne.n	8009a5e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a4c:	f107 030c 	add.w	r3, r7, #12
 8009a50:	4618      	mov	r0, r3
 8009a52:	f000 fdeb 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009a5a:	f000 bc74 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a62:	f000 bc70 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009a66:	4b21      	ldr	r3, [pc, #132]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009a6e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009a70:	4b1e      	ldr	r3, [pc, #120]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f003 0304 	and.w	r3, r3, #4
 8009a78:	2b04      	cmp	r3, #4
 8009a7a:	d10c      	bne.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8009a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d109      	bne.n	8009a96 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009a82:	4b1a      	ldr	r3, [pc, #104]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	08db      	lsrs	r3, r3, #3
 8009a88:	f003 0303 	and.w	r3, r3, #3
 8009a8c:	4a18      	ldr	r2, [pc, #96]	@ (8009af0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a94:	e01f      	b.n	8009ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009a96:	4b15      	ldr	r3, [pc, #84]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009aa2:	d106      	bne.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8009aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009aaa:	d102      	bne.n	8009ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009aac:	4b11      	ldr	r3, [pc, #68]	@ (8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8009aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ab0:	e011      	b.n	8009ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8009aec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009aba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009abe:	d106      	bne.n	8009ace <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ac2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ac6:	d102      	bne.n	8009ace <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8009af8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009acc:	e003      	b.n	8009ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009ad2:	f000 bc38 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009ad6:	f000 bc36 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009ada:	4b08      	ldr	r3, [pc, #32]	@ (8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8009adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ade:	f000 bc32 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ae6:	f000 bc2e 	b.w	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009aea:	bf00      	nop
 8009aec:	58024400 	.word	0x58024400
 8009af0:	03d09000 	.word	0x03d09000
 8009af4:	003d0900 	.word	0x003d0900
 8009af8:	017d7840 	.word	0x017d7840
 8009afc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009b00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b04:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009b08:	430b      	orrs	r3, r1
 8009b0a:	f040 809c 	bne.w	8009c46 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8009b0e:	4b9e      	ldr	r3, [pc, #632]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b12:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009b16:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009b1e:	d054      	beq.n	8009bca <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8009b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009b26:	f200 808b 	bhi.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009b30:	f000 8083 	beq.w	8009c3a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8009b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b36:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009b3a:	f200 8081 	bhi.w	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009b44:	d02f      	beq.n	8009ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8009b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009b4c:	d878      	bhi.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8009b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d004      	beq.n	8009b5e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8009b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009b5a:	d012      	beq.n	8009b82 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8009b5c:	e070      	b.n	8009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009b5e:	4b8a      	ldr	r3, [pc, #552]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b6a:	d107      	bne.n	8009b7c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b70:	4618      	mov	r0, r3
 8009b72:	f000 feaf 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b7a:	e3e4      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b80:	e3e1      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009b82:	4b81      	ldr	r3, [pc, #516]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b8e:	d107      	bne.n	8009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b90:	f107 0318 	add.w	r3, r7, #24
 8009b94:	4618      	mov	r0, r3
 8009b96:	f000 fbf5 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009b9e:	e3d2      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ba4:	e3cf      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ba6:	4b78      	ldr	r3, [pc, #480]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bb2:	d107      	bne.n	8009bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bb4:	f107 030c 	add.w	r3, r7, #12
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f000 fd37 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009bc2:	e3c0      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bc8:	e3bd      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009bca:	4b6f      	ldr	r3, [pc, #444]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009bd2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009bd4:	4b6c      	ldr	r3, [pc, #432]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0304 	and.w	r3, r3, #4
 8009bdc:	2b04      	cmp	r3, #4
 8009bde:	d10c      	bne.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d109      	bne.n	8009bfa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009be6:	4b68      	ldr	r3, [pc, #416]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	08db      	lsrs	r3, r3, #3
 8009bec:	f003 0303 	and.w	r3, r3, #3
 8009bf0:	4a66      	ldr	r2, [pc, #408]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bf8:	e01e      	b.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009bfa:	4b63      	ldr	r3, [pc, #396]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c06:	d106      	bne.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c0e:	d102      	bne.n	8009c16 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009c10:	4b5f      	ldr	r3, [pc, #380]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c14:	e010      	b.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009c16:	4b5c      	ldr	r3, [pc, #368]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c22:	d106      	bne.n	8009c32 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8009c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c2a:	d102      	bne.n	8009c32 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009c2c:	4b59      	ldr	r3, [pc, #356]	@ (8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c30:	e002      	b.n	8009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009c32:	2300      	movs	r3, #0
 8009c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009c36:	e386      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009c38:	e385      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009c3a:	4b57      	ldr	r3, [pc, #348]	@ (8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c3e:	e382      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009c40:	2300      	movs	r3, #0
 8009c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c44:	e37f      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009c46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c4a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009c4e:	430b      	orrs	r3, r1
 8009c50:	f040 80a7 	bne.w	8009da2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8009c54:	4b4c      	ldr	r3, [pc, #304]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c58:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009c5c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009c64:	d055      	beq.n	8009d12 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8009c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009c6c:	f200 8096 	bhi.w	8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009c76:	f000 8084 	beq.w	8009d82 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009c80:	f200 808c 	bhi.w	8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c8a:	d030      	beq.n	8009cee <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8009c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009c92:	f200 8083 	bhi.w	8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d004      	beq.n	8009ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ca2:	d012      	beq.n	8009cca <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8009ca4:	e07a      	b.n	8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009ca6:	4b38      	ldr	r3, [pc, #224]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009cb2:	d107      	bne.n	8009cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009cb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f000 fe0b 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009cc2:	e340      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cc8:	e33d      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009cca:	4b2f      	ldr	r3, [pc, #188]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009cd6:	d107      	bne.n	8009ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009cd8:	f107 0318 	add.w	r3, r7, #24
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f000 fb51 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009ce2:	69bb      	ldr	r3, [r7, #24]
 8009ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ce6:	e32e      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cec:	e32b      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009cee:	4b26      	ldr	r3, [pc, #152]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009cf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009cfa:	d107      	bne.n	8009d0c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cfc:	f107 030c 	add.w	r3, r7, #12
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fc93 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d0a:	e31c      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d10:	e319      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d12:	4b1d      	ldr	r3, [pc, #116]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009d1a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f003 0304 	and.w	r3, r3, #4
 8009d24:	2b04      	cmp	r3, #4
 8009d26:	d10c      	bne.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8009d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d109      	bne.n	8009d42 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d2e:	4b16      	ldr	r3, [pc, #88]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	08db      	lsrs	r3, r3, #3
 8009d34:	f003 0303 	and.w	r3, r3, #3
 8009d38:	4a14      	ldr	r2, [pc, #80]	@ (8009d8c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d40:	e01e      	b.n	8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009d42:	4b11      	ldr	r3, [pc, #68]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d4e:	d106      	bne.n	8009d5e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8009d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d56:	d102      	bne.n	8009d5e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009d58:	4b0d      	ldr	r3, [pc, #52]	@ (8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8009d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d5c:	e010      	b.n	8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d6a:	d106      	bne.n	8009d7a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8009d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d72:	d102      	bne.n	8009d7a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009d74:	4b07      	ldr	r3, [pc, #28]	@ (8009d94 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d78:	e002      	b.n	8009d80 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009d7e:	e2e2      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009d80:	e2e1      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009d82:	4b05      	ldr	r3, [pc, #20]	@ (8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d86:	e2de      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009d88:	58024400 	.word	0x58024400
 8009d8c:	03d09000 	.word	0x03d09000
 8009d90:	003d0900 	.word	0x003d0900
 8009d94:	017d7840 	.word	0x017d7840
 8009d98:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009da0:	e2d1      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009da6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009daa:	430b      	orrs	r3, r1
 8009dac:	f040 809c 	bne.w	8009ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009db0:	4b93      	ldr	r3, [pc, #588]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009db4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009db8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009dc0:	d054      	beq.n	8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8009dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009dc8:	f200 808b 	bhi.w	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009dd2:	f000 8083 	beq.w	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8009dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009ddc:	f200 8081 	bhi.w	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009de6:	d02f      	beq.n	8009e48 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009dee:	d878      	bhi.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d004      	beq.n	8009e00 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009dfc:	d012      	beq.n	8009e24 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8009dfe:	e070      	b.n	8009ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009e00:	4b7f      	ldr	r3, [pc, #508]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009e0c:	d107      	bne.n	8009e1e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e12:	4618      	mov	r0, r3
 8009e14:	f000 fd5e 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e1c:	e293      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e22:	e290      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e24:	4b76      	ldr	r3, [pc, #472]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e30:	d107      	bne.n	8009e42 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e32:	f107 0318 	add.w	r3, r7, #24
 8009e36:	4618      	mov	r0, r3
 8009e38:	f000 faa4 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e40:	e281      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e42:	2300      	movs	r3, #0
 8009e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e46:	e27e      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009e48:	4b6d      	ldr	r3, [pc, #436]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e54:	d107      	bne.n	8009e66 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e56:	f107 030c 	add.w	r3, r7, #12
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f000 fbe6 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e64:	e26f      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e66:	2300      	movs	r3, #0
 8009e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e6a:	e26c      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009e6c:	4b64      	ldr	r3, [pc, #400]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e70:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009e74:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009e76:	4b62      	ldr	r3, [pc, #392]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f003 0304 	and.w	r3, r3, #4
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	d10c      	bne.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8009e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d109      	bne.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e88:	4b5d      	ldr	r3, [pc, #372]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	08db      	lsrs	r3, r3, #3
 8009e8e:	f003 0303 	and.w	r3, r3, #3
 8009e92:	4a5c      	ldr	r2, [pc, #368]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009e94:	fa22 f303 	lsr.w	r3, r2, r3
 8009e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e9a:	e01e      	b.n	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009e9c:	4b58      	ldr	r3, [pc, #352]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ea4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ea8:	d106      	bne.n	8009eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8009eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009eb0:	d102      	bne.n	8009eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009eb2:	4b55      	ldr	r3, [pc, #340]	@ (800a008 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009eb6:	e010      	b.n	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009eb8:	4b51      	ldr	r3, [pc, #324]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ec0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ec4:	d106      	bne.n	8009ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8009ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ec8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ecc:	d102      	bne.n	8009ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009ece:	4b4f      	ldr	r3, [pc, #316]	@ (800a00c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ed2:	e002      	b.n	8009eda <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009ed8:	e235      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009eda:	e234      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009edc:	4b4c      	ldr	r3, [pc, #304]	@ (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8009ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ee0:	e231      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ee6:	e22e      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009eec:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009ef0:	430b      	orrs	r3, r1
 8009ef2:	f040 808f 	bne.w	800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009ef6:	4b42      	ldr	r3, [pc, #264]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009ef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009efa:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009efe:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f02:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f06:	d06b      	beq.n	8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f0e:	d874      	bhi.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009f16:	d056      	beq.n	8009fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009f1e:	d86c      	bhi.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009f26:	d03b      	beq.n	8009fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009f2e:	d864      	bhi.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f36:	d021      	beq.n	8009f7c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f3e:	d85c      	bhi.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d004      	beq.n	8009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8009f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f4c:	d004      	beq.n	8009f58 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8009f4e:	e054      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009f50:	f7fe fa4c 	bl	80083ec <HAL_RCC_GetPCLK1Freq>
 8009f54:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f56:	e1f6      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009f58:	4b29      	ldr	r3, [pc, #164]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f64:	d107      	bne.n	8009f76 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f66:	f107 0318 	add.w	r3, r7, #24
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f000 fa0a 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f74:	e1e7      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f76:	2300      	movs	r3, #0
 8009f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f7a:	e1e4      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009f7c:	4b20      	ldr	r3, [pc, #128]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f88:	d107      	bne.n	8009f9a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f8a:	f107 030c 	add.w	r3, r7, #12
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f000 fb4c 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f98:	e1d5      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f9e:	e1d2      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009fa0:	4b17      	ldr	r3, [pc, #92]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f003 0304 	and.w	r3, r3, #4
 8009fa8:	2b04      	cmp	r3, #4
 8009faa:	d109      	bne.n	8009fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009fac:	4b14      	ldr	r3, [pc, #80]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	08db      	lsrs	r3, r3, #3
 8009fb2:	f003 0303 	and.w	r3, r3, #3
 8009fb6:	4a13      	ldr	r2, [pc, #76]	@ (800a004 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009fb8:	fa22 f303 	lsr.w	r3, r2, r3
 8009fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fbe:	e1c2      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fc4:	e1bf      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009fc6:	4b0e      	ldr	r3, [pc, #56]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fd2:	d102      	bne.n	8009fda <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8009fd4:	4b0c      	ldr	r3, [pc, #48]	@ (800a008 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fd8:	e1b5      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fde:	e1b2      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009fe0:	4b07      	ldr	r3, [pc, #28]	@ (800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009fe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009fec:	d102      	bne.n	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8009fee:	4b07      	ldr	r3, [pc, #28]	@ (800a00c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ff2:	e1a8      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ff8:	e1a5      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ffe:	e1a2      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a000:	58024400 	.word	0x58024400
 800a004:	03d09000 	.word	0x03d09000
 800a008:	003d0900 	.word	0x003d0900
 800a00c:	017d7840 	.word	0x017d7840
 800a010:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a014:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a018:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a01c:	430b      	orrs	r3, r1
 800a01e:	d173      	bne.n	800a108 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a020:	4b9c      	ldr	r3, [pc, #624]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a024:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a028:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a030:	d02f      	beq.n	800a092 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a034:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a038:	d863      	bhi.n	800a102 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d004      	beq.n	800a04a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a046:	d012      	beq.n	800a06e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a048:	e05b      	b.n	800a102 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a04a:	4b92      	ldr	r3, [pc, #584]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a052:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a056:	d107      	bne.n	800a068 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a058:	f107 0318 	add.w	r3, r7, #24
 800a05c:	4618      	mov	r0, r3
 800a05e:	f000 f991 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a066:	e16e      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a068:	2300      	movs	r3, #0
 800a06a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a06c:	e16b      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a06e:	4b89      	ldr	r3, [pc, #548]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a076:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a07a:	d107      	bne.n	800a08c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a07c:	f107 030c 	add.w	r3, r7, #12
 800a080:	4618      	mov	r0, r3
 800a082:	f000 fad3 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a08a:	e15c      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a08c:	2300      	movs	r3, #0
 800a08e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a090:	e159      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a092:	4b80      	ldr	r3, [pc, #512]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a096:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a09a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a09c:	4b7d      	ldr	r3, [pc, #500]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 0304 	and.w	r3, r3, #4
 800a0a4:	2b04      	cmp	r3, #4
 800a0a6:	d10c      	bne.n	800a0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a0a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d109      	bne.n	800a0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a0ae:	4b79      	ldr	r3, [pc, #484]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	08db      	lsrs	r3, r3, #3
 800a0b4:	f003 0303 	and.w	r3, r3, #3
 800a0b8:	4a77      	ldr	r2, [pc, #476]	@ (800a298 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a0ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a0be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0c0:	e01e      	b.n	800a100 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a0c2:	4b74      	ldr	r3, [pc, #464]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0ce:	d106      	bne.n	800a0de <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a0d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0d6:	d102      	bne.n	800a0de <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a0d8:	4b70      	ldr	r3, [pc, #448]	@ (800a29c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0dc:	e010      	b.n	800a100 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a0de:	4b6d      	ldr	r3, [pc, #436]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0ea:	d106      	bne.n	800a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a0ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0f2:	d102      	bne.n	800a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a0f4:	4b6a      	ldr	r3, [pc, #424]	@ (800a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a0f8:	e002      	b.n	800a100 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a0fe:	e122      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a100:	e121      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a102:	2300      	movs	r3, #0
 800a104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a106:	e11e      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a10c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a110:	430b      	orrs	r3, r1
 800a112:	d133      	bne.n	800a17c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a114:	4b5f      	ldr	r3, [pc, #380]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a118:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a11c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a120:	2b00      	cmp	r3, #0
 800a122:	d004      	beq.n	800a12e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a12a:	d012      	beq.n	800a152 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800a12c:	e023      	b.n	800a176 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a12e:	4b59      	ldr	r3, [pc, #356]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a136:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a13a:	d107      	bne.n	800a14c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a13c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fbc7 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a14a:	e0fc      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a14c:	2300      	movs	r3, #0
 800a14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a150:	e0f9      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a152:	4b50      	ldr	r3, [pc, #320]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a15a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a15e:	d107      	bne.n	800a170 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a160:	f107 0318 	add.w	r3, r7, #24
 800a164:	4618      	mov	r0, r3
 800a166:	f000 f90d 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a16a:	6a3b      	ldr	r3, [r7, #32]
 800a16c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a16e:	e0ea      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a170:	2300      	movs	r3, #0
 800a172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a174:	e0e7      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a176:	2300      	movs	r3, #0
 800a178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a17a:	e0e4      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a17c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a180:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a184:	430b      	orrs	r3, r1
 800a186:	f040 808d 	bne.w	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a18a:	4b42      	ldr	r3, [pc, #264]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a18c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a18e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a192:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a196:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a19a:	d06b      	beq.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800a19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a19e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1a2:	d874      	bhi.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1aa:	d056      	beq.n	800a25a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1b2:	d86c      	bhi.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a1b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a1ba:	d03b      	beq.n	800a234 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a1bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a1c2:	d864      	bhi.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1ca:	d021      	beq.n	800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a1cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a1d2:	d85c      	bhi.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a1d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d004      	beq.n	800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800a1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1e0:	d004      	beq.n	800a1ec <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800a1e2:	e054      	b.n	800a28e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a1e4:	f000 f8b8 	bl	800a358 <HAL_RCCEx_GetD3PCLK1Freq>
 800a1e8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1ea:	e0ac      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a1ec:	4b29      	ldr	r3, [pc, #164]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a1f8:	d107      	bne.n	800a20a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1fa:	f107 0318 	add.w	r3, r7, #24
 800a1fe:	4618      	mov	r0, r3
 800a200:	f000 f8c0 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a208:	e09d      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a20a:	2300      	movs	r3, #0
 800a20c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a20e:	e09a      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a210:	4b20      	ldr	r3, [pc, #128]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a218:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a21c:	d107      	bne.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a21e:	f107 030c 	add.w	r3, r7, #12
 800a222:	4618      	mov	r0, r3
 800a224:	f000 fa02 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a22c:	e08b      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a22e:	2300      	movs	r3, #0
 800a230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a232:	e088      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a234:	4b17      	ldr	r3, [pc, #92]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 0304 	and.w	r3, r3, #4
 800a23c:	2b04      	cmp	r3, #4
 800a23e:	d109      	bne.n	800a254 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a240:	4b14      	ldr	r3, [pc, #80]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	08db      	lsrs	r3, r3, #3
 800a246:	f003 0303 	and.w	r3, r3, #3
 800a24a:	4a13      	ldr	r2, [pc, #76]	@ (800a298 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a24c:	fa22 f303 	lsr.w	r3, r2, r3
 800a250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a252:	e078      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a254:	2300      	movs	r3, #0
 800a256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a258:	e075      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a25a:	4b0e      	ldr	r3, [pc, #56]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a266:	d102      	bne.n	800a26e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800a268:	4b0c      	ldr	r3, [pc, #48]	@ (800a29c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a26a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a26c:	e06b      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a26e:	2300      	movs	r3, #0
 800a270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a272:	e068      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a274:	4b07      	ldr	r3, [pc, #28]	@ (800a294 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a27c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a280:	d102      	bne.n	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800a282:	4b07      	ldr	r3, [pc, #28]	@ (800a2a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a286:	e05e      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a288:	2300      	movs	r3, #0
 800a28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a28c:	e05b      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800a28e:	2300      	movs	r3, #0
 800a290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a292:	e058      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a294:	58024400 	.word	0x58024400
 800a298:	03d09000 	.word	0x03d09000
 800a29c:	003d0900 	.word	0x003d0900
 800a2a0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800a2a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2a8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800a2ac:	430b      	orrs	r3, r1
 800a2ae:	d148      	bne.n	800a342 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800a2b0:	4b27      	ldr	r3, [pc, #156]	@ (800a350 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a2b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a2b8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2c0:	d02a      	beq.n	800a318 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800a2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2c8:	d838      	bhi.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800a2ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d004      	beq.n	800a2da <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800a2d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2d6:	d00d      	beq.n	800a2f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800a2d8:	e030      	b.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a2da:	4b1d      	ldr	r3, [pc, #116]	@ (800a350 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2e6:	d102      	bne.n	800a2ee <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800a2e8:	4b1a      	ldr	r3, [pc, #104]	@ (800a354 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800a2ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a2ec:	e02b      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2f2:	e028      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a2f4:	4b16      	ldr	r3, [pc, #88]	@ (800a350 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a300:	d107      	bne.n	800a312 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a302:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a306:	4618      	mov	r0, r3
 800a308:	f000 fae4 	bl	800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a310:	e019      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a312:	2300      	movs	r3, #0
 800a314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a316:	e016      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a318:	4b0d      	ldr	r3, [pc, #52]	@ (800a350 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a320:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a324:	d107      	bne.n	800a336 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a326:	f107 0318 	add.w	r3, r7, #24
 800a32a:	4618      	mov	r0, r3
 800a32c:	f000 f82a 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a330:	69fb      	ldr	r3, [r7, #28]
 800a332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a334:	e007      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a336:	2300      	movs	r3, #0
 800a338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a33a:	e004      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a33c:	2300      	movs	r3, #0
 800a33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a340:	e001      	b.n	800a346 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800a342:	2300      	movs	r3, #0
 800a344:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800a346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3740      	adds	r7, #64	@ 0x40
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}
 800a350:	58024400 	.word	0x58024400
 800a354:	017d7840 	.word	0x017d7840

0800a358 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a35c:	f7fe f816 	bl	800838c <HAL_RCC_GetHCLKFreq>
 800a360:	4602      	mov	r2, r0
 800a362:	4b06      	ldr	r3, [pc, #24]	@ (800a37c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a364:	6a1b      	ldr	r3, [r3, #32]
 800a366:	091b      	lsrs	r3, r3, #4
 800a368:	f003 0307 	and.w	r3, r3, #7
 800a36c:	4904      	ldr	r1, [pc, #16]	@ (800a380 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a36e:	5ccb      	ldrb	r3, [r1, r3]
 800a370:	f003 031f 	and.w	r3, r3, #31
 800a374:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a378:	4618      	mov	r0, r3
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	58024400 	.word	0x58024400
 800a380:	08011a08 	.word	0x08011a08

0800a384 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a384:	b480      	push	{r7}
 800a386:	b089      	sub	sp, #36	@ 0x24
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a38c:	4ba1      	ldr	r3, [pc, #644]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a390:	f003 0303 	and.w	r3, r3, #3
 800a394:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a396:	4b9f      	ldr	r3, [pc, #636]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a39a:	0b1b      	lsrs	r3, r3, #12
 800a39c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a3a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a3a2:	4b9c      	ldr	r3, [pc, #624]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a6:	091b      	lsrs	r3, r3, #4
 800a3a8:	f003 0301 	and.w	r3, r3, #1
 800a3ac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a3ae:	4b99      	ldr	r3, [pc, #612]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3b2:	08db      	lsrs	r3, r3, #3
 800a3b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a3b8:	693a      	ldr	r2, [r7, #16]
 800a3ba:	fb02 f303 	mul.w	r3, r2, r3
 800a3be:	ee07 3a90 	vmov	s15, r3
 800a3c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	f000 8111 	beq.w	800a5f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	2b02      	cmp	r3, #2
 800a3d6:	f000 8083 	beq.w	800a4e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	f200 80a1 	bhi.w	800a524 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a3e2:	69bb      	ldr	r3, [r7, #24]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d003      	beq.n	800a3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a3e8:	69bb      	ldr	r3, [r7, #24]
 800a3ea:	2b01      	cmp	r3, #1
 800a3ec:	d056      	beq.n	800a49c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a3ee:	e099      	b.n	800a524 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3f0:	4b88      	ldr	r3, [pc, #544]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f003 0320 	and.w	r3, r3, #32
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d02d      	beq.n	800a458 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3fc:	4b85      	ldr	r3, [pc, #532]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	08db      	lsrs	r3, r3, #3
 800a402:	f003 0303 	and.w	r3, r3, #3
 800a406:	4a84      	ldr	r2, [pc, #528]	@ (800a618 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a408:	fa22 f303 	lsr.w	r3, r2, r3
 800a40c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	ee07 3a90 	vmov	s15, r3
 800a414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	ee07 3a90 	vmov	s15, r3
 800a41e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a426:	4b7b      	ldr	r3, [pc, #492]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a42a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a42e:	ee07 3a90 	vmov	s15, r3
 800a432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a436:	ed97 6a03 	vldr	s12, [r7, #12]
 800a43a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a61c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a43e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a44a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a44e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a452:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a456:	e087      	b.n	800a568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	ee07 3a90 	vmov	s15, r3
 800a45e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a462:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a620 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a46a:	4b6a      	ldr	r3, [pc, #424]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a46c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a46e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a472:	ee07 3a90 	vmov	s15, r3
 800a476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a47a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a47e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a61c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a48a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a48e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a492:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a496:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a49a:	e065      	b.n	800a568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	ee07 3a90 	vmov	s15, r3
 800a4a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a624 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a4aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4ae:	4b59      	ldr	r3, [pc, #356]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4b6:	ee07 3a90 	vmov	s15, r3
 800a4ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4be:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a61c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a4c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a4de:	e043      	b.n	800a568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	ee07 3a90 	vmov	s15, r3
 800a4e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a628 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a4ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4f2:	4b48      	ldr	r3, [pc, #288]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4fa:	ee07 3a90 	vmov	s15, r3
 800a4fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a502:	ed97 6a03 	vldr	s12, [r7, #12]
 800a506:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a61c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a50a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a50e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a512:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a51a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a51e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a522:	e021      	b.n	800a568 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	ee07 3a90 	vmov	s15, r3
 800a52a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a52e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a624 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a536:	4b37      	ldr	r3, [pc, #220]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a53a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a53e:	ee07 3a90 	vmov	s15, r3
 800a542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a546:	ed97 6a03 	vldr	s12, [r7, #12]
 800a54a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a61c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a54e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a55a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a55e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a562:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a566:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a568:	4b2a      	ldr	r3, [pc, #168]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a56a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a56c:	0a5b      	lsrs	r3, r3, #9
 800a56e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a572:	ee07 3a90 	vmov	s15, r3
 800a576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a57a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a57e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a582:	edd7 6a07 	vldr	s13, [r7, #28]
 800a586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a58a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a58e:	ee17 2a90 	vmov	r2, s15
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a596:	4b1f      	ldr	r3, [pc, #124]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a59a:	0c1b      	lsrs	r3, r3, #16
 800a59c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5a0:	ee07 3a90 	vmov	s15, r3
 800a5a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a5ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a5b0:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5bc:	ee17 2a90 	vmov	r2, s15
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a5c4:	4b13      	ldr	r3, [pc, #76]	@ (800a614 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a5c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5c8:	0e1b      	lsrs	r3, r3, #24
 800a5ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5ce:	ee07 3a90 	vmov	s15, r3
 800a5d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a5da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a5de:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5ea:	ee17 2a90 	vmov	r2, s15
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a5f2:	e008      	b.n	800a606 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2200      	movs	r2, #0
 800a604:	609a      	str	r2, [r3, #8]
}
 800a606:	bf00      	nop
 800a608:	3724      	adds	r7, #36	@ 0x24
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop
 800a614:	58024400 	.word	0x58024400
 800a618:	03d09000 	.word	0x03d09000
 800a61c:	46000000 	.word	0x46000000
 800a620:	4c742400 	.word	0x4c742400
 800a624:	4a742400 	.word	0x4a742400
 800a628:	4bbebc20 	.word	0x4bbebc20

0800a62c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b089      	sub	sp, #36	@ 0x24
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a634:	4ba1      	ldr	r3, [pc, #644]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a638:	f003 0303 	and.w	r3, r3, #3
 800a63c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a63e:	4b9f      	ldr	r3, [pc, #636]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a642:	0d1b      	lsrs	r3, r3, #20
 800a644:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a648:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a64a:	4b9c      	ldr	r3, [pc, #624]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a64c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a64e:	0a1b      	lsrs	r3, r3, #8
 800a650:	f003 0301 	and.w	r3, r3, #1
 800a654:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a656:	4b99      	ldr	r3, [pc, #612]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a65a:	08db      	lsrs	r3, r3, #3
 800a65c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a660:	693a      	ldr	r2, [r7, #16]
 800a662:	fb02 f303 	mul.w	r3, r2, r3
 800a666:	ee07 3a90 	vmov	s15, r3
 800a66a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a66e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 8111 	beq.w	800a89c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a67a:	69bb      	ldr	r3, [r7, #24]
 800a67c:	2b02      	cmp	r3, #2
 800a67e:	f000 8083 	beq.w	800a788 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a682:	69bb      	ldr	r3, [r7, #24]
 800a684:	2b02      	cmp	r3, #2
 800a686:	f200 80a1 	bhi.w	800a7cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a68a:	69bb      	ldr	r3, [r7, #24]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d003      	beq.n	800a698 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a690:	69bb      	ldr	r3, [r7, #24]
 800a692:	2b01      	cmp	r3, #1
 800a694:	d056      	beq.n	800a744 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a696:	e099      	b.n	800a7cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a698:	4b88      	ldr	r3, [pc, #544]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 0320 	and.w	r3, r3, #32
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d02d      	beq.n	800a700 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6a4:	4b85      	ldr	r3, [pc, #532]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	08db      	lsrs	r3, r3, #3
 800a6aa:	f003 0303 	and.w	r3, r3, #3
 800a6ae:	4a84      	ldr	r2, [pc, #528]	@ (800a8c0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a6b0:	fa22 f303 	lsr.w	r3, r2, r3
 800a6b4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	ee07 3a90 	vmov	s15, r3
 800a6bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	ee07 3a90 	vmov	s15, r3
 800a6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6ce:	4b7b      	ldr	r3, [pc, #492]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6d6:	ee07 3a90 	vmov	s15, r3
 800a6da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6de:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a8c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a6e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a6fe:	e087      	b.n	800a810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	ee07 3a90 	vmov	s15, r3
 800a706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a70a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a8c8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a70e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a712:	4b6a      	ldr	r3, [pc, #424]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a71a:	ee07 3a90 	vmov	s15, r3
 800a71e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a722:	ed97 6a03 	vldr	s12, [r7, #12]
 800a726:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a8c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a72a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a72e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a732:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a73a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a73e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a742:	e065      	b.n	800a810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	ee07 3a90 	vmov	s15, r3
 800a74a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a74e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a8cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a756:	4b59      	ldr	r3, [pc, #356]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a75a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a75e:	ee07 3a90 	vmov	s15, r3
 800a762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a766:	ed97 6a03 	vldr	s12, [r7, #12]
 800a76a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a8c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a76e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a776:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a77a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a77e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a782:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a786:	e043      	b.n	800a810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	ee07 3a90 	vmov	s15, r3
 800a78e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a792:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a796:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a79a:	4b48      	ldr	r3, [pc, #288]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a79c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a79e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7a2:	ee07 3a90 	vmov	s15, r3
 800a7a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800a7ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a8c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a7b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a7be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a7ca:	e021      	b.n	800a810 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	ee07 3a90 	vmov	s15, r3
 800a7d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a8cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a7da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7de:	4b37      	ldr	r3, [pc, #220]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7e6:	ee07 3a90 	vmov	s15, r3
 800a7ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800a7f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a8c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a7f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a80a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a80e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a810:	4b2a      	ldr	r3, [pc, #168]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a814:	0a5b      	lsrs	r3, r3, #9
 800a816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a81a:	ee07 3a90 	vmov	s15, r3
 800a81e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a822:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a826:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a82a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a82e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a836:	ee17 2a90 	vmov	r2, s15
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a83e:	4b1f      	ldr	r3, [pc, #124]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a842:	0c1b      	lsrs	r3, r3, #16
 800a844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a848:	ee07 3a90 	vmov	s15, r3
 800a84c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a850:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a854:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a858:	edd7 6a07 	vldr	s13, [r7, #28]
 800a85c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a864:	ee17 2a90 	vmov	r2, s15
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a86c:	4b13      	ldr	r3, [pc, #76]	@ (800a8bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a86e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a870:	0e1b      	lsrs	r3, r3, #24
 800a872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a876:	ee07 3a90 	vmov	s15, r3
 800a87a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a87e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a882:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a886:	edd7 6a07 	vldr	s13, [r7, #28]
 800a88a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a88e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a892:	ee17 2a90 	vmov	r2, s15
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a89a:	e008      	b.n	800a8ae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	609a      	str	r2, [r3, #8]
}
 800a8ae:	bf00      	nop
 800a8b0:	3724      	adds	r7, #36	@ 0x24
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	58024400 	.word	0x58024400
 800a8c0:	03d09000 	.word	0x03d09000
 800a8c4:	46000000 	.word	0x46000000
 800a8c8:	4c742400 	.word	0x4c742400
 800a8cc:	4a742400 	.word	0x4a742400
 800a8d0:	4bbebc20 	.word	0x4bbebc20

0800a8d4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b089      	sub	sp, #36	@ 0x24
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a8dc:	4ba0      	ldr	r3, [pc, #640]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a8de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8e0:	f003 0303 	and.w	r3, r3, #3
 800a8e4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a8e6:	4b9e      	ldr	r3, [pc, #632]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a8e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ea:	091b      	lsrs	r3, r3, #4
 800a8ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a8f0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a8f2:	4b9b      	ldr	r3, [pc, #620]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a8f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8f6:	f003 0301 	and.w	r3, r3, #1
 800a8fa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a8fc:	4b98      	ldr	r3, [pc, #608]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a8fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a900:	08db      	lsrs	r3, r3, #3
 800a902:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a906:	693a      	ldr	r2, [r7, #16]
 800a908:	fb02 f303 	mul.w	r3, r2, r3
 800a90c:	ee07 3a90 	vmov	s15, r3
 800a910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a914:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	f000 8111 	beq.w	800ab42 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	2b02      	cmp	r3, #2
 800a924:	f000 8083 	beq.w	800aa2e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	2b02      	cmp	r3, #2
 800a92c:	f200 80a1 	bhi.w	800aa72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d003      	beq.n	800a93e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d056      	beq.n	800a9ea <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a93c:	e099      	b.n	800aa72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a93e:	4b88      	ldr	r3, [pc, #544]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f003 0320 	and.w	r3, r3, #32
 800a946:	2b00      	cmp	r3, #0
 800a948:	d02d      	beq.n	800a9a6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a94a:	4b85      	ldr	r3, [pc, #532]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	08db      	lsrs	r3, r3, #3
 800a950:	f003 0303 	and.w	r3, r3, #3
 800a954:	4a83      	ldr	r2, [pc, #524]	@ (800ab64 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a956:	fa22 f303 	lsr.w	r3, r2, r3
 800a95a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	ee07 3a90 	vmov	s15, r3
 800a962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	ee07 3a90 	vmov	s15, r3
 800a96c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a970:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a974:	4b7a      	ldr	r3, [pc, #488]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a97c:	ee07 3a90 	vmov	s15, r3
 800a980:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a984:	ed97 6a03 	vldr	s12, [r7, #12]
 800a988:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ab68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a98c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a990:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a994:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a998:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a99c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9a0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a9a4:	e087      	b.n	800aab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	ee07 3a90 	vmov	s15, r3
 800a9ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9b0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ab6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a9b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9b8:	4b69      	ldr	r3, [pc, #420]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9c0:	ee07 3a90 	vmov	s15, r3
 800a9c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9c8:	ed97 6a03 	vldr	s12, [r7, #12]
 800a9cc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ab68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a9d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a9d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a9dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9e4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a9e8:	e065      	b.n	800aab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	ee07 3a90 	vmov	s15, r3
 800a9f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9f4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ab70 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a9f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9fc:	4b58      	ldr	r3, [pc, #352]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a9fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa04:	ee07 3a90 	vmov	s15, r3
 800aa08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa0c:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa10:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ab68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aa14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aa2c:	e043      	b.n	800aab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	ee07 3a90 	vmov	s15, r3
 800aa34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa38:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ab74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800aa3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa40:	4b47      	ldr	r3, [pc, #284]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa48:	ee07 3a90 	vmov	s15, r3
 800aa4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa50:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa54:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ab68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aa58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aa70:	e021      	b.n	800aab6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	ee07 3a90 	vmov	s15, r3
 800aa78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa7c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ab6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800aa80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa84:	4b36      	ldr	r3, [pc, #216]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aa86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa8c:	ee07 3a90 	vmov	s15, r3
 800aa90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa94:	ed97 6a03 	vldr	s12, [r7, #12]
 800aa98:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ab68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800aa9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aaa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aaa4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aaa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aaac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aab0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800aab4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800aab6:	4b2a      	ldr	r3, [pc, #168]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaba:	0a5b      	lsrs	r3, r3, #9
 800aabc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aac0:	ee07 3a90 	vmov	s15, r3
 800aac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aac8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aacc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aad0:	edd7 6a07 	vldr	s13, [r7, #28]
 800aad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aad8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aadc:	ee17 2a90 	vmov	r2, s15
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800aae4:	4b1e      	ldr	r3, [pc, #120]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800aae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aae8:	0c1b      	lsrs	r3, r3, #16
 800aaea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aaee:	ee07 3a90 	vmov	s15, r3
 800aaf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaf6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aafa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800aafe:	edd7 6a07 	vldr	s13, [r7, #28]
 800ab02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab0a:	ee17 2a90 	vmov	r2, s15
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ab12:	4b13      	ldr	r3, [pc, #76]	@ (800ab60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ab14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab16:	0e1b      	lsrs	r3, r3, #24
 800ab18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab1c:	ee07 3a90 	vmov	s15, r3
 800ab20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ab28:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ab2c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ab30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab38:	ee17 2a90 	vmov	r2, s15
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ab40:	e008      	b.n	800ab54 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2200      	movs	r2, #0
 800ab46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	609a      	str	r2, [r3, #8]
}
 800ab54:	bf00      	nop
 800ab56:	3724      	adds	r7, #36	@ 0x24
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr
 800ab60:	58024400 	.word	0x58024400
 800ab64:	03d09000 	.word	0x03d09000
 800ab68:	46000000 	.word	0x46000000
 800ab6c:	4c742400 	.word	0x4c742400
 800ab70:	4a742400 	.word	0x4a742400
 800ab74:	4bbebc20 	.word	0x4bbebc20

0800ab78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ab82:	2300      	movs	r3, #0
 800ab84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ab86:	4b53      	ldr	r3, [pc, #332]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ab88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab8a:	f003 0303 	and.w	r3, r3, #3
 800ab8e:	2b03      	cmp	r3, #3
 800ab90:	d101      	bne.n	800ab96 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ab92:	2301      	movs	r3, #1
 800ab94:	e099      	b.n	800acca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ab96:	4b4f      	ldr	r3, [pc, #316]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a4e      	ldr	r2, [pc, #312]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ab9c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aba2:	f7f8 fd35 	bl	8003610 <HAL_GetTick>
 800aba6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800aba8:	e008      	b.n	800abbc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800abaa:	f7f8 fd31 	bl	8003610 <HAL_GetTick>
 800abae:	4602      	mov	r2, r0
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	1ad3      	subs	r3, r2, r3
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d901      	bls.n	800abbc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800abb8:	2303      	movs	r3, #3
 800abba:	e086      	b.n	800acca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800abbc:	4b45      	ldr	r3, [pc, #276]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d1f0      	bne.n	800abaa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800abc8:	4b42      	ldr	r3, [pc, #264]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800abca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abcc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	031b      	lsls	r3, r3, #12
 800abd6:	493f      	ldr	r1, [pc, #252]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800abd8:	4313      	orrs	r3, r2
 800abda:	628b      	str	r3, [r1, #40]	@ 0x28
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	3b01      	subs	r3, #1
 800abe2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	689b      	ldr	r3, [r3, #8]
 800abea:	3b01      	subs	r3, #1
 800abec:	025b      	lsls	r3, r3, #9
 800abee:	b29b      	uxth	r3, r3
 800abf0:	431a      	orrs	r2, r3
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	68db      	ldr	r3, [r3, #12]
 800abf6:	3b01      	subs	r3, #1
 800abf8:	041b      	lsls	r3, r3, #16
 800abfa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800abfe:	431a      	orrs	r2, r3
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	691b      	ldr	r3, [r3, #16]
 800ac04:	3b01      	subs	r3, #1
 800ac06:	061b      	lsls	r3, r3, #24
 800ac08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ac0c:	4931      	ldr	r1, [pc, #196]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ac12:	4b30      	ldr	r3, [pc, #192]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	695b      	ldr	r3, [r3, #20]
 800ac1e:	492d      	ldr	r1, [pc, #180]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac20:	4313      	orrs	r3, r2
 800ac22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ac24:	4b2b      	ldr	r3, [pc, #172]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac28:	f023 0220 	bic.w	r2, r3, #32
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	699b      	ldr	r3, [r3, #24]
 800ac30:	4928      	ldr	r1, [pc, #160]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac32:	4313      	orrs	r3, r2
 800ac34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ac36:	4b27      	ldr	r3, [pc, #156]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac3a:	4a26      	ldr	r2, [pc, #152]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac3c:	f023 0310 	bic.w	r3, r3, #16
 800ac40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ac42:	4b24      	ldr	r3, [pc, #144]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ac46:	4b24      	ldr	r3, [pc, #144]	@ (800acd8 <RCCEx_PLL2_Config+0x160>)
 800ac48:	4013      	ands	r3, r2
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	69d2      	ldr	r2, [r2, #28]
 800ac4e:	00d2      	lsls	r2, r2, #3
 800ac50:	4920      	ldr	r1, [pc, #128]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac52:	4313      	orrs	r3, r2
 800ac54:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ac56:	4b1f      	ldr	r3, [pc, #124]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac5a:	4a1e      	ldr	r2, [pc, #120]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac5c:	f043 0310 	orr.w	r3, r3, #16
 800ac60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d106      	bne.n	800ac76 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ac68:	4b1a      	ldr	r3, [pc, #104]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac6c:	4a19      	ldr	r2, [pc, #100]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ac72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ac74:	e00f      	b.n	800ac96 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d106      	bne.n	800ac8a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ac7c:	4b15      	ldr	r3, [pc, #84]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac80:	4a14      	ldr	r2, [pc, #80]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ac88:	e005      	b.n	800ac96 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ac8a:	4b12      	ldr	r3, [pc, #72]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac8e:	4a11      	ldr	r2, [pc, #68]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ac94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ac96:	4b0f      	ldr	r3, [pc, #60]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4a0e      	ldr	r2, [pc, #56]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800ac9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aca0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aca2:	f7f8 fcb5 	bl	8003610 <HAL_GetTick>
 800aca6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800aca8:	e008      	b.n	800acbc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800acaa:	f7f8 fcb1 	bl	8003610 <HAL_GetTick>
 800acae:	4602      	mov	r2, r0
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	1ad3      	subs	r3, r2, r3
 800acb4:	2b02      	cmp	r3, #2
 800acb6:	d901      	bls.n	800acbc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800acb8:	2303      	movs	r3, #3
 800acba:	e006      	b.n	800acca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800acbc:	4b05      	ldr	r3, [pc, #20]	@ (800acd4 <RCCEx_PLL2_Config+0x15c>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d0f0      	beq.n	800acaa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800acc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	58024400 	.word	0x58024400
 800acd8:	ffff0007 	.word	0xffff0007

0800acdc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ace6:	2300      	movs	r3, #0
 800ace8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800acea:	4b53      	ldr	r3, [pc, #332]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800acec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acee:	f003 0303 	and.w	r3, r3, #3
 800acf2:	2b03      	cmp	r3, #3
 800acf4:	d101      	bne.n	800acfa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800acf6:	2301      	movs	r3, #1
 800acf8:	e099      	b.n	800ae2e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800acfa:	4b4f      	ldr	r3, [pc, #316]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	4a4e      	ldr	r2, [pc, #312]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad06:	f7f8 fc83 	bl	8003610 <HAL_GetTick>
 800ad0a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ad0c:	e008      	b.n	800ad20 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ad0e:	f7f8 fc7f 	bl	8003610 <HAL_GetTick>
 800ad12:	4602      	mov	r2, r0
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	1ad3      	subs	r3, r2, r3
 800ad18:	2b02      	cmp	r3, #2
 800ad1a:	d901      	bls.n	800ad20 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	e086      	b.n	800ae2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ad20:	4b45      	ldr	r3, [pc, #276]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d1f0      	bne.n	800ad0e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ad2c:	4b42      	ldr	r3, [pc, #264]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad30:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	051b      	lsls	r3, r3, #20
 800ad3a:	493f      	ldr	r1, [pc, #252]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad3c:	4313      	orrs	r3, r2
 800ad3e:	628b      	str	r3, [r1, #40]	@ 0x28
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	3b01      	subs	r3, #1
 800ad46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	025b      	lsls	r3, r3, #9
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	431a      	orrs	r2, r3
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	68db      	ldr	r3, [r3, #12]
 800ad5a:	3b01      	subs	r3, #1
 800ad5c:	041b      	lsls	r3, r3, #16
 800ad5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ad62:	431a      	orrs	r2, r3
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	691b      	ldr	r3, [r3, #16]
 800ad68:	3b01      	subs	r3, #1
 800ad6a:	061b      	lsls	r3, r3, #24
 800ad6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ad70:	4931      	ldr	r1, [pc, #196]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad72:	4313      	orrs	r3, r2
 800ad74:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ad76:	4b30      	ldr	r3, [pc, #192]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	695b      	ldr	r3, [r3, #20]
 800ad82:	492d      	ldr	r1, [pc, #180]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad84:	4313      	orrs	r3, r2
 800ad86:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ad88:	4b2b      	ldr	r3, [pc, #172]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	699b      	ldr	r3, [r3, #24]
 800ad94:	4928      	ldr	r1, [pc, #160]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad96:	4313      	orrs	r3, r2
 800ad98:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ad9a:	4b27      	ldr	r3, [pc, #156]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ad9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad9e:	4a26      	ldr	r2, [pc, #152]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ada0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ada4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ada6:	4b24      	ldr	r3, [pc, #144]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ada8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adaa:	4b24      	ldr	r3, [pc, #144]	@ (800ae3c <RCCEx_PLL3_Config+0x160>)
 800adac:	4013      	ands	r3, r2
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	69d2      	ldr	r2, [r2, #28]
 800adb2:	00d2      	lsls	r2, r2, #3
 800adb4:	4920      	ldr	r1, [pc, #128]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adb6:	4313      	orrs	r3, r2
 800adb8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800adba:	4b1f      	ldr	r3, [pc, #124]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adbe:	4a1e      	ldr	r2, [pc, #120]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d106      	bne.n	800adda <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800adcc:	4b1a      	ldr	r3, [pc, #104]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add0:	4a19      	ldr	r2, [pc, #100]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800add2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800add6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800add8:	e00f      	b.n	800adfa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	2b01      	cmp	r3, #1
 800adde:	d106      	bne.n	800adee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ade0:	4b15      	ldr	r3, [pc, #84]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ade2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ade4:	4a14      	ldr	r2, [pc, #80]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ade6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800adea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800adec:	e005      	b.n	800adfa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800adee:	4b12      	ldr	r3, [pc, #72]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf2:	4a11      	ldr	r2, [pc, #68]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adf4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800adf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800adfa:	4b0f      	ldr	r3, [pc, #60]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	4a0e      	ldr	r2, [pc, #56]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ae00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae06:	f7f8 fc03 	bl	8003610 <HAL_GetTick>
 800ae0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ae0c:	e008      	b.n	800ae20 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ae0e:	f7f8 fbff 	bl	8003610 <HAL_GetTick>
 800ae12:	4602      	mov	r2, r0
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	1ad3      	subs	r3, r2, r3
 800ae18:	2b02      	cmp	r3, #2
 800ae1a:	d901      	bls.n	800ae20 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ae1c:	2303      	movs	r3, #3
 800ae1e:	e006      	b.n	800ae2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ae20:	4b05      	ldr	r3, [pc, #20]	@ (800ae38 <RCCEx_PLL3_Config+0x15c>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d0f0      	beq.n	800ae0e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ae2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	58024400 	.word	0x58024400
 800ae3c:	ffff0007 	.word	0xffff0007

0800ae40 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d071      	beq.n	800af36 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800ae58:	b2db      	uxtb	r3, r3
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d106      	bne.n	800ae6c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2200      	movs	r2, #0
 800ae62:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f7f7 fe58 	bl	8002b1c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2202      	movs	r2, #2
 800ae70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	f003 0310 	and.w	r3, r3, #16
 800ae7e:	2b10      	cmp	r3, #16
 800ae80:	d050      	beq.n	800af24 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	22ca      	movs	r2, #202	@ 0xca
 800ae88:	625a      	str	r2, [r3, #36]	@ 0x24
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2253      	movs	r2, #83	@ 0x53
 800ae90:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f000 f87a 	bl	800af8c <RTC_EnterInitMode>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800ae9c:	7bfb      	ldrb	r3, [r7, #15]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d124      	bne.n	800aeec <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	6899      	ldr	r1, [r3, #8]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681a      	ldr	r2, [r3, #0]
 800aeac:	4b24      	ldr	r3, [pc, #144]	@ (800af40 <HAL_RTC_Init+0x100>)
 800aeae:	400b      	ands	r3, r1
 800aeb0:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	6899      	ldr	r1, [r3, #8]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685a      	ldr	r2, [r3, #4]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	691b      	ldr	r3, [r3, #16]
 800aec0:	431a      	orrs	r2, r3
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	699b      	ldr	r3, [r3, #24]
 800aec6:	431a      	orrs	r2, r3
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	430a      	orrs	r2, r1
 800aece:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	0419      	lsls	r1, r3, #16
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	68da      	ldr	r2, [r3, #12]
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	430a      	orrs	r2, r1
 800aee0:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 f886 	bl	800aff4 <RTC_ExitInitMode>
 800aee8:	4603      	mov	r3, r0
 800aeea:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800aeec:	7bfb      	ldrb	r3, [r7, #15]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d113      	bne.n	800af1a <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f022 0203 	bic.w	r2, r2, #3
 800af00:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	69da      	ldr	r2, [r3, #28]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	695b      	ldr	r3, [r3, #20]
 800af10:	431a      	orrs	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	430a      	orrs	r2, r1
 800af18:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	22ff      	movs	r2, #255	@ 0xff
 800af20:	625a      	str	r2, [r3, #36]	@ 0x24
 800af22:	e001      	b.n	800af28 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800af24:	2300      	movs	r3, #0
 800af26:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800af28:	7bfb      	ldrb	r3, [r7, #15]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d103      	bne.n	800af36 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	2201      	movs	r2, #1
 800af32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 800af36:	7bfb      	ldrb	r3, [r7, #15]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3710      	adds	r7, #16
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	ff8fffbf 	.word	0xff8fffbf

0800af44 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4a0d      	ldr	r2, [pc, #52]	@ (800af88 <HAL_RTC_WaitForSynchro+0x44>)
 800af52:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800af54:	f7f8 fb5c 	bl	8003610 <HAL_GetTick>
 800af58:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800af5a:	e009      	b.n	800af70 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800af5c:	f7f8 fb58 	bl	8003610 <HAL_GetTick>
 800af60:	4602      	mov	r2, r0
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	1ad3      	subs	r3, r2, r3
 800af66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af6a:	d901      	bls.n	800af70 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800af6c:	2303      	movs	r3, #3
 800af6e:	e007      	b.n	800af80 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	f003 0320 	and.w	r3, r3, #32
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d0ee      	beq.n	800af5c <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800af7e:	2300      	movs	r3, #0
}
 800af80:	4618      	mov	r0, r3
 800af82:	3710      	adds	r7, #16
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}
 800af88:	0003ff5f 	.word	0x0003ff5f

0800af8c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af94:	2300      	movs	r3, #0
 800af96:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	68db      	ldr	r3, [r3, #12]
 800af9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d120      	bne.n	800afe8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f04f 32ff 	mov.w	r2, #4294967295
 800afae:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800afb0:	f7f8 fb2e 	bl	8003610 <HAL_GetTick>
 800afb4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800afb6:	e00d      	b.n	800afd4 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800afb8:	f7f8 fb2a 	bl	8003610 <HAL_GetTick>
 800afbc:	4602      	mov	r2, r0
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800afc6:	d905      	bls.n	800afd4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800afc8:	2303      	movs	r3, #3
 800afca:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2203      	movs	r2, #3
 800afd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	68db      	ldr	r3, [r3, #12]
 800afda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d102      	bne.n	800afe8 <RTC_EnterInitMode+0x5c>
 800afe2:	7bfb      	ldrb	r3, [r7, #15]
 800afe4:	2b03      	cmp	r3, #3
 800afe6:	d1e7      	bne.n	800afb8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800afe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afea:	4618      	mov	r0, r3
 800afec:	3710      	adds	r7, #16
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
	...

0800aff4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800affc:	2300      	movs	r3, #0
 800affe:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 800b000:	4b1a      	ldr	r3, [pc, #104]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	4a19      	ldr	r2, [pc, #100]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b00a:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b00c:	4b17      	ldr	r3, [pc, #92]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	f003 0320 	and.w	r3, r3, #32
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10c      	bne.n	800b032 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f7ff ff93 	bl	800af44 <HAL_RTC_WaitForSynchro>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d01e      	beq.n	800b062 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2203      	movs	r2, #3
 800b028:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800b02c:	2303      	movs	r3, #3
 800b02e:	73fb      	strb	r3, [r7, #15]
 800b030:	e017      	b.n	800b062 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b032:	4b0e      	ldr	r3, [pc, #56]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	4a0d      	ldr	r2, [pc, #52]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b038:	f023 0320 	bic.w	r3, r3, #32
 800b03c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f7ff ff80 	bl	800af44 <HAL_RTC_WaitForSynchro>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d005      	beq.n	800b056 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2203      	movs	r2, #3
 800b04e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800b052:	2303      	movs	r3, #3
 800b054:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b056:	4b05      	ldr	r3, [pc, #20]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	4a04      	ldr	r2, [pc, #16]	@ (800b06c <RTC_ExitInitMode+0x78>)
 800b05c:	f043 0320 	orr.w	r3, r3, #32
 800b060:	6093      	str	r3, [r2, #8]
  }

  return status;
 800b062:	7bfb      	ldrb	r3, [r7, #15]
}
 800b064:	4618      	mov	r0, r3
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	58004000 	.word	0x58004000

0800b070 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b08a      	sub	sp, #40	@ 0x28
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d101      	bne.n	800b082 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	e28e      	b.n	800b5a0 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800b082:	f7f8 faf5 	bl	8003670 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d113      	bne.n	800b0b8 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	4a96      	ldr	r2, [pc, #600]	@ (800b2f0 <HAL_SAI_Init+0x280>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d004      	beq.n	800b0a4 <HAL_SAI_Init+0x34>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a95      	ldr	r2, [pc, #596]	@ (800b2f4 <HAL_SAI_Init+0x284>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d107      	bne.n	800b0b4 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d103      	bne.n	800b0b4 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d001      	beq.n	800b0b8 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	e273      	b.n	800b5a0 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4a8c      	ldr	r2, [pc, #560]	@ (800b2f0 <HAL_SAI_Init+0x280>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d004      	beq.n	800b0cc <HAL_SAI_Init+0x5c>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a8c      	ldr	r2, [pc, #560]	@ (800b2f8 <HAL_SAI_Init+0x288>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d102      	bne.n	800b0d2 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800b0cc:	4b8b      	ldr	r3, [pc, #556]	@ (800b2fc <HAL_SAI_Init+0x28c>)
 800b0ce:	61bb      	str	r3, [r7, #24]
 800b0d0:	e028      	b.n	800b124 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4a8a      	ldr	r2, [pc, #552]	@ (800b300 <HAL_SAI_Init+0x290>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d004      	beq.n	800b0e6 <HAL_SAI_Init+0x76>
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a88      	ldr	r2, [pc, #544]	@ (800b304 <HAL_SAI_Init+0x294>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d102      	bne.n	800b0ec <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800b0e6:	4b88      	ldr	r3, [pc, #544]	@ (800b308 <HAL_SAI_Init+0x298>)
 800b0e8:	61bb      	str	r3, [r7, #24]
 800b0ea:	e01b      	b.n	800b124 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	4a86      	ldr	r2, [pc, #536]	@ (800b30c <HAL_SAI_Init+0x29c>)
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d004      	beq.n	800b100 <HAL_SAI_Init+0x90>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4a85      	ldr	r2, [pc, #532]	@ (800b310 <HAL_SAI_Init+0x2a0>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d102      	bne.n	800b106 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800b100:	4b84      	ldr	r3, [pc, #528]	@ (800b314 <HAL_SAI_Init+0x2a4>)
 800b102:	61bb      	str	r3, [r7, #24]
 800b104:	e00e      	b.n	800b124 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	4a7a      	ldr	r2, [pc, #488]	@ (800b2f4 <HAL_SAI_Init+0x284>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d004      	beq.n	800b11a <HAL_SAI_Init+0xaa>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4a80      	ldr	r2, [pc, #512]	@ (800b318 <HAL_SAI_Init+0x2a8>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d102      	bne.n	800b120 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800b11a:	4b80      	ldr	r3, [pc, #512]	@ (800b31c <HAL_SAI_Init+0x2ac>)
 800b11c:	61bb      	str	r3, [r7, #24]
 800b11e:	e001      	b.n	800b124 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800b120:	2301      	movs	r3, #1
 800b122:	e23d      	b.n	800b5a0 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d106      	bne.n	800b13e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2200      	movs	r2, #0
 800b134:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f7f7 ff97 	bl	800306c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 fa40 	bl	800b5c4 <SAI_Disable>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d001      	beq.n	800b14e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800b14a:	2301      	movs	r3, #1
 800b14c:	e228      	b.n	800b5a0 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2202      	movs	r2, #2
 800b152:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	2b02      	cmp	r3, #2
 800b15c:	d00c      	beq.n	800b178 <HAL_SAI_Init+0x108>
 800b15e:	2b02      	cmp	r3, #2
 800b160:	d80d      	bhi.n	800b17e <HAL_SAI_Init+0x10e>
 800b162:	2b00      	cmp	r3, #0
 800b164:	d002      	beq.n	800b16c <HAL_SAI_Init+0xfc>
 800b166:	2b01      	cmp	r3, #1
 800b168:	d003      	beq.n	800b172 <HAL_SAI_Init+0x102>
 800b16a:	e008      	b.n	800b17e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800b16c:	2300      	movs	r3, #0
 800b16e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b170:	e008      	b.n	800b184 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800b172:	2310      	movs	r3, #16
 800b174:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b176:	e005      	b.n	800b184 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800b178:	2320      	movs	r3, #32
 800b17a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b17c:	e002      	b.n	800b184 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800b17e:	2300      	movs	r3, #0
 800b180:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b182:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	689b      	ldr	r3, [r3, #8]
 800b188:	2b05      	cmp	r3, #5
 800b18a:	d832      	bhi.n	800b1f2 <HAL_SAI_Init+0x182>
 800b18c:	a201      	add	r2, pc, #4	@ (adr r2, 800b194 <HAL_SAI_Init+0x124>)
 800b18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b192:	bf00      	nop
 800b194:	0800b1ad 	.word	0x0800b1ad
 800b198:	0800b1b3 	.word	0x0800b1b3
 800b19c:	0800b1bb 	.word	0x0800b1bb
 800b1a0:	0800b1c3 	.word	0x0800b1c3
 800b1a4:	0800b1d3 	.word	0x0800b1d3
 800b1a8:	0800b1e3 	.word	0x0800b1e3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	61fb      	str	r3, [r7, #28]
      break;
 800b1b0:	e022      	b.n	800b1f8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800b1b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1b6:	61fb      	str	r3, [r7, #28]
      break;
 800b1b8:	e01e      	b.n	800b1f8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b1ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b1be:	61fb      	str	r3, [r7, #28]
      break;
 800b1c0:	e01a      	b.n	800b1f8 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b1c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b1c6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800b1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ca:	f043 0301 	orr.w	r3, r3, #1
 800b1ce:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b1d0:	e012      	b.n	800b1f8 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b1d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b1d6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1da:	f043 0302 	orr.w	r3, r3, #2
 800b1de:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b1e0:	e00a      	b.n	800b1f8 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800b1e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b1e6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800b1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ea:	f043 0303 	orr.w	r3, r3, #3
 800b1ee:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800b1f0:	e002      	b.n	800b1f8 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	61fb      	str	r3, [r7, #28]
      break;
 800b1f6:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1fc:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6a1b      	ldr	r3, [r3, #32]
 800b202:	2b00      	cmp	r3, #0
 800b204:	f000 80c5 	beq.w	800b392 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800b208:	2300      	movs	r3, #0
 800b20a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	4a37      	ldr	r2, [pc, #220]	@ (800b2f0 <HAL_SAI_Init+0x280>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d004      	beq.n	800b220 <HAL_SAI_Init+0x1b0>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	4a37      	ldr	r2, [pc, #220]	@ (800b2f8 <HAL_SAI_Init+0x288>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d106      	bne.n	800b22e <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800b220:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b224:	f04f 0100 	mov.w	r1, #0
 800b228:	f7fe fb16 	bl	8009858 <HAL_RCCEx_GetPeriphCLKFreq>
 800b22c:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	4a33      	ldr	r2, [pc, #204]	@ (800b300 <HAL_SAI_Init+0x290>)
 800b234:	4293      	cmp	r3, r2
 800b236:	d004      	beq.n	800b242 <HAL_SAI_Init+0x1d2>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4a31      	ldr	r2, [pc, #196]	@ (800b304 <HAL_SAI_Init+0x294>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d106      	bne.n	800b250 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800b242:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b246:	f04f 0100 	mov.w	r1, #0
 800b24a:	f7fe fb05 	bl	8009858 <HAL_RCCEx_GetPeriphCLKFreq>
 800b24e:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	4a2d      	ldr	r2, [pc, #180]	@ (800b30c <HAL_SAI_Init+0x29c>)
 800b256:	4293      	cmp	r3, r2
 800b258:	d004      	beq.n	800b264 <HAL_SAI_Init+0x1f4>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4a2c      	ldr	r2, [pc, #176]	@ (800b310 <HAL_SAI_Init+0x2a0>)
 800b260:	4293      	cmp	r3, r2
 800b262:	d106      	bne.n	800b272 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800b264:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b268:	f04f 0100 	mov.w	r1, #0
 800b26c:	f7fe faf4 	bl	8009858 <HAL_RCCEx_GetPeriphCLKFreq>
 800b270:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	4a1f      	ldr	r2, [pc, #124]	@ (800b2f4 <HAL_SAI_Init+0x284>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d106      	bne.n	800b28a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800b27c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b280:	f04f 0100 	mov.w	r1, #0
 800b284:	f7fe fae8 	bl	8009858 <HAL_RCCEx_GetPeriphCLKFreq>
 800b288:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	4a22      	ldr	r2, [pc, #136]	@ (800b318 <HAL_SAI_Init+0x2a8>)
 800b290:	4293      	cmp	r3, r2
 800b292:	d106      	bne.n	800b2a2 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800b294:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b298:	f04f 0100 	mov.w	r1, #0
 800b29c:	f7fe fadc 	bl	8009858 <HAL_RCCEx_GetPeriphCLKFreq>
 800b2a0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	699b      	ldr	r3, [r3, #24]
 800b2a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b2aa:	d139      	bne.n	800b320 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2b0:	2b04      	cmp	r3, #4
 800b2b2:	d102      	bne.n	800b2ba <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800b2b4:	2340      	movs	r3, #64	@ 0x40
 800b2b6:	60fb      	str	r3, [r7, #12]
 800b2b8:	e00a      	b.n	800b2d0 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2be:	2b08      	cmp	r3, #8
 800b2c0:	d103      	bne.n	800b2ca <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800b2c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b2c6:	60fb      	str	r3, [r7, #12]
 800b2c8:	e002      	b.n	800b2d0 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ce:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800b2d0:	697a      	ldr	r2, [r7, #20]
 800b2d2:	4613      	mov	r3, r2
 800b2d4:	009b      	lsls	r3, r3, #2
 800b2d6:	4413      	add	r3, r2
 800b2d8:	005b      	lsls	r3, r3, #1
 800b2da:	4619      	mov	r1, r3
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6a1b      	ldr	r3, [r3, #32]
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	fb02 f303 	mul.w	r3, r2, r3
 800b2e6:	fbb1 f3f3 	udiv	r3, r1, r3
 800b2ea:	613b      	str	r3, [r7, #16]
 800b2ec:	e030      	b.n	800b350 <HAL_SAI_Init+0x2e0>
 800b2ee:	bf00      	nop
 800b2f0:	40015804 	.word	0x40015804
 800b2f4:	58005404 	.word	0x58005404
 800b2f8:	40015824 	.word	0x40015824
 800b2fc:	40015800 	.word	0x40015800
 800b300:	40015c04 	.word	0x40015c04
 800b304:	40015c24 	.word	0x40015c24
 800b308:	40015c00 	.word	0x40015c00
 800b30c:	40016004 	.word	0x40016004
 800b310:	40016024 	.word	0x40016024
 800b314:	40016000 	.word	0x40016000
 800b318:	58005424 	.word	0x58005424
 800b31c:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b324:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b328:	d101      	bne.n	800b32e <HAL_SAI_Init+0x2be>
 800b32a:	2302      	movs	r3, #2
 800b32c:	e000      	b.n	800b330 <HAL_SAI_Init+0x2c0>
 800b32e:	2301      	movs	r3, #1
 800b330:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800b332:	697a      	ldr	r2, [r7, #20]
 800b334:	4613      	mov	r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4413      	add	r3, r2
 800b33a:	005b      	lsls	r3, r3, #1
 800b33c:	4619      	mov	r1, r3
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6a1b      	ldr	r3, [r3, #32]
 800b342:	68ba      	ldr	r2, [r7, #8]
 800b344:	fb02 f303 	mul.w	r3, r2, r3
 800b348:	021b      	lsls	r3, r3, #8
 800b34a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b34e:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	4a95      	ldr	r2, [pc, #596]	@ (800b5a8 <HAL_SAI_Init+0x538>)
 800b354:	fba2 2303 	umull	r2, r3, r2, r3
 800b358:	08da      	lsrs	r2, r3, #3
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800b35e:	6939      	ldr	r1, [r7, #16]
 800b360:	4b91      	ldr	r3, [pc, #580]	@ (800b5a8 <HAL_SAI_Init+0x538>)
 800b362:	fba3 2301 	umull	r2, r3, r3, r1
 800b366:	08da      	lsrs	r2, r3, #3
 800b368:	4613      	mov	r3, r2
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	4413      	add	r3, r2
 800b36e:	005b      	lsls	r3, r3, #1
 800b370:	1aca      	subs	r2, r1, r3
 800b372:	2a08      	cmp	r2, #8
 800b374:	d904      	bls.n	800b380 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b37a:	1c5a      	adds	r2, r3, #1
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b384:	2b04      	cmp	r3, #4
 800b386:	d104      	bne.n	800b392 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b38c:	085a      	lsrs	r2, r3, #1
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d003      	beq.n	800b3a2 <HAL_SAI_Init+0x332>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	2b02      	cmp	r3, #2
 800b3a0:	d109      	bne.n	800b3b6 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	d101      	bne.n	800b3ae <HAL_SAI_Init+0x33e>
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	e001      	b.n	800b3b2 <HAL_SAI_Init+0x342>
 800b3ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b3b2:	623b      	str	r3, [r7, #32]
 800b3b4:	e008      	b.n	800b3c8 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d102      	bne.n	800b3c4 <HAL_SAI_Init+0x354>
 800b3be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b3c2:	e000      	b.n	800b3c6 <HAL_SAI_Init+0x356>
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800b3c8:	f7f8 f952 	bl	8003670 <HAL_GetREVID>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b3d2:	d331      	bcc.n	800b438 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	6819      	ldr	r1, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	4b73      	ldr	r3, [pc, #460]	@ (800b5ac <HAL_SAI_Init+0x53c>)
 800b3e0:	400b      	ands	r3, r1
 800b3e2:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	6819      	ldr	r1, [r3, #0]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	685a      	ldr	r2, [r3, #4]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3f2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b3f8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3fe:	431a      	orrs	r2, r3
 800b400:	6a3b      	ldr	r3, [r7, #32]
 800b402:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800b404:	69fb      	ldr	r3, [r7, #28]
 800b406:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800b40c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	695b      	ldr	r3, [r3, #20]
 800b412:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b418:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b41e:	051b      	lsls	r3, r3, #20
 800b420:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b426:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	691b      	ldr	r3, [r3, #16]
 800b42c:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	430a      	orrs	r2, r1
 800b434:	601a      	str	r2, [r3, #0]
 800b436:	e02d      	b.n	800b494 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	6819      	ldr	r1, [r3, #0]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b5b      	ldr	r3, [pc, #364]	@ (800b5b0 <HAL_SAI_Init+0x540>)
 800b444:	400b      	ands	r3, r1
 800b446:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	6819      	ldr	r1, [r3, #0]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	685a      	ldr	r2, [r3, #4]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b456:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b45c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b462:	431a      	orrs	r2, r3
 800b464:	6a3b      	ldr	r3, [r7, #32]
 800b466:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800b468:	69fb      	ldr	r3, [r7, #28]
 800b46a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800b470:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	695b      	ldr	r3, [r3, #20]
 800b476:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800b47c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b482:	051b      	lsls	r3, r3, #20
 800b484:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800b48a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	430a      	orrs	r2, r1
 800b492:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	6859      	ldr	r1, [r3, #4]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681a      	ldr	r2, [r3, #0]
 800b49e:	4b45      	ldr	r3, [pc, #276]	@ (800b5b4 <HAL_SAI_Init+0x544>)
 800b4a0:	400b      	ands	r3, r1
 800b4a2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6859      	ldr	r1, [r3, #4]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	69da      	ldr	r2, [r3, #28]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4b2:	431a      	orrs	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4b8:	431a      	orrs	r2, r3
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	430a      	orrs	r2, r1
 800b4c0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	6899      	ldr	r1, [r3, #8]
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681a      	ldr	r2, [r3, #0]
 800b4cc:	4b3a      	ldr	r3, [pc, #232]	@ (800b5b8 <HAL_SAI_Init+0x548>)
 800b4ce:	400b      	ands	r3, r1
 800b4d0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	6899      	ldr	r1, [r3, #8]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4dc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b4e2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800b4e8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800b4ee:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4f4:	3b01      	subs	r3, #1
 800b4f6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800b4f8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	430a      	orrs	r2, r1
 800b500:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	68d9      	ldr	r1, [r3, #12]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681a      	ldr	r2, [r3, #0]
 800b50c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800b510:	400b      	ands	r3, r1
 800b512:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	68d9      	ldr	r1, [r3, #12]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b522:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b528:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b52a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b530:	3b01      	subs	r3, #1
 800b532:	021b      	lsls	r3, r3, #8
 800b534:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	430a      	orrs	r2, r1
 800b53c:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a1e      	ldr	r2, [pc, #120]	@ (800b5bc <HAL_SAI_Init+0x54c>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d004      	beq.n	800b552 <HAL_SAI_Init+0x4e2>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	4a1c      	ldr	r2, [pc, #112]	@ (800b5c0 <HAL_SAI_Init+0x550>)
 800b54e:	4293      	cmp	r3, r2
 800b550:	d119      	bne.n	800b586 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800b552:	69bb      	ldr	r3, [r7, #24]
 800b554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b556:	f023 0201 	bic.w	r2, r3, #1
 800b55a:	69bb      	ldr	r3, [r7, #24]
 800b55c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b564:	2b01      	cmp	r3, #1
 800b566:	d10e      	bne.n	800b586 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b570:	3b01      	subs	r3, #1
 800b572:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800b574:	431a      	orrs	r2, r3
 800b576:	69bb      	ldr	r3, [r7, #24]
 800b578:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800b57a:	69bb      	ldr	r3, [r7, #24]
 800b57c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b57e:	f043 0201 	orr.w	r2, r3, #1
 800b582:	69bb      	ldr	r3, [r7, #24]
 800b584:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2201      	movs	r2, #1
 800b592:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2200      	movs	r2, #0
 800b59a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800b59e:	2300      	movs	r3, #0
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3728      	adds	r7, #40	@ 0x28
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}
 800b5a8:	cccccccd 	.word	0xcccccccd
 800b5ac:	f005c010 	.word	0xf005c010
 800b5b0:	f805c010 	.word	0xf805c010
 800b5b4:	ffff1ff0 	.word	0xffff1ff0
 800b5b8:	fff88000 	.word	0xfff88000
 800b5bc:	40015804 	.word	0x40015804
 800b5c0:	58005404 	.word	0x58005404

0800b5c4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b085      	sub	sp, #20
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800b5cc:	4b18      	ldr	r3, [pc, #96]	@ (800b630 <SAI_Disable+0x6c>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a18      	ldr	r2, [pc, #96]	@ (800b634 <SAI_Disable+0x70>)
 800b5d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5d6:	0b1b      	lsrs	r3, r3, #12
 800b5d8:	009b      	lsls	r3, r3, #2
 800b5da:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b5ee:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d10a      	bne.n	800b60c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b5fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800b606:	2303      	movs	r3, #3
 800b608:	72fb      	strb	r3, [r7, #11]
      break;
 800b60a:	e009      	b.n	800b620 <SAI_Disable+0x5c>
    }
    count--;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	3b01      	subs	r3, #1
 800b610:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d1e7      	bne.n	800b5f0 <SAI_Disable+0x2c>

  return status;
 800b620:	7afb      	ldrb	r3, [r7, #11]
}
 800b622:	4618      	mov	r0, r3
 800b624:	3714      	adds	r7, #20
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop
 800b630:	24000004 	.word	0x24000004
 800b634:	95cbec1b 	.word	0x95cbec1b

0800b638 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b082      	sub	sp, #8
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d101      	bne.n	800b64c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800b648:	2301      	movs	r3, #1
 800b64a:	e02b      	b.n	800b6a4 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800b652:	b2db      	uxtb	r3, r3
 800b654:	2b00      	cmp	r3, #0
 800b656:	d106      	bne.n	800b666 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f7f7 fcf9 	bl	8003058 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2202      	movs	r2, #2
 800b66a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	3304      	adds	r3, #4
 800b676:	4619      	mov	r1, r3
 800b678:	4610      	mov	r0, r2
 800b67a:	f001 fabd 	bl	800cbf8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6818      	ldr	r0, [r3, #0]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	461a      	mov	r2, r3
 800b688:	6839      	ldr	r1, [r7, #0]
 800b68a:	f001 fb11 	bl	800ccb0 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800b68e:	4b07      	ldr	r3, [pc, #28]	@ (800b6ac <HAL_SDRAM_Init+0x74>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	4a06      	ldr	r2, [pc, #24]	@ (800b6ac <HAL_SDRAM_Init+0x74>)
 800b694:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b698:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2201      	movs	r2, #1
 800b69e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b6a2:	2300      	movs	r3, #0
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3708      	adds	r7, #8
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}
 800b6ac:	52004000 	.word	0x52004000

0800b6b0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d101      	bne.n	800b6c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b6be:	2301      	movs	r3, #1
 800b6c0:	e10f      	b.n	800b8e2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4a87      	ldr	r2, [pc, #540]	@ (800b8ec <HAL_SPI_Init+0x23c>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d00f      	beq.n	800b6f2 <HAL_SPI_Init+0x42>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4a86      	ldr	r2, [pc, #536]	@ (800b8f0 <HAL_SPI_Init+0x240>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d00a      	beq.n	800b6f2 <HAL_SPI_Init+0x42>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a84      	ldr	r2, [pc, #528]	@ (800b8f4 <HAL_SPI_Init+0x244>)
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	d005      	beq.n	800b6f2 <HAL_SPI_Init+0x42>
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	68db      	ldr	r3, [r3, #12]
 800b6ea:	2b0f      	cmp	r3, #15
 800b6ec:	d901      	bls.n	800b6f2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e0f7      	b.n	800b8e2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 f900 	bl	800b8f8 <SPI_GetPacketSize>
 800b6f8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	4a7b      	ldr	r2, [pc, #492]	@ (800b8ec <HAL_SPI_Init+0x23c>)
 800b700:	4293      	cmp	r3, r2
 800b702:	d00c      	beq.n	800b71e <HAL_SPI_Init+0x6e>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a79      	ldr	r2, [pc, #484]	@ (800b8f0 <HAL_SPI_Init+0x240>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d007      	beq.n	800b71e <HAL_SPI_Init+0x6e>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4a78      	ldr	r2, [pc, #480]	@ (800b8f4 <HAL_SPI_Init+0x244>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d002      	beq.n	800b71e <HAL_SPI_Init+0x6e>
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2b08      	cmp	r3, #8
 800b71c:	d811      	bhi.n	800b742 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b722:	4a72      	ldr	r2, [pc, #456]	@ (800b8ec <HAL_SPI_Init+0x23c>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d009      	beq.n	800b73c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4a70      	ldr	r2, [pc, #448]	@ (800b8f0 <HAL_SPI_Init+0x240>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d004      	beq.n	800b73c <HAL_SPI_Init+0x8c>
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4a6f      	ldr	r2, [pc, #444]	@ (800b8f4 <HAL_SPI_Init+0x244>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d104      	bne.n	800b746 <HAL_SPI_Init+0x96>
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2b10      	cmp	r3, #16
 800b740:	d901      	bls.n	800b746 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b742:	2301      	movs	r3, #1
 800b744:	e0cd      	b.n	800b8e2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b74c:	b2db      	uxtb	r3, r3
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d106      	bne.n	800b760 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2200      	movs	r2, #0
 800b756:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f7f7 fa10 	bl	8002b80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2202      	movs	r2, #2
 800b764:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	681a      	ldr	r2, [r3, #0]
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f022 0201 	bic.w	r2, r2, #1
 800b776:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b782:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	699b      	ldr	r3, [r3, #24]
 800b788:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b78c:	d119      	bne.n	800b7c2 <HAL_SPI_Init+0x112>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b796:	d103      	bne.n	800b7a0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d008      	beq.n	800b7b2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d10c      	bne.n	800b7c2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b7ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b7b0:	d107      	bne.n	800b7c2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	681a      	ldr	r2, [r3, #0]
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b7c0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00f      	beq.n	800b7ee <HAL_SPI_Init+0x13e>
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	2b06      	cmp	r3, #6
 800b7d4:	d90b      	bls.n	800b7ee <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	430a      	orrs	r2, r1
 800b7ea:	601a      	str	r2, [r3, #0]
 800b7ec:	e007      	b.n	800b7fe <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b7fc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	69da      	ldr	r2, [r3, #28]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b806:	431a      	orrs	r2, r3
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	431a      	orrs	r2, r3
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b810:	ea42 0103 	orr.w	r1, r2, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	68da      	ldr	r2, [r3, #12]
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	430a      	orrs	r2, r1
 800b81e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b828:	431a      	orrs	r2, r3
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b82e:	431a      	orrs	r2, r3
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	699b      	ldr	r3, [r3, #24]
 800b834:	431a      	orrs	r2, r3
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	691b      	ldr	r3, [r3, #16]
 800b83a:	431a      	orrs	r2, r3
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	695b      	ldr	r3, [r3, #20]
 800b840:	431a      	orrs	r2, r3
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6a1b      	ldr	r3, [r3, #32]
 800b846:	431a      	orrs	r2, r3
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	431a      	orrs	r2, r3
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b852:	431a      	orrs	r2, r3
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	431a      	orrs	r2, r3
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b85e:	ea42 0103 	orr.w	r1, r2, r3
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	430a      	orrs	r2, r1
 800b86c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	685b      	ldr	r3, [r3, #4]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d113      	bne.n	800b89e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b888:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b89c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f022 0201 	bic.w	r2, r2, #1
 800b8ac:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	685b      	ldr	r3, [r3, #4]
 800b8b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d00a      	beq.n	800b8d0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	68db      	ldr	r3, [r3, #12]
 800b8c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	430a      	orrs	r2, r1
 800b8ce:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b8e0:	2300      	movs	r3, #0
}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	3710      	adds	r7, #16
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
 800b8ea:	bf00      	nop
 800b8ec:	40013000 	.word	0x40013000
 800b8f0:	40003800 	.word	0x40003800
 800b8f4:	40003c00 	.word	0x40003c00

0800b8f8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b904:	095b      	lsrs	r3, r3, #5
 800b906:	3301      	adds	r3, #1
 800b908:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	68db      	ldr	r3, [r3, #12]
 800b90e:	3301      	adds	r3, #1
 800b910:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	3307      	adds	r3, #7
 800b916:	08db      	lsrs	r3, r3, #3
 800b918:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	68fa      	ldr	r2, [r7, #12]
 800b91e:	fb02 f303 	mul.w	r3, r2, r3
}
 800b922:	4618      	mov	r0, r3
 800b924:	3714      	adds	r7, #20
 800b926:	46bd      	mov	sp, r7
 800b928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92c:	4770      	bx	lr

0800b92e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b082      	sub	sp, #8
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d101      	bne.n	800b940 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b93c:	2301      	movs	r3, #1
 800b93e:	e042      	b.n	800b9c6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b946:	2b00      	cmp	r3, #0
 800b948:	d106      	bne.n	800b958 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2200      	movs	r2, #0
 800b94e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f7f7 f9de 	bl	8002d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2224      	movs	r2, #36	@ 0x24
 800b95c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	681a      	ldr	r2, [r3, #0]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	f022 0201 	bic.w	r2, r2, #1
 800b96e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f000 f8bb 	bl	800baec <UART_SetConfig>
 800b976:	4603      	mov	r3, r0
 800b978:	2b01      	cmp	r3, #1
 800b97a:	d101      	bne.n	800b980 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b97c:	2301      	movs	r3, #1
 800b97e:	e022      	b.n	800b9c6 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b984:	2b00      	cmp	r3, #0
 800b986:	d002      	beq.n	800b98e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 fe17 	bl	800c5bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	685a      	ldr	r2, [r3, #4]
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b99c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	689a      	ldr	r2, [r3, #8]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b9ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f042 0201 	orr.w	r2, r2, #1
 800b9bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 fe9e 	bl	800c700 <UART_CheckIdleState>
 800b9c4:	4603      	mov	r3, r0
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	3708      	adds	r7, #8
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}

0800b9ce <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9ce:	b580      	push	{r7, lr}
 800b9d0:	b08a      	sub	sp, #40	@ 0x28
 800b9d2:	af02      	add	r7, sp, #8
 800b9d4:	60f8      	str	r0, [r7, #12]
 800b9d6:	60b9      	str	r1, [r7, #8]
 800b9d8:	603b      	str	r3, [r7, #0]
 800b9da:	4613      	mov	r3, r2
 800b9dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9e4:	2b20      	cmp	r3, #32
 800b9e6:	d17b      	bne.n	800bae0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d002      	beq.n	800b9f4 <HAL_UART_Transmit+0x26>
 800b9ee:	88fb      	ldrh	r3, [r7, #6]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d101      	bne.n	800b9f8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	e074      	b.n	800bae2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	2221      	movs	r2, #33	@ 0x21
 800ba04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ba08:	f7f7 fe02 	bl	8003610 <HAL_GetTick>
 800ba0c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	88fa      	ldrh	r2, [r7, #6]
 800ba12:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	88fa      	ldrh	r2, [r7, #6]
 800ba1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	689b      	ldr	r3, [r3, #8]
 800ba22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba26:	d108      	bne.n	800ba3a <HAL_UART_Transmit+0x6c>
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	691b      	ldr	r3, [r3, #16]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d104      	bne.n	800ba3a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ba30:	2300      	movs	r3, #0
 800ba32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	61bb      	str	r3, [r7, #24]
 800ba38:	e003      	b.n	800ba42 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ba42:	e030      	b.n	800baa6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	9300      	str	r3, [sp, #0]
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	2180      	movs	r1, #128	@ 0x80
 800ba4e:	68f8      	ldr	r0, [r7, #12]
 800ba50:	f000 ff00 	bl	800c854 <UART_WaitOnFlagUntilTimeout>
 800ba54:	4603      	mov	r3, r0
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d005      	beq.n	800ba66 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2220      	movs	r2, #32
 800ba5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ba62:	2303      	movs	r3, #3
 800ba64:	e03d      	b.n	800bae2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ba66:	69fb      	ldr	r3, [r7, #28]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d10b      	bne.n	800ba84 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ba6c:	69bb      	ldr	r3, [r7, #24]
 800ba6e:	881b      	ldrh	r3, [r3, #0]
 800ba70:	461a      	mov	r2, r3
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba7a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	3302      	adds	r3, #2
 800ba80:	61bb      	str	r3, [r7, #24]
 800ba82:	e007      	b.n	800ba94 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ba84:	69fb      	ldr	r3, [r7, #28]
 800ba86:	781a      	ldrb	r2, [r3, #0]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ba8e:	69fb      	ldr	r3, [r7, #28]
 800ba90:	3301      	adds	r3, #1
 800ba92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	b29a      	uxth	r2, r3
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800baac:	b29b      	uxth	r3, r3
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1c8      	bne.n	800ba44 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	9300      	str	r3, [sp, #0]
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	2200      	movs	r2, #0
 800baba:	2140      	movs	r1, #64	@ 0x40
 800babc:	68f8      	ldr	r0, [r7, #12]
 800babe:	f000 fec9 	bl	800c854 <UART_WaitOnFlagUntilTimeout>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d005      	beq.n	800bad4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	2220      	movs	r2, #32
 800bacc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800bad0:	2303      	movs	r3, #3
 800bad2:	e006      	b.n	800bae2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	2220      	movs	r2, #32
 800bad8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800badc:	2300      	movs	r3, #0
 800bade:	e000      	b.n	800bae2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800bae0:	2302      	movs	r3, #2
  }
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3720      	adds	r7, #32
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}
	...

0800baec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800baec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800baf0:	b092      	sub	sp, #72	@ 0x48
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800baf6:	2300      	movs	r3, #0
 800baf8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	689a      	ldr	r2, [r3, #8]
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	691b      	ldr	r3, [r3, #16]
 800bb04:	431a      	orrs	r2, r3
 800bb06:	697b      	ldr	r3, [r7, #20]
 800bb08:	695b      	ldr	r3, [r3, #20]
 800bb0a:	431a      	orrs	r2, r3
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	69db      	ldr	r3, [r3, #28]
 800bb10:	4313      	orrs	r3, r2
 800bb12:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	681a      	ldr	r2, [r3, #0]
 800bb1a:	4bbe      	ldr	r3, [pc, #760]	@ (800be14 <UART_SetConfig+0x328>)
 800bb1c:	4013      	ands	r3, r2
 800bb1e:	697a      	ldr	r2, [r7, #20]
 800bb20:	6812      	ldr	r2, [r2, #0]
 800bb22:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bb24:	430b      	orrs	r3, r1
 800bb26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	68da      	ldr	r2, [r3, #12]
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	430a      	orrs	r2, r1
 800bb3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	699b      	ldr	r3, [r3, #24]
 800bb42:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4ab3      	ldr	r2, [pc, #716]	@ (800be18 <UART_SetConfig+0x32c>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d004      	beq.n	800bb58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	6a1b      	ldr	r3, [r3, #32]
 800bb52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb54:	4313      	orrs	r3, r2
 800bb56:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	689a      	ldr	r2, [r3, #8]
 800bb5e:	4baf      	ldr	r3, [pc, #700]	@ (800be1c <UART_SetConfig+0x330>)
 800bb60:	4013      	ands	r3, r2
 800bb62:	697a      	ldr	r2, [r7, #20]
 800bb64:	6812      	ldr	r2, [r2, #0]
 800bb66:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bb68:	430b      	orrs	r3, r1
 800bb6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb72:	f023 010f 	bic.w	r1, r3, #15
 800bb76:	697b      	ldr	r3, [r7, #20]
 800bb78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	430a      	orrs	r2, r1
 800bb80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4aa6      	ldr	r2, [pc, #664]	@ (800be20 <UART_SetConfig+0x334>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d177      	bne.n	800bc7c <UART_SetConfig+0x190>
 800bb8c:	4ba5      	ldr	r3, [pc, #660]	@ (800be24 <UART_SetConfig+0x338>)
 800bb8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb94:	2b28      	cmp	r3, #40	@ 0x28
 800bb96:	d86d      	bhi.n	800bc74 <UART_SetConfig+0x188>
 800bb98:	a201      	add	r2, pc, #4	@ (adr r2, 800bba0 <UART_SetConfig+0xb4>)
 800bb9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb9e:	bf00      	nop
 800bba0:	0800bc45 	.word	0x0800bc45
 800bba4:	0800bc75 	.word	0x0800bc75
 800bba8:	0800bc75 	.word	0x0800bc75
 800bbac:	0800bc75 	.word	0x0800bc75
 800bbb0:	0800bc75 	.word	0x0800bc75
 800bbb4:	0800bc75 	.word	0x0800bc75
 800bbb8:	0800bc75 	.word	0x0800bc75
 800bbbc:	0800bc75 	.word	0x0800bc75
 800bbc0:	0800bc4d 	.word	0x0800bc4d
 800bbc4:	0800bc75 	.word	0x0800bc75
 800bbc8:	0800bc75 	.word	0x0800bc75
 800bbcc:	0800bc75 	.word	0x0800bc75
 800bbd0:	0800bc75 	.word	0x0800bc75
 800bbd4:	0800bc75 	.word	0x0800bc75
 800bbd8:	0800bc75 	.word	0x0800bc75
 800bbdc:	0800bc75 	.word	0x0800bc75
 800bbe0:	0800bc55 	.word	0x0800bc55
 800bbe4:	0800bc75 	.word	0x0800bc75
 800bbe8:	0800bc75 	.word	0x0800bc75
 800bbec:	0800bc75 	.word	0x0800bc75
 800bbf0:	0800bc75 	.word	0x0800bc75
 800bbf4:	0800bc75 	.word	0x0800bc75
 800bbf8:	0800bc75 	.word	0x0800bc75
 800bbfc:	0800bc75 	.word	0x0800bc75
 800bc00:	0800bc5d 	.word	0x0800bc5d
 800bc04:	0800bc75 	.word	0x0800bc75
 800bc08:	0800bc75 	.word	0x0800bc75
 800bc0c:	0800bc75 	.word	0x0800bc75
 800bc10:	0800bc75 	.word	0x0800bc75
 800bc14:	0800bc75 	.word	0x0800bc75
 800bc18:	0800bc75 	.word	0x0800bc75
 800bc1c:	0800bc75 	.word	0x0800bc75
 800bc20:	0800bc65 	.word	0x0800bc65
 800bc24:	0800bc75 	.word	0x0800bc75
 800bc28:	0800bc75 	.word	0x0800bc75
 800bc2c:	0800bc75 	.word	0x0800bc75
 800bc30:	0800bc75 	.word	0x0800bc75
 800bc34:	0800bc75 	.word	0x0800bc75
 800bc38:	0800bc75 	.word	0x0800bc75
 800bc3c:	0800bc75 	.word	0x0800bc75
 800bc40:	0800bc6d 	.word	0x0800bc6d
 800bc44:	2301      	movs	r3, #1
 800bc46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc4a:	e222      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc4c:	2304      	movs	r3, #4
 800bc4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc52:	e21e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc54:	2308      	movs	r3, #8
 800bc56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc5a:	e21a      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc5c:	2310      	movs	r3, #16
 800bc5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc62:	e216      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc64:	2320      	movs	r3, #32
 800bc66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc6a:	e212      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc6c:	2340      	movs	r3, #64	@ 0x40
 800bc6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc72:	e20e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc74:	2380      	movs	r3, #128	@ 0x80
 800bc76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc7a:	e20a      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4a69      	ldr	r2, [pc, #420]	@ (800be28 <UART_SetConfig+0x33c>)
 800bc82:	4293      	cmp	r3, r2
 800bc84:	d130      	bne.n	800bce8 <UART_SetConfig+0x1fc>
 800bc86:	4b67      	ldr	r3, [pc, #412]	@ (800be24 <UART_SetConfig+0x338>)
 800bc88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc8a:	f003 0307 	and.w	r3, r3, #7
 800bc8e:	2b05      	cmp	r3, #5
 800bc90:	d826      	bhi.n	800bce0 <UART_SetConfig+0x1f4>
 800bc92:	a201      	add	r2, pc, #4	@ (adr r2, 800bc98 <UART_SetConfig+0x1ac>)
 800bc94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc98:	0800bcb1 	.word	0x0800bcb1
 800bc9c:	0800bcb9 	.word	0x0800bcb9
 800bca0:	0800bcc1 	.word	0x0800bcc1
 800bca4:	0800bcc9 	.word	0x0800bcc9
 800bca8:	0800bcd1 	.word	0x0800bcd1
 800bcac:	0800bcd9 	.word	0x0800bcd9
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcb6:	e1ec      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bcb8:	2304      	movs	r3, #4
 800bcba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcbe:	e1e8      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bcc0:	2308      	movs	r3, #8
 800bcc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcc6:	e1e4      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bcc8:	2310      	movs	r3, #16
 800bcca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcce:	e1e0      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bcd0:	2320      	movs	r3, #32
 800bcd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcd6:	e1dc      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bcd8:	2340      	movs	r3, #64	@ 0x40
 800bcda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcde:	e1d8      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bce0:	2380      	movs	r3, #128	@ 0x80
 800bce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bce6:	e1d4      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bce8:	697b      	ldr	r3, [r7, #20]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a4f      	ldr	r2, [pc, #316]	@ (800be2c <UART_SetConfig+0x340>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d130      	bne.n	800bd54 <UART_SetConfig+0x268>
 800bcf2:	4b4c      	ldr	r3, [pc, #304]	@ (800be24 <UART_SetConfig+0x338>)
 800bcf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcf6:	f003 0307 	and.w	r3, r3, #7
 800bcfa:	2b05      	cmp	r3, #5
 800bcfc:	d826      	bhi.n	800bd4c <UART_SetConfig+0x260>
 800bcfe:	a201      	add	r2, pc, #4	@ (adr r2, 800bd04 <UART_SetConfig+0x218>)
 800bd00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd04:	0800bd1d 	.word	0x0800bd1d
 800bd08:	0800bd25 	.word	0x0800bd25
 800bd0c:	0800bd2d 	.word	0x0800bd2d
 800bd10:	0800bd35 	.word	0x0800bd35
 800bd14:	0800bd3d 	.word	0x0800bd3d
 800bd18:	0800bd45 	.word	0x0800bd45
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd22:	e1b6      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd24:	2304      	movs	r3, #4
 800bd26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd2a:	e1b2      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd2c:	2308      	movs	r3, #8
 800bd2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd32:	e1ae      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd34:	2310      	movs	r3, #16
 800bd36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd3a:	e1aa      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd3c:	2320      	movs	r3, #32
 800bd3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd42:	e1a6      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd44:	2340      	movs	r3, #64	@ 0x40
 800bd46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd4a:	e1a2      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd4c:	2380      	movs	r3, #128	@ 0x80
 800bd4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd52:	e19e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	4a35      	ldr	r2, [pc, #212]	@ (800be30 <UART_SetConfig+0x344>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d130      	bne.n	800bdc0 <UART_SetConfig+0x2d4>
 800bd5e:	4b31      	ldr	r3, [pc, #196]	@ (800be24 <UART_SetConfig+0x338>)
 800bd60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd62:	f003 0307 	and.w	r3, r3, #7
 800bd66:	2b05      	cmp	r3, #5
 800bd68:	d826      	bhi.n	800bdb8 <UART_SetConfig+0x2cc>
 800bd6a:	a201      	add	r2, pc, #4	@ (adr r2, 800bd70 <UART_SetConfig+0x284>)
 800bd6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd70:	0800bd89 	.word	0x0800bd89
 800bd74:	0800bd91 	.word	0x0800bd91
 800bd78:	0800bd99 	.word	0x0800bd99
 800bd7c:	0800bda1 	.word	0x0800bda1
 800bd80:	0800bda9 	.word	0x0800bda9
 800bd84:	0800bdb1 	.word	0x0800bdb1
 800bd88:	2300      	movs	r3, #0
 800bd8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd8e:	e180      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd90:	2304      	movs	r3, #4
 800bd92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd96:	e17c      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bd98:	2308      	movs	r3, #8
 800bd9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd9e:	e178      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bda0:	2310      	movs	r3, #16
 800bda2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bda6:	e174      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bda8:	2320      	movs	r3, #32
 800bdaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdae:	e170      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bdb0:	2340      	movs	r3, #64	@ 0x40
 800bdb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdb6:	e16c      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bdb8:	2380      	movs	r3, #128	@ 0x80
 800bdba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdbe:	e168      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a1b      	ldr	r2, [pc, #108]	@ (800be34 <UART_SetConfig+0x348>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d142      	bne.n	800be50 <UART_SetConfig+0x364>
 800bdca:	4b16      	ldr	r3, [pc, #88]	@ (800be24 <UART_SetConfig+0x338>)
 800bdcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdce:	f003 0307 	and.w	r3, r3, #7
 800bdd2:	2b05      	cmp	r3, #5
 800bdd4:	d838      	bhi.n	800be48 <UART_SetConfig+0x35c>
 800bdd6:	a201      	add	r2, pc, #4	@ (adr r2, 800bddc <UART_SetConfig+0x2f0>)
 800bdd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bddc:	0800bdf5 	.word	0x0800bdf5
 800bde0:	0800bdfd 	.word	0x0800bdfd
 800bde4:	0800be05 	.word	0x0800be05
 800bde8:	0800be0d 	.word	0x0800be0d
 800bdec:	0800be39 	.word	0x0800be39
 800bdf0:	0800be41 	.word	0x0800be41
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdfa:	e14a      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bdfc:	2304      	movs	r3, #4
 800bdfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be02:	e146      	b.n	800c092 <UART_SetConfig+0x5a6>
 800be04:	2308      	movs	r3, #8
 800be06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be0a:	e142      	b.n	800c092 <UART_SetConfig+0x5a6>
 800be0c:	2310      	movs	r3, #16
 800be0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be12:	e13e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800be14:	cfff69f3 	.word	0xcfff69f3
 800be18:	58000c00 	.word	0x58000c00
 800be1c:	11fff4ff 	.word	0x11fff4ff
 800be20:	40011000 	.word	0x40011000
 800be24:	58024400 	.word	0x58024400
 800be28:	40004400 	.word	0x40004400
 800be2c:	40004800 	.word	0x40004800
 800be30:	40004c00 	.word	0x40004c00
 800be34:	40005000 	.word	0x40005000
 800be38:	2320      	movs	r3, #32
 800be3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be3e:	e128      	b.n	800c092 <UART_SetConfig+0x5a6>
 800be40:	2340      	movs	r3, #64	@ 0x40
 800be42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be46:	e124      	b.n	800c092 <UART_SetConfig+0x5a6>
 800be48:	2380      	movs	r3, #128	@ 0x80
 800be4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be4e:	e120      	b.n	800c092 <UART_SetConfig+0x5a6>
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	4acb      	ldr	r2, [pc, #812]	@ (800c184 <UART_SetConfig+0x698>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d176      	bne.n	800bf48 <UART_SetConfig+0x45c>
 800be5a:	4bcb      	ldr	r3, [pc, #812]	@ (800c188 <UART_SetConfig+0x69c>)
 800be5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be62:	2b28      	cmp	r3, #40	@ 0x28
 800be64:	d86c      	bhi.n	800bf40 <UART_SetConfig+0x454>
 800be66:	a201      	add	r2, pc, #4	@ (adr r2, 800be6c <UART_SetConfig+0x380>)
 800be68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be6c:	0800bf11 	.word	0x0800bf11
 800be70:	0800bf41 	.word	0x0800bf41
 800be74:	0800bf41 	.word	0x0800bf41
 800be78:	0800bf41 	.word	0x0800bf41
 800be7c:	0800bf41 	.word	0x0800bf41
 800be80:	0800bf41 	.word	0x0800bf41
 800be84:	0800bf41 	.word	0x0800bf41
 800be88:	0800bf41 	.word	0x0800bf41
 800be8c:	0800bf19 	.word	0x0800bf19
 800be90:	0800bf41 	.word	0x0800bf41
 800be94:	0800bf41 	.word	0x0800bf41
 800be98:	0800bf41 	.word	0x0800bf41
 800be9c:	0800bf41 	.word	0x0800bf41
 800bea0:	0800bf41 	.word	0x0800bf41
 800bea4:	0800bf41 	.word	0x0800bf41
 800bea8:	0800bf41 	.word	0x0800bf41
 800beac:	0800bf21 	.word	0x0800bf21
 800beb0:	0800bf41 	.word	0x0800bf41
 800beb4:	0800bf41 	.word	0x0800bf41
 800beb8:	0800bf41 	.word	0x0800bf41
 800bebc:	0800bf41 	.word	0x0800bf41
 800bec0:	0800bf41 	.word	0x0800bf41
 800bec4:	0800bf41 	.word	0x0800bf41
 800bec8:	0800bf41 	.word	0x0800bf41
 800becc:	0800bf29 	.word	0x0800bf29
 800bed0:	0800bf41 	.word	0x0800bf41
 800bed4:	0800bf41 	.word	0x0800bf41
 800bed8:	0800bf41 	.word	0x0800bf41
 800bedc:	0800bf41 	.word	0x0800bf41
 800bee0:	0800bf41 	.word	0x0800bf41
 800bee4:	0800bf41 	.word	0x0800bf41
 800bee8:	0800bf41 	.word	0x0800bf41
 800beec:	0800bf31 	.word	0x0800bf31
 800bef0:	0800bf41 	.word	0x0800bf41
 800bef4:	0800bf41 	.word	0x0800bf41
 800bef8:	0800bf41 	.word	0x0800bf41
 800befc:	0800bf41 	.word	0x0800bf41
 800bf00:	0800bf41 	.word	0x0800bf41
 800bf04:	0800bf41 	.word	0x0800bf41
 800bf08:	0800bf41 	.word	0x0800bf41
 800bf0c:	0800bf39 	.word	0x0800bf39
 800bf10:	2301      	movs	r3, #1
 800bf12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf16:	e0bc      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf18:	2304      	movs	r3, #4
 800bf1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf1e:	e0b8      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf20:	2308      	movs	r3, #8
 800bf22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf26:	e0b4      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf28:	2310      	movs	r3, #16
 800bf2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf2e:	e0b0      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf30:	2320      	movs	r3, #32
 800bf32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf36:	e0ac      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf38:	2340      	movs	r3, #64	@ 0x40
 800bf3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf3e:	e0a8      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf40:	2380      	movs	r3, #128	@ 0x80
 800bf42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf46:	e0a4      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	4a8f      	ldr	r2, [pc, #572]	@ (800c18c <UART_SetConfig+0x6a0>)
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	d130      	bne.n	800bfb4 <UART_SetConfig+0x4c8>
 800bf52:	4b8d      	ldr	r3, [pc, #564]	@ (800c188 <UART_SetConfig+0x69c>)
 800bf54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf56:	f003 0307 	and.w	r3, r3, #7
 800bf5a:	2b05      	cmp	r3, #5
 800bf5c:	d826      	bhi.n	800bfac <UART_SetConfig+0x4c0>
 800bf5e:	a201      	add	r2, pc, #4	@ (adr r2, 800bf64 <UART_SetConfig+0x478>)
 800bf60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf64:	0800bf7d 	.word	0x0800bf7d
 800bf68:	0800bf85 	.word	0x0800bf85
 800bf6c:	0800bf8d 	.word	0x0800bf8d
 800bf70:	0800bf95 	.word	0x0800bf95
 800bf74:	0800bf9d 	.word	0x0800bf9d
 800bf78:	0800bfa5 	.word	0x0800bfa5
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf82:	e086      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf84:	2304      	movs	r3, #4
 800bf86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf8a:	e082      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf8c:	2308      	movs	r3, #8
 800bf8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf92:	e07e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf94:	2310      	movs	r3, #16
 800bf96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf9a:	e07a      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bf9c:	2320      	movs	r3, #32
 800bf9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfa2:	e076      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bfa4:	2340      	movs	r3, #64	@ 0x40
 800bfa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfaa:	e072      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bfac:	2380      	movs	r3, #128	@ 0x80
 800bfae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfb2:	e06e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	4a75      	ldr	r2, [pc, #468]	@ (800c190 <UART_SetConfig+0x6a4>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d130      	bne.n	800c020 <UART_SetConfig+0x534>
 800bfbe:	4b72      	ldr	r3, [pc, #456]	@ (800c188 <UART_SetConfig+0x69c>)
 800bfc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfc2:	f003 0307 	and.w	r3, r3, #7
 800bfc6:	2b05      	cmp	r3, #5
 800bfc8:	d826      	bhi.n	800c018 <UART_SetConfig+0x52c>
 800bfca:	a201      	add	r2, pc, #4	@ (adr r2, 800bfd0 <UART_SetConfig+0x4e4>)
 800bfcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfd0:	0800bfe9 	.word	0x0800bfe9
 800bfd4:	0800bff1 	.word	0x0800bff1
 800bfd8:	0800bff9 	.word	0x0800bff9
 800bfdc:	0800c001 	.word	0x0800c001
 800bfe0:	0800c009 	.word	0x0800c009
 800bfe4:	0800c011 	.word	0x0800c011
 800bfe8:	2300      	movs	r3, #0
 800bfea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfee:	e050      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bff0:	2304      	movs	r3, #4
 800bff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bff6:	e04c      	b.n	800c092 <UART_SetConfig+0x5a6>
 800bff8:	2308      	movs	r3, #8
 800bffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bffe:	e048      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c000:	2310      	movs	r3, #16
 800c002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c006:	e044      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c008:	2320      	movs	r3, #32
 800c00a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c00e:	e040      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c010:	2340      	movs	r3, #64	@ 0x40
 800c012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c016:	e03c      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c018:	2380      	movs	r3, #128	@ 0x80
 800c01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c01e:	e038      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a5b      	ldr	r2, [pc, #364]	@ (800c194 <UART_SetConfig+0x6a8>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d130      	bne.n	800c08c <UART_SetConfig+0x5a0>
 800c02a:	4b57      	ldr	r3, [pc, #348]	@ (800c188 <UART_SetConfig+0x69c>)
 800c02c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c02e:	f003 0307 	and.w	r3, r3, #7
 800c032:	2b05      	cmp	r3, #5
 800c034:	d826      	bhi.n	800c084 <UART_SetConfig+0x598>
 800c036:	a201      	add	r2, pc, #4	@ (adr r2, 800c03c <UART_SetConfig+0x550>)
 800c038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c03c:	0800c055 	.word	0x0800c055
 800c040:	0800c05d 	.word	0x0800c05d
 800c044:	0800c065 	.word	0x0800c065
 800c048:	0800c06d 	.word	0x0800c06d
 800c04c:	0800c075 	.word	0x0800c075
 800c050:	0800c07d 	.word	0x0800c07d
 800c054:	2302      	movs	r3, #2
 800c056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c05a:	e01a      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c05c:	2304      	movs	r3, #4
 800c05e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c062:	e016      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c064:	2308      	movs	r3, #8
 800c066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c06a:	e012      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c06c:	2310      	movs	r3, #16
 800c06e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c072:	e00e      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c074:	2320      	movs	r3, #32
 800c076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c07a:	e00a      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c07c:	2340      	movs	r3, #64	@ 0x40
 800c07e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c082:	e006      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c084:	2380      	movs	r3, #128	@ 0x80
 800c086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c08a:	e002      	b.n	800c092 <UART_SetConfig+0x5a6>
 800c08c:	2380      	movs	r3, #128	@ 0x80
 800c08e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	4a3f      	ldr	r2, [pc, #252]	@ (800c194 <UART_SetConfig+0x6a8>)
 800c098:	4293      	cmp	r3, r2
 800c09a:	f040 80f8 	bne.w	800c28e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c09e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c0a2:	2b20      	cmp	r3, #32
 800c0a4:	dc46      	bgt.n	800c134 <UART_SetConfig+0x648>
 800c0a6:	2b02      	cmp	r3, #2
 800c0a8:	f2c0 8082 	blt.w	800c1b0 <UART_SetConfig+0x6c4>
 800c0ac:	3b02      	subs	r3, #2
 800c0ae:	2b1e      	cmp	r3, #30
 800c0b0:	d87e      	bhi.n	800c1b0 <UART_SetConfig+0x6c4>
 800c0b2:	a201      	add	r2, pc, #4	@ (adr r2, 800c0b8 <UART_SetConfig+0x5cc>)
 800c0b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b8:	0800c13b 	.word	0x0800c13b
 800c0bc:	0800c1b1 	.word	0x0800c1b1
 800c0c0:	0800c143 	.word	0x0800c143
 800c0c4:	0800c1b1 	.word	0x0800c1b1
 800c0c8:	0800c1b1 	.word	0x0800c1b1
 800c0cc:	0800c1b1 	.word	0x0800c1b1
 800c0d0:	0800c153 	.word	0x0800c153
 800c0d4:	0800c1b1 	.word	0x0800c1b1
 800c0d8:	0800c1b1 	.word	0x0800c1b1
 800c0dc:	0800c1b1 	.word	0x0800c1b1
 800c0e0:	0800c1b1 	.word	0x0800c1b1
 800c0e4:	0800c1b1 	.word	0x0800c1b1
 800c0e8:	0800c1b1 	.word	0x0800c1b1
 800c0ec:	0800c1b1 	.word	0x0800c1b1
 800c0f0:	0800c163 	.word	0x0800c163
 800c0f4:	0800c1b1 	.word	0x0800c1b1
 800c0f8:	0800c1b1 	.word	0x0800c1b1
 800c0fc:	0800c1b1 	.word	0x0800c1b1
 800c100:	0800c1b1 	.word	0x0800c1b1
 800c104:	0800c1b1 	.word	0x0800c1b1
 800c108:	0800c1b1 	.word	0x0800c1b1
 800c10c:	0800c1b1 	.word	0x0800c1b1
 800c110:	0800c1b1 	.word	0x0800c1b1
 800c114:	0800c1b1 	.word	0x0800c1b1
 800c118:	0800c1b1 	.word	0x0800c1b1
 800c11c:	0800c1b1 	.word	0x0800c1b1
 800c120:	0800c1b1 	.word	0x0800c1b1
 800c124:	0800c1b1 	.word	0x0800c1b1
 800c128:	0800c1b1 	.word	0x0800c1b1
 800c12c:	0800c1b1 	.word	0x0800c1b1
 800c130:	0800c1a3 	.word	0x0800c1a3
 800c134:	2b40      	cmp	r3, #64	@ 0x40
 800c136:	d037      	beq.n	800c1a8 <UART_SetConfig+0x6bc>
 800c138:	e03a      	b.n	800c1b0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c13a:	f7fe f90d 	bl	800a358 <HAL_RCCEx_GetD3PCLK1Freq>
 800c13e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c140:	e03c      	b.n	800c1bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c146:	4618      	mov	r0, r3
 800c148:	f7fe f91c 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c150:	e034      	b.n	800c1bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c152:	f107 0318 	add.w	r3, r7, #24
 800c156:	4618      	mov	r0, r3
 800c158:	f7fe fa68 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c160:	e02c      	b.n	800c1bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c162:	4b09      	ldr	r3, [pc, #36]	@ (800c188 <UART_SetConfig+0x69c>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f003 0320 	and.w	r3, r3, #32
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d016      	beq.n	800c19c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c16e:	4b06      	ldr	r3, [pc, #24]	@ (800c188 <UART_SetConfig+0x69c>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	08db      	lsrs	r3, r3, #3
 800c174:	f003 0303 	and.w	r3, r3, #3
 800c178:	4a07      	ldr	r2, [pc, #28]	@ (800c198 <UART_SetConfig+0x6ac>)
 800c17a:	fa22 f303 	lsr.w	r3, r2, r3
 800c17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c180:	e01c      	b.n	800c1bc <UART_SetConfig+0x6d0>
 800c182:	bf00      	nop
 800c184:	40011400 	.word	0x40011400
 800c188:	58024400 	.word	0x58024400
 800c18c:	40007800 	.word	0x40007800
 800c190:	40007c00 	.word	0x40007c00
 800c194:	58000c00 	.word	0x58000c00
 800c198:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800c19c:	4b9d      	ldr	r3, [pc, #628]	@ (800c414 <UART_SetConfig+0x928>)
 800c19e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1a0:	e00c      	b.n	800c1bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c1a2:	4b9d      	ldr	r3, [pc, #628]	@ (800c418 <UART_SetConfig+0x92c>)
 800c1a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1a6:	e009      	b.n	800c1bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c1a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c1ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1ae:	e005      	b.n	800c1bc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c1ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	f000 81de 	beq.w	800c580 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1c8:	4a94      	ldr	r2, [pc, #592]	@ (800c41c <UART_SetConfig+0x930>)
 800c1ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c1d6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	685a      	ldr	r2, [r3, #4]
 800c1dc:	4613      	mov	r3, r2
 800c1de:	005b      	lsls	r3, r3, #1
 800c1e0:	4413      	add	r3, r2
 800c1e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d305      	bcc.n	800c1f4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c1ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1f0:	429a      	cmp	r2, r3
 800c1f2:	d903      	bls.n	800c1fc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c1fa:	e1c1      	b.n	800c580 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c1fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1fe:	2200      	movs	r2, #0
 800c200:	60bb      	str	r3, [r7, #8]
 800c202:	60fa      	str	r2, [r7, #12]
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c208:	4a84      	ldr	r2, [pc, #528]	@ (800c41c <UART_SetConfig+0x930>)
 800c20a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c20e:	b29b      	uxth	r3, r3
 800c210:	2200      	movs	r2, #0
 800c212:	603b      	str	r3, [r7, #0]
 800c214:	607a      	str	r2, [r7, #4]
 800c216:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c21a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c21e:	f7f4 fa73 	bl	8000708 <__aeabi_uldivmod>
 800c222:	4602      	mov	r2, r0
 800c224:	460b      	mov	r3, r1
 800c226:	4610      	mov	r0, r2
 800c228:	4619      	mov	r1, r3
 800c22a:	f04f 0200 	mov.w	r2, #0
 800c22e:	f04f 0300 	mov.w	r3, #0
 800c232:	020b      	lsls	r3, r1, #8
 800c234:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c238:	0202      	lsls	r2, r0, #8
 800c23a:	6979      	ldr	r1, [r7, #20]
 800c23c:	6849      	ldr	r1, [r1, #4]
 800c23e:	0849      	lsrs	r1, r1, #1
 800c240:	2000      	movs	r0, #0
 800c242:	460c      	mov	r4, r1
 800c244:	4605      	mov	r5, r0
 800c246:	eb12 0804 	adds.w	r8, r2, r4
 800c24a:	eb43 0905 	adc.w	r9, r3, r5
 800c24e:	697b      	ldr	r3, [r7, #20]
 800c250:	685b      	ldr	r3, [r3, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	469a      	mov	sl, r3
 800c256:	4693      	mov	fp, r2
 800c258:	4652      	mov	r2, sl
 800c25a:	465b      	mov	r3, fp
 800c25c:	4640      	mov	r0, r8
 800c25e:	4649      	mov	r1, r9
 800c260:	f7f4 fa52 	bl	8000708 <__aeabi_uldivmod>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4613      	mov	r3, r2
 800c26a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c26e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c272:	d308      	bcc.n	800c286 <UART_SetConfig+0x79a>
 800c274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c276:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c27a:	d204      	bcs.n	800c286 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800c27c:	697b      	ldr	r3, [r7, #20]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c282:	60da      	str	r2, [r3, #12]
 800c284:	e17c      	b.n	800c580 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800c286:	2301      	movs	r3, #1
 800c288:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c28c:	e178      	b.n	800c580 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	69db      	ldr	r3, [r3, #28]
 800c292:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c296:	f040 80c5 	bne.w	800c424 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800c29a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c29e:	2b20      	cmp	r3, #32
 800c2a0:	dc48      	bgt.n	800c334 <UART_SetConfig+0x848>
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	db7b      	blt.n	800c39e <UART_SetConfig+0x8b2>
 800c2a6:	2b20      	cmp	r3, #32
 800c2a8:	d879      	bhi.n	800c39e <UART_SetConfig+0x8b2>
 800c2aa:	a201      	add	r2, pc, #4	@ (adr r2, 800c2b0 <UART_SetConfig+0x7c4>)
 800c2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b0:	0800c33b 	.word	0x0800c33b
 800c2b4:	0800c343 	.word	0x0800c343
 800c2b8:	0800c39f 	.word	0x0800c39f
 800c2bc:	0800c39f 	.word	0x0800c39f
 800c2c0:	0800c34b 	.word	0x0800c34b
 800c2c4:	0800c39f 	.word	0x0800c39f
 800c2c8:	0800c39f 	.word	0x0800c39f
 800c2cc:	0800c39f 	.word	0x0800c39f
 800c2d0:	0800c35b 	.word	0x0800c35b
 800c2d4:	0800c39f 	.word	0x0800c39f
 800c2d8:	0800c39f 	.word	0x0800c39f
 800c2dc:	0800c39f 	.word	0x0800c39f
 800c2e0:	0800c39f 	.word	0x0800c39f
 800c2e4:	0800c39f 	.word	0x0800c39f
 800c2e8:	0800c39f 	.word	0x0800c39f
 800c2ec:	0800c39f 	.word	0x0800c39f
 800c2f0:	0800c36b 	.word	0x0800c36b
 800c2f4:	0800c39f 	.word	0x0800c39f
 800c2f8:	0800c39f 	.word	0x0800c39f
 800c2fc:	0800c39f 	.word	0x0800c39f
 800c300:	0800c39f 	.word	0x0800c39f
 800c304:	0800c39f 	.word	0x0800c39f
 800c308:	0800c39f 	.word	0x0800c39f
 800c30c:	0800c39f 	.word	0x0800c39f
 800c310:	0800c39f 	.word	0x0800c39f
 800c314:	0800c39f 	.word	0x0800c39f
 800c318:	0800c39f 	.word	0x0800c39f
 800c31c:	0800c39f 	.word	0x0800c39f
 800c320:	0800c39f 	.word	0x0800c39f
 800c324:	0800c39f 	.word	0x0800c39f
 800c328:	0800c39f 	.word	0x0800c39f
 800c32c:	0800c39f 	.word	0x0800c39f
 800c330:	0800c391 	.word	0x0800c391
 800c334:	2b40      	cmp	r3, #64	@ 0x40
 800c336:	d02e      	beq.n	800c396 <UART_SetConfig+0x8aa>
 800c338:	e031      	b.n	800c39e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c33a:	f7fc f857 	bl	80083ec <HAL_RCC_GetPCLK1Freq>
 800c33e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c340:	e033      	b.n	800c3aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c342:	f7fc f869 	bl	8008418 <HAL_RCC_GetPCLK2Freq>
 800c346:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c348:	e02f      	b.n	800c3aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c34a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c34e:	4618      	mov	r0, r3
 800c350:	f7fe f818 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c358:	e027      	b.n	800c3aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c35a:	f107 0318 	add.w	r3, r7, #24
 800c35e:	4618      	mov	r0, r3
 800c360:	f7fe f964 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c368:	e01f      	b.n	800c3aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c36a:	4b2d      	ldr	r3, [pc, #180]	@ (800c420 <UART_SetConfig+0x934>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f003 0320 	and.w	r3, r3, #32
 800c372:	2b00      	cmp	r3, #0
 800c374:	d009      	beq.n	800c38a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c376:	4b2a      	ldr	r3, [pc, #168]	@ (800c420 <UART_SetConfig+0x934>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	08db      	lsrs	r3, r3, #3
 800c37c:	f003 0303 	and.w	r3, r3, #3
 800c380:	4a24      	ldr	r2, [pc, #144]	@ (800c414 <UART_SetConfig+0x928>)
 800c382:	fa22 f303 	lsr.w	r3, r2, r3
 800c386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c388:	e00f      	b.n	800c3aa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c38a:	4b22      	ldr	r3, [pc, #136]	@ (800c414 <UART_SetConfig+0x928>)
 800c38c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c38e:	e00c      	b.n	800c3aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c390:	4b21      	ldr	r3, [pc, #132]	@ (800c418 <UART_SetConfig+0x92c>)
 800c392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c394:	e009      	b.n	800c3aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c39a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c39c:	e005      	b.n	800c3aa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c3a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c3aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	f000 80e7 	beq.w	800c580 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3b2:	697b      	ldr	r3, [r7, #20]
 800c3b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3b6:	4a19      	ldr	r2, [pc, #100]	@ (800c41c <UART_SetConfig+0x930>)
 800c3b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3bc:	461a      	mov	r2, r3
 800c3be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3c4:	005a      	lsls	r2, r3, #1
 800c3c6:	697b      	ldr	r3, [r7, #20]
 800c3c8:	685b      	ldr	r3, [r3, #4]
 800c3ca:	085b      	lsrs	r3, r3, #1
 800c3cc:	441a      	add	r2, r3
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	685b      	ldr	r3, [r3, #4]
 800c3d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c3d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3da:	2b0f      	cmp	r3, #15
 800c3dc:	d916      	bls.n	800c40c <UART_SetConfig+0x920>
 800c3de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c3e4:	d212      	bcs.n	800c40c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c3e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e8:	b29b      	uxth	r3, r3
 800c3ea:	f023 030f 	bic.w	r3, r3, #15
 800c3ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3f2:	085b      	lsrs	r3, r3, #1
 800c3f4:	b29b      	uxth	r3, r3
 800c3f6:	f003 0307 	and.w	r3, r3, #7
 800c3fa:	b29a      	uxth	r2, r3
 800c3fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c3fe:	4313      	orrs	r3, r2
 800c400:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800c402:	697b      	ldr	r3, [r7, #20]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c408:	60da      	str	r2, [r3, #12]
 800c40a:	e0b9      	b.n	800c580 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c40c:	2301      	movs	r3, #1
 800c40e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c412:	e0b5      	b.n	800c580 <UART_SetConfig+0xa94>
 800c414:	03d09000 	.word	0x03d09000
 800c418:	003d0900 	.word	0x003d0900
 800c41c:	08011a18 	.word	0x08011a18
 800c420:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800c424:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c428:	2b20      	cmp	r3, #32
 800c42a:	dc49      	bgt.n	800c4c0 <UART_SetConfig+0x9d4>
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	db7c      	blt.n	800c52a <UART_SetConfig+0xa3e>
 800c430:	2b20      	cmp	r3, #32
 800c432:	d87a      	bhi.n	800c52a <UART_SetConfig+0xa3e>
 800c434:	a201      	add	r2, pc, #4	@ (adr r2, 800c43c <UART_SetConfig+0x950>)
 800c436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c43a:	bf00      	nop
 800c43c:	0800c4c7 	.word	0x0800c4c7
 800c440:	0800c4cf 	.word	0x0800c4cf
 800c444:	0800c52b 	.word	0x0800c52b
 800c448:	0800c52b 	.word	0x0800c52b
 800c44c:	0800c4d7 	.word	0x0800c4d7
 800c450:	0800c52b 	.word	0x0800c52b
 800c454:	0800c52b 	.word	0x0800c52b
 800c458:	0800c52b 	.word	0x0800c52b
 800c45c:	0800c4e7 	.word	0x0800c4e7
 800c460:	0800c52b 	.word	0x0800c52b
 800c464:	0800c52b 	.word	0x0800c52b
 800c468:	0800c52b 	.word	0x0800c52b
 800c46c:	0800c52b 	.word	0x0800c52b
 800c470:	0800c52b 	.word	0x0800c52b
 800c474:	0800c52b 	.word	0x0800c52b
 800c478:	0800c52b 	.word	0x0800c52b
 800c47c:	0800c4f7 	.word	0x0800c4f7
 800c480:	0800c52b 	.word	0x0800c52b
 800c484:	0800c52b 	.word	0x0800c52b
 800c488:	0800c52b 	.word	0x0800c52b
 800c48c:	0800c52b 	.word	0x0800c52b
 800c490:	0800c52b 	.word	0x0800c52b
 800c494:	0800c52b 	.word	0x0800c52b
 800c498:	0800c52b 	.word	0x0800c52b
 800c49c:	0800c52b 	.word	0x0800c52b
 800c4a0:	0800c52b 	.word	0x0800c52b
 800c4a4:	0800c52b 	.word	0x0800c52b
 800c4a8:	0800c52b 	.word	0x0800c52b
 800c4ac:	0800c52b 	.word	0x0800c52b
 800c4b0:	0800c52b 	.word	0x0800c52b
 800c4b4:	0800c52b 	.word	0x0800c52b
 800c4b8:	0800c52b 	.word	0x0800c52b
 800c4bc:	0800c51d 	.word	0x0800c51d
 800c4c0:	2b40      	cmp	r3, #64	@ 0x40
 800c4c2:	d02e      	beq.n	800c522 <UART_SetConfig+0xa36>
 800c4c4:	e031      	b.n	800c52a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c4c6:	f7fb ff91 	bl	80083ec <HAL_RCC_GetPCLK1Freq>
 800c4ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c4cc:	e033      	b.n	800c536 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c4ce:	f7fb ffa3 	bl	8008418 <HAL_RCC_GetPCLK2Freq>
 800c4d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c4d4:	e02f      	b.n	800c536 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c4d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7fd ff52 	bl	800a384 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4e4:	e027      	b.n	800c536 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4e6:	f107 0318 	add.w	r3, r7, #24
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f7fe f89e 	bl	800a62c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4f4:	e01f      	b.n	800c536 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c4f6:	4b2d      	ldr	r3, [pc, #180]	@ (800c5ac <UART_SetConfig+0xac0>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f003 0320 	and.w	r3, r3, #32
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d009      	beq.n	800c516 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c502:	4b2a      	ldr	r3, [pc, #168]	@ (800c5ac <UART_SetConfig+0xac0>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	08db      	lsrs	r3, r3, #3
 800c508:	f003 0303 	and.w	r3, r3, #3
 800c50c:	4a28      	ldr	r2, [pc, #160]	@ (800c5b0 <UART_SetConfig+0xac4>)
 800c50e:	fa22 f303 	lsr.w	r3, r2, r3
 800c512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c514:	e00f      	b.n	800c536 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800c516:	4b26      	ldr	r3, [pc, #152]	@ (800c5b0 <UART_SetConfig+0xac4>)
 800c518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c51a:	e00c      	b.n	800c536 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c51c:	4b25      	ldr	r3, [pc, #148]	@ (800c5b4 <UART_SetConfig+0xac8>)
 800c51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c520:	e009      	b.n	800c536 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c528:	e005      	b.n	800c536 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800c52a:	2300      	movs	r3, #0
 800c52c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c52e:	2301      	movs	r3, #1
 800c530:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c534:	bf00      	nop
    }

    if (pclk != 0U)
 800c536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d021      	beq.n	800c580 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c540:	4a1d      	ldr	r2, [pc, #116]	@ (800c5b8 <UART_SetConfig+0xacc>)
 800c542:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c546:	461a      	mov	r2, r3
 800c548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c54a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	685b      	ldr	r3, [r3, #4]
 800c552:	085b      	lsrs	r3, r3, #1
 800c554:	441a      	add	r2, r3
 800c556:	697b      	ldr	r3, [r7, #20]
 800c558:	685b      	ldr	r3, [r3, #4]
 800c55a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c55e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c562:	2b0f      	cmp	r3, #15
 800c564:	d909      	bls.n	800c57a <UART_SetConfig+0xa8e>
 800c566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c56c:	d205      	bcs.n	800c57a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c570:	b29a      	uxth	r2, r3
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	60da      	str	r2, [r3, #12]
 800c578:	e002      	b.n	800c580 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800c57a:	2301      	movs	r3, #1
 800c57c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	2201      	movs	r2, #1
 800c584:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	2201      	movs	r2, #1
 800c58c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c590:	697b      	ldr	r3, [r7, #20]
 800c592:	2200      	movs	r2, #0
 800c594:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	2200      	movs	r2, #0
 800c59a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c59c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3748      	adds	r7, #72	@ 0x48
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c5aa:	bf00      	nop
 800c5ac:	58024400 	.word	0x58024400
 800c5b0:	03d09000 	.word	0x03d09000
 800c5b4:	003d0900 	.word	0x003d0900
 800c5b8:	08011a18 	.word	0x08011a18

0800c5bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5c8:	f003 0301 	and.w	r3, r3, #1
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d00a      	beq.n	800c5e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	685b      	ldr	r3, [r3, #4]
 800c5d6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	430a      	orrs	r2, r1
 800c5e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ea:	f003 0302 	and.w	r3, r3, #2
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d00a      	beq.n	800c608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	685b      	ldr	r3, [r3, #4]
 800c5f8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	430a      	orrs	r2, r1
 800c606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c60c:	f003 0304 	and.w	r3, r3, #4
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00a      	beq.n	800c62a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	685b      	ldr	r3, [r3, #4]
 800c61a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	430a      	orrs	r2, r1
 800c628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c62e:	f003 0308 	and.w	r3, r3, #8
 800c632:	2b00      	cmp	r3, #0
 800c634:	d00a      	beq.n	800c64c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	685b      	ldr	r3, [r3, #4]
 800c63c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	430a      	orrs	r2, r1
 800c64a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c650:	f003 0310 	and.w	r3, r3, #16
 800c654:	2b00      	cmp	r3, #0
 800c656:	d00a      	beq.n	800c66e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	689b      	ldr	r3, [r3, #8]
 800c65e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	430a      	orrs	r2, r1
 800c66c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c672:	f003 0320 	and.w	r3, r3, #32
 800c676:	2b00      	cmp	r3, #0
 800c678:	d00a      	beq.n	800c690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	689b      	ldr	r3, [r3, #8]
 800c680:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	430a      	orrs	r2, r1
 800c68e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d01a      	beq.n	800c6d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	430a      	orrs	r2, r1
 800c6b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c6ba:	d10a      	bne.n	800c6d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	685b      	ldr	r3, [r3, #4]
 800c6c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	430a      	orrs	r2, r1
 800c6d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d00a      	beq.n	800c6f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	685b      	ldr	r3, [r3, #4]
 800c6e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	430a      	orrs	r2, r1
 800c6f2:	605a      	str	r2, [r3, #4]
  }
}
 800c6f4:	bf00      	nop
 800c6f6:	370c      	adds	r7, #12
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr

0800c700 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b098      	sub	sp, #96	@ 0x60
 800c704:	af02      	add	r7, sp, #8
 800c706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2200      	movs	r2, #0
 800c70c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c710:	f7f6 ff7e 	bl	8003610 <HAL_GetTick>
 800c714:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f003 0308 	and.w	r3, r3, #8
 800c720:	2b08      	cmp	r3, #8
 800c722:	d12f      	bne.n	800c784 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c724:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c728:	9300      	str	r3, [sp, #0]
 800c72a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c72c:	2200      	movs	r2, #0
 800c72e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	f000 f88e 	bl	800c854 <UART_WaitOnFlagUntilTimeout>
 800c738:	4603      	mov	r3, r0
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d022      	beq.n	800c784 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c746:	e853 3f00 	ldrex	r3, [r3]
 800c74a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c74c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c74e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c752:	653b      	str	r3, [r7, #80]	@ 0x50
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	461a      	mov	r2, r3
 800c75a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c75c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c75e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c764:	e841 2300 	strex	r3, r2, [r1]
 800c768:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c76a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d1e6      	bne.n	800c73e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2220      	movs	r2, #32
 800c774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2200      	movs	r2, #0
 800c77c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c780:	2303      	movs	r3, #3
 800c782:	e063      	b.n	800c84c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f003 0304 	and.w	r3, r3, #4
 800c78e:	2b04      	cmp	r3, #4
 800c790:	d149      	bne.n	800c826 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c792:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c796:	9300      	str	r3, [sp, #0]
 800c798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c79a:	2200      	movs	r2, #0
 800c79c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c7a0:	6878      	ldr	r0, [r7, #4]
 800c7a2:	f000 f857 	bl	800c854 <UART_WaitOnFlagUntilTimeout>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d03c      	beq.n	800c826 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b4:	e853 3f00 	ldrex	r3, [r3]
 800c7b8:	623b      	str	r3, [r7, #32]
   return(result);
 800c7ba:	6a3b      	ldr	r3, [r7, #32]
 800c7bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c7c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	461a      	mov	r2, r3
 800c7c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c7d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7d2:	e841 2300 	strex	r3, r2, [r1]
 800c7d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d1e6      	bne.n	800c7ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	3308      	adds	r3, #8
 800c7e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	e853 3f00 	ldrex	r3, [r3]
 800c7ec:	60fb      	str	r3, [r7, #12]
   return(result);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f023 0301 	bic.w	r3, r3, #1
 800c7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	3308      	adds	r3, #8
 800c7fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c7fe:	61fa      	str	r2, [r7, #28]
 800c800:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c802:	69b9      	ldr	r1, [r7, #24]
 800c804:	69fa      	ldr	r2, [r7, #28]
 800c806:	e841 2300 	strex	r3, r2, [r1]
 800c80a:	617b      	str	r3, [r7, #20]
   return(result);
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d1e5      	bne.n	800c7de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	2220      	movs	r2, #32
 800c816:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2200      	movs	r2, #0
 800c81e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c822:	2303      	movs	r3, #3
 800c824:	e012      	b.n	800c84c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2220      	movs	r2, #32
 800c82a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	2220      	movs	r2, #32
 800c832:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2200      	movs	r2, #0
 800c83a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2200      	movs	r2, #0
 800c840:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2200      	movs	r2, #0
 800c846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c84a:	2300      	movs	r3, #0
}
 800c84c:	4618      	mov	r0, r3
 800c84e:	3758      	adds	r7, #88	@ 0x58
 800c850:	46bd      	mov	sp, r7
 800c852:	bd80      	pop	{r7, pc}

0800c854 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b084      	sub	sp, #16
 800c858:	af00      	add	r7, sp, #0
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	603b      	str	r3, [r7, #0]
 800c860:	4613      	mov	r3, r2
 800c862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c864:	e049      	b.n	800c8fa <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c866:	69bb      	ldr	r3, [r7, #24]
 800c868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c86c:	d045      	beq.n	800c8fa <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c86e:	f7f6 fecf 	bl	8003610 <HAL_GetTick>
 800c872:	4602      	mov	r2, r0
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	1ad3      	subs	r3, r2, r3
 800c878:	69ba      	ldr	r2, [r7, #24]
 800c87a:	429a      	cmp	r2, r3
 800c87c:	d302      	bcc.n	800c884 <UART_WaitOnFlagUntilTimeout+0x30>
 800c87e:	69bb      	ldr	r3, [r7, #24]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d101      	bne.n	800c888 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c884:	2303      	movs	r3, #3
 800c886:	e048      	b.n	800c91a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f003 0304 	and.w	r3, r3, #4
 800c892:	2b00      	cmp	r3, #0
 800c894:	d031      	beq.n	800c8fa <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	69db      	ldr	r3, [r3, #28]
 800c89c:	f003 0308 	and.w	r3, r3, #8
 800c8a0:	2b08      	cmp	r3, #8
 800c8a2:	d110      	bne.n	800c8c6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	2208      	movs	r2, #8
 800c8aa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800c8ac:	68f8      	ldr	r0, [r7, #12]
 800c8ae:	f000 f839 	bl	800c924 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2208      	movs	r2, #8
 800c8b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

           return HAL_ERROR;
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	e029      	b.n	800c91a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	69db      	ldr	r3, [r3, #28]
 800c8cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c8d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c8d4:	d111      	bne.n	800c8fa <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c8de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c8e0:	68f8      	ldr	r0, [r7, #12]
 800c8e2:	f000 f81f 	bl	800c924 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2220      	movs	r2, #32
 800c8ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c8f6:	2303      	movs	r3, #3
 800c8f8:	e00f      	b.n	800c91a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	69da      	ldr	r2, [r3, #28]
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	4013      	ands	r3, r2
 800c904:	68ba      	ldr	r2, [r7, #8]
 800c906:	429a      	cmp	r2, r3
 800c908:	bf0c      	ite	eq
 800c90a:	2301      	moveq	r3, #1
 800c90c:	2300      	movne	r3, #0
 800c90e:	b2db      	uxtb	r3, r3
 800c910:	461a      	mov	r2, r3
 800c912:	79fb      	ldrb	r3, [r7, #7]
 800c914:	429a      	cmp	r2, r3
 800c916:	d0a6      	beq.n	800c866 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c918:	2300      	movs	r3, #0
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	3710      	adds	r7, #16
 800c91e:	46bd      	mov	sp, r7
 800c920:	bd80      	pop	{r7, pc}
	...

0800c924 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c924:	b480      	push	{r7}
 800c926:	b095      	sub	sp, #84	@ 0x54
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c934:	e853 3f00 	ldrex	r3, [r3]
 800c938:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c940:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c94a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c94c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c94e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c950:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c952:	e841 2300 	strex	r3, r2, [r1]
 800c956:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d1e6      	bne.n	800c92c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	3308      	adds	r3, #8
 800c964:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c966:	6a3b      	ldr	r3, [r7, #32]
 800c968:	e853 3f00 	ldrex	r3, [r3]
 800c96c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c96e:	69fa      	ldr	r2, [r7, #28]
 800c970:	4b1e      	ldr	r3, [pc, #120]	@ (800c9ec <UART_EndRxTransfer+0xc8>)
 800c972:	4013      	ands	r3, r2
 800c974:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	3308      	adds	r3, #8
 800c97c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c97e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c980:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c982:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c984:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c986:	e841 2300 	strex	r3, r2, [r1]
 800c98a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d1e5      	bne.n	800c95e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c996:	2b01      	cmp	r3, #1
 800c998:	d118      	bne.n	800c9cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	e853 3f00 	ldrex	r3, [r3]
 800c9a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	f023 0310 	bic.w	r3, r3, #16
 800c9ae:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	461a      	mov	r2, r3
 800c9b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9b8:	61bb      	str	r3, [r7, #24]
 800c9ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9bc:	6979      	ldr	r1, [r7, #20]
 800c9be:	69ba      	ldr	r2, [r7, #24]
 800c9c0:	e841 2300 	strex	r3, r2, [r1]
 800c9c4:	613b      	str	r3, [r7, #16]
   return(result);
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d1e6      	bne.n	800c99a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2220      	movs	r2, #32
 800c9d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c9e0:	bf00      	nop
 800c9e2:	3754      	adds	r7, #84	@ 0x54
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ea:	4770      	bx	lr
 800c9ec:	effffffe 	.word	0xeffffffe

0800c9f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b085      	sub	sp, #20
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d101      	bne.n	800ca06 <HAL_UARTEx_DisableFifoMode+0x16>
 800ca02:	2302      	movs	r3, #2
 800ca04:	e027      	b.n	800ca56 <HAL_UARTEx_DisableFifoMode+0x66>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2224      	movs	r2, #36	@ 0x24
 800ca12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	f022 0201 	bic.w	r2, r2, #1
 800ca2c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ca34:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	68fa      	ldr	r2, [r7, #12]
 800ca42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2220      	movs	r2, #32
 800ca48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2200      	movs	r2, #0
 800ca50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca54:	2300      	movs	r3, #0
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3714      	adds	r7, #20
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca60:	4770      	bx	lr

0800ca62 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ca62:	b580      	push	{r7, lr}
 800ca64:	b084      	sub	sp, #16
 800ca66:	af00      	add	r7, sp, #0
 800ca68:	6078      	str	r0, [r7, #4]
 800ca6a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ca72:	2b01      	cmp	r3, #1
 800ca74:	d101      	bne.n	800ca7a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ca76:	2302      	movs	r3, #2
 800ca78:	e02d      	b.n	800cad6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2224      	movs	r2, #36	@ 0x24
 800ca86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f022 0201 	bic.w	r2, r2, #1
 800caa0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	689b      	ldr	r3, [r3, #8]
 800caa8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	683a      	ldr	r2, [r7, #0]
 800cab2:	430a      	orrs	r2, r1
 800cab4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f000 f850 	bl	800cb5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2220      	movs	r2, #32
 800cac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2200      	movs	r2, #0
 800cad0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cad4:	2300      	movs	r3, #0
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3710      	adds	r7, #16
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}

0800cade <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cade:	b580      	push	{r7, lr}
 800cae0:	b084      	sub	sp, #16
 800cae2:	af00      	add	r7, sp, #0
 800cae4:	6078      	str	r0, [r7, #4]
 800cae6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800caee:	2b01      	cmp	r3, #1
 800caf0:	d101      	bne.n	800caf6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800caf2:	2302      	movs	r3, #2
 800caf4:	e02d      	b.n	800cb52 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2201      	movs	r2, #1
 800cafa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2224      	movs	r2, #36	@ 0x24
 800cb02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	681a      	ldr	r2, [r3, #0]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f022 0201 	bic.w	r2, r2, #1
 800cb1c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	689b      	ldr	r3, [r3, #8]
 800cb24:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	683a      	ldr	r2, [r7, #0]
 800cb2e:	430a      	orrs	r2, r1
 800cb30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f000 f812 	bl	800cb5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2220      	movs	r2, #32
 800cb44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cb50:	2300      	movs	r3, #0
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	3710      	adds	r7, #16
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
	...

0800cb5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b085      	sub	sp, #20
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d108      	bne.n	800cb7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2201      	movs	r2, #1
 800cb70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	2201      	movs	r2, #1
 800cb78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cb7c:	e031      	b.n	800cbe2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cb7e:	2310      	movs	r3, #16
 800cb80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cb82:	2310      	movs	r3, #16
 800cb84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	689b      	ldr	r3, [r3, #8]
 800cb8c:	0e5b      	lsrs	r3, r3, #25
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	f003 0307 	and.w	r3, r3, #7
 800cb94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	689b      	ldr	r3, [r3, #8]
 800cb9c:	0f5b      	lsrs	r3, r3, #29
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	f003 0307 	and.w	r3, r3, #7
 800cba4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cba6:	7bbb      	ldrb	r3, [r7, #14]
 800cba8:	7b3a      	ldrb	r2, [r7, #12]
 800cbaa:	4911      	ldr	r1, [pc, #68]	@ (800cbf0 <UARTEx_SetNbDataToProcess+0x94>)
 800cbac:	5c8a      	ldrb	r2, [r1, r2]
 800cbae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cbb2:	7b3a      	ldrb	r2, [r7, #12]
 800cbb4:	490f      	ldr	r1, [pc, #60]	@ (800cbf4 <UARTEx_SetNbDataToProcess+0x98>)
 800cbb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cbb8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cbbc:	b29a      	uxth	r2, r3
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cbc4:	7bfb      	ldrb	r3, [r7, #15]
 800cbc6:	7b7a      	ldrb	r2, [r7, #13]
 800cbc8:	4909      	ldr	r1, [pc, #36]	@ (800cbf0 <UARTEx_SetNbDataToProcess+0x94>)
 800cbca:	5c8a      	ldrb	r2, [r1, r2]
 800cbcc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cbd0:	7b7a      	ldrb	r2, [r7, #13]
 800cbd2:	4908      	ldr	r1, [pc, #32]	@ (800cbf4 <UARTEx_SetNbDataToProcess+0x98>)
 800cbd4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cbd6:	fb93 f3f2 	sdiv	r3, r3, r2
 800cbda:	b29a      	uxth	r2, r3
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cbe2:	bf00      	nop
 800cbe4:	3714      	adds	r7, #20
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbec:	4770      	bx	lr
 800cbee:	bf00      	nop
 800cbf0:	08011a30 	.word	0x08011a30
 800cbf4:	08011a38 	.word	0x08011a38

0800cbf8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b083      	sub	sp, #12
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d121      	bne.n	800cc4e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681a      	ldr	r2, [r3, #0]
 800cc0e:	4b27      	ldr	r3, [pc, #156]	@ (800ccac <FMC_SDRAM_Init+0xb4>)
 800cc10:	4013      	ands	r3, r2
 800cc12:	683a      	ldr	r2, [r7, #0]
 800cc14:	6851      	ldr	r1, [r2, #4]
 800cc16:	683a      	ldr	r2, [r7, #0]
 800cc18:	6892      	ldr	r2, [r2, #8]
 800cc1a:	4311      	orrs	r1, r2
 800cc1c:	683a      	ldr	r2, [r7, #0]
 800cc1e:	68d2      	ldr	r2, [r2, #12]
 800cc20:	4311      	orrs	r1, r2
 800cc22:	683a      	ldr	r2, [r7, #0]
 800cc24:	6912      	ldr	r2, [r2, #16]
 800cc26:	4311      	orrs	r1, r2
 800cc28:	683a      	ldr	r2, [r7, #0]
 800cc2a:	6952      	ldr	r2, [r2, #20]
 800cc2c:	4311      	orrs	r1, r2
 800cc2e:	683a      	ldr	r2, [r7, #0]
 800cc30:	6992      	ldr	r2, [r2, #24]
 800cc32:	4311      	orrs	r1, r2
 800cc34:	683a      	ldr	r2, [r7, #0]
 800cc36:	69d2      	ldr	r2, [r2, #28]
 800cc38:	4311      	orrs	r1, r2
 800cc3a:	683a      	ldr	r2, [r7, #0]
 800cc3c:	6a12      	ldr	r2, [r2, #32]
 800cc3e:	4311      	orrs	r1, r2
 800cc40:	683a      	ldr	r2, [r7, #0]
 800cc42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cc44:	430a      	orrs	r2, r1
 800cc46:	431a      	orrs	r2, r3
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	601a      	str	r2, [r3, #0]
 800cc4c:	e026      	b.n	800cc9c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	69d9      	ldr	r1, [r3, #28]
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	6a1b      	ldr	r3, [r3, #32]
 800cc5e:	4319      	orrs	r1, r3
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc64:	430b      	orrs	r3, r1
 800cc66:	431a      	orrs	r2, r3
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	685a      	ldr	r2, [r3, #4]
 800cc70:	4b0e      	ldr	r3, [pc, #56]	@ (800ccac <FMC_SDRAM_Init+0xb4>)
 800cc72:	4013      	ands	r3, r2
 800cc74:	683a      	ldr	r2, [r7, #0]
 800cc76:	6851      	ldr	r1, [r2, #4]
 800cc78:	683a      	ldr	r2, [r7, #0]
 800cc7a:	6892      	ldr	r2, [r2, #8]
 800cc7c:	4311      	orrs	r1, r2
 800cc7e:	683a      	ldr	r2, [r7, #0]
 800cc80:	68d2      	ldr	r2, [r2, #12]
 800cc82:	4311      	orrs	r1, r2
 800cc84:	683a      	ldr	r2, [r7, #0]
 800cc86:	6912      	ldr	r2, [r2, #16]
 800cc88:	4311      	orrs	r1, r2
 800cc8a:	683a      	ldr	r2, [r7, #0]
 800cc8c:	6952      	ldr	r2, [r2, #20]
 800cc8e:	4311      	orrs	r1, r2
 800cc90:	683a      	ldr	r2, [r7, #0]
 800cc92:	6992      	ldr	r2, [r2, #24]
 800cc94:	430a      	orrs	r2, r1
 800cc96:	431a      	orrs	r2, r3
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800cc9c:	2300      	movs	r3, #0
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	370c      	adds	r7, #12
 800cca2:	46bd      	mov	sp, r7
 800cca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca8:	4770      	bx	lr
 800ccaa:	bf00      	nop
 800ccac:	ffff8000 	.word	0xffff8000

0800ccb0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b085      	sub	sp, #20
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	60f8      	str	r0, [r7, #12]
 800ccb8:	60b9      	str	r1, [r7, #8]
 800ccba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d128      	bne.n	800cd14 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	689b      	ldr	r3, [r3, #8]
 800ccc6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	1e59      	subs	r1, r3, #1
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	3b01      	subs	r3, #1
 800ccd6:	011b      	lsls	r3, r3, #4
 800ccd8:	4319      	orrs	r1, r3
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	689b      	ldr	r3, [r3, #8]
 800ccde:	3b01      	subs	r3, #1
 800cce0:	021b      	lsls	r3, r3, #8
 800cce2:	4319      	orrs	r1, r3
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	68db      	ldr	r3, [r3, #12]
 800cce8:	3b01      	subs	r3, #1
 800ccea:	031b      	lsls	r3, r3, #12
 800ccec:	4319      	orrs	r1, r3
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	691b      	ldr	r3, [r3, #16]
 800ccf2:	3b01      	subs	r3, #1
 800ccf4:	041b      	lsls	r3, r3, #16
 800ccf6:	4319      	orrs	r1, r3
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	695b      	ldr	r3, [r3, #20]
 800ccfc:	3b01      	subs	r3, #1
 800ccfe:	051b      	lsls	r3, r3, #20
 800cd00:	4319      	orrs	r1, r3
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	699b      	ldr	r3, [r3, #24]
 800cd06:	3b01      	subs	r3, #1
 800cd08:	061b      	lsls	r3, r3, #24
 800cd0a:	430b      	orrs	r3, r1
 800cd0c:	431a      	orrs	r2, r3
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	609a      	str	r2, [r3, #8]
 800cd12:	e02d      	b.n	800cd70 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	689a      	ldr	r2, [r3, #8]
 800cd18:	4b19      	ldr	r3, [pc, #100]	@ (800cd80 <FMC_SDRAM_Timing_Init+0xd0>)
 800cd1a:	4013      	ands	r3, r2
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	68d2      	ldr	r2, [r2, #12]
 800cd20:	3a01      	subs	r2, #1
 800cd22:	0311      	lsls	r1, r2, #12
 800cd24:	68ba      	ldr	r2, [r7, #8]
 800cd26:	6952      	ldr	r2, [r2, #20]
 800cd28:	3a01      	subs	r2, #1
 800cd2a:	0512      	lsls	r2, r2, #20
 800cd2c:	430a      	orrs	r2, r1
 800cd2e:	431a      	orrs	r2, r3
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	68db      	ldr	r3, [r3, #12]
 800cd38:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	1e59      	subs	r1, r3, #1
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	685b      	ldr	r3, [r3, #4]
 800cd46:	3b01      	subs	r3, #1
 800cd48:	011b      	lsls	r3, r3, #4
 800cd4a:	4319      	orrs	r1, r3
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	689b      	ldr	r3, [r3, #8]
 800cd50:	3b01      	subs	r3, #1
 800cd52:	021b      	lsls	r3, r3, #8
 800cd54:	4319      	orrs	r1, r3
 800cd56:	68bb      	ldr	r3, [r7, #8]
 800cd58:	691b      	ldr	r3, [r3, #16]
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	041b      	lsls	r3, r3, #16
 800cd5e:	4319      	orrs	r1, r3
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	699b      	ldr	r3, [r3, #24]
 800cd64:	3b01      	subs	r3, #1
 800cd66:	061b      	lsls	r3, r3, #24
 800cd68:	430b      	orrs	r3, r1
 800cd6a:	431a      	orrs	r2, r3
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3714      	adds	r7, #20
 800cd76:	46bd      	mov	sp, r7
 800cd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	ff0f0fff 	.word	0xff0f0fff

0800cd84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cd84:	b084      	sub	sp, #16
 800cd86:	b580      	push	{r7, lr}
 800cd88:	b084      	sub	sp, #16
 800cd8a:	af00      	add	r7, sp, #0
 800cd8c:	6078      	str	r0, [r7, #4]
 800cd8e:	f107 001c 	add.w	r0, r7, #28
 800cd92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd98:	2b01      	cmp	r3, #1
 800cd9a:	d120      	bne.n	800cdde <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cda0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	68da      	ldr	r2, [r3, #12]
 800cdac:	4b2a      	ldr	r3, [pc, #168]	@ (800ce58 <USB_CoreInit+0xd4>)
 800cdae:	4013      	ands	r3, r2
 800cdb0:	687a      	ldr	r2, [r7, #4]
 800cdb2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	68db      	ldr	r3, [r3, #12]
 800cdb8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800cdc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d105      	bne.n	800cdd2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	68db      	ldr	r3, [r3, #12]
 800cdca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f000 faac 	bl	800d330 <USB_CoreReset>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	73fb      	strb	r3, [r7, #15]
 800cddc:	e01a      	b.n	800ce14 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	68db      	ldr	r3, [r3, #12]
 800cde2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f000 faa0 	bl	800d330 <USB_CoreReset>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800cdf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d106      	bne.n	800ce08 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdfe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	639a      	str	r2, [r3, #56]	@ 0x38
 800ce06:	e005      	b.n	800ce14 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce0c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ce14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d116      	bne.n	800ce48 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ce1e:	b29a      	uxth	r2, r3
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ce28:	4b0c      	ldr	r3, [pc, #48]	@ (800ce5c <USB_CoreInit+0xd8>)
 800ce2a:	4313      	orrs	r3, r2
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	689b      	ldr	r3, [r3, #8]
 800ce34:	f043 0206 	orr.w	r2, r3, #6
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	f043 0220 	orr.w	r2, r3, #32
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ce48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	3710      	adds	r7, #16
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ce54:	b004      	add	sp, #16
 800ce56:	4770      	bx	lr
 800ce58:	ffbdffbf 	.word	0xffbdffbf
 800ce5c:	03ee0000 	.word	0x03ee0000

0800ce60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ce60:	b480      	push	{r7}
 800ce62:	b083      	sub	sp, #12
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	689b      	ldr	r3, [r3, #8]
 800ce6c:	f023 0201 	bic.w	r2, r3, #1
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	370c      	adds	r7, #12
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce80:	4770      	bx	lr

0800ce82 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ce82:	b580      	push	{r7, lr}
 800ce84:	b084      	sub	sp, #16
 800ce86:	af00      	add	r7, sp, #0
 800ce88:	6078      	str	r0, [r7, #4]
 800ce8a:	460b      	mov	r3, r1
 800ce8c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	68db      	ldr	r3, [r3, #12]
 800ce96:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ce9e:	78fb      	ldrb	r3, [r7, #3]
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d115      	bne.n	800ced0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	68db      	ldr	r3, [r3, #12]
 800cea8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ceb0:	2001      	movs	r0, #1
 800ceb2:	f7f6 fbb9 	bl	8003628 <HAL_Delay>
      ms++;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	3301      	adds	r3, #1
 800ceba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f000 fa29 	bl	800d314 <USB_GetMode>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	d01e      	beq.n	800cf06 <USB_SetCurrentMode+0x84>
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2b31      	cmp	r3, #49	@ 0x31
 800cecc:	d9f0      	bls.n	800ceb0 <USB_SetCurrentMode+0x2e>
 800cece:	e01a      	b.n	800cf06 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ced0:	78fb      	ldrb	r3, [r7, #3]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d115      	bne.n	800cf02 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	68db      	ldr	r3, [r3, #12]
 800ceda:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cee2:	2001      	movs	r0, #1
 800cee4:	f7f6 fba0 	bl	8003628 <HAL_Delay>
      ms++;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	3301      	adds	r3, #1
 800ceec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800ceee:	6878      	ldr	r0, [r7, #4]
 800cef0:	f000 fa10 	bl	800d314 <USB_GetMode>
 800cef4:	4603      	mov	r3, r0
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d005      	beq.n	800cf06 <USB_SetCurrentMode+0x84>
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2b31      	cmp	r3, #49	@ 0x31
 800cefe:	d9f0      	bls.n	800cee2 <USB_SetCurrentMode+0x60>
 800cf00:	e001      	b.n	800cf06 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cf02:	2301      	movs	r3, #1
 800cf04:	e005      	b.n	800cf12 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2b32      	cmp	r3, #50	@ 0x32
 800cf0a:	d101      	bne.n	800cf10 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	e000      	b.n	800cf12 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800cf10:	2300      	movs	r3, #0
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	3710      	adds	r7, #16
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd80      	pop	{r7, pc}
	...

0800cf1c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cf1c:	b084      	sub	sp, #16
 800cf1e:	b580      	push	{r7, lr}
 800cf20:	b086      	sub	sp, #24
 800cf22:	af00      	add	r7, sp, #0
 800cf24:	6078      	str	r0, [r7, #4]
 800cf26:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800cf2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800cf36:	2300      	movs	r3, #0
 800cf38:	613b      	str	r3, [r7, #16]
 800cf3a:	e009      	b.n	800cf50 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	693b      	ldr	r3, [r7, #16]
 800cf40:	3340      	adds	r3, #64	@ 0x40
 800cf42:	009b      	lsls	r3, r3, #2
 800cf44:	4413      	add	r3, r2
 800cf46:	2200      	movs	r2, #0
 800cf48:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cf4a:	693b      	ldr	r3, [r7, #16]
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	613b      	str	r3, [r7, #16]
 800cf50:	693b      	ldr	r3, [r7, #16]
 800cf52:	2b0e      	cmp	r3, #14
 800cf54:	d9f2      	bls.n	800cf3c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cf56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d11c      	bne.n	800cf96 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf62:	685b      	ldr	r3, [r3, #4]
 800cf64:	68fa      	ldr	r2, [r7, #12]
 800cf66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cf6a:	f043 0302 	orr.w	r3, r3, #2
 800cf6e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf74:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	601a      	str	r2, [r3, #0]
 800cf94:	e005      	b.n	800cfa2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf9a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cfa8:	461a      	mov	r2, r3
 800cfaa:	2300      	movs	r3, #0
 800cfac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	680b      	ldr	r3, [r1, #0]
 800cfc0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cfc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d10c      	bne.n	800cfe2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800cfc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d104      	bne.n	800cfd8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800cfce:	2100      	movs	r1, #0
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f000 f965 	bl	800d2a0 <USB_SetDevSpeed>
 800cfd6:	e008      	b.n	800cfea <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800cfd8:	2101      	movs	r1, #1
 800cfda:	6878      	ldr	r0, [r7, #4]
 800cfdc:	f000 f960 	bl	800d2a0 <USB_SetDevSpeed>
 800cfe0:	e003      	b.n	800cfea <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800cfe2:	2103      	movs	r1, #3
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f000 f95b 	bl	800d2a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cfea:	2110      	movs	r1, #16
 800cfec:	6878      	ldr	r0, [r7, #4]
 800cfee:	f000 f8f3 	bl	800d1d8 <USB_FlushTxFifo>
 800cff2:	4603      	mov	r3, r0
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d001      	beq.n	800cffc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800cff8:	2301      	movs	r3, #1
 800cffa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cffc:	6878      	ldr	r0, [r7, #4]
 800cffe:	f000 f91f 	bl	800d240 <USB_FlushRxFifo>
 800d002:	4603      	mov	r3, r0
 800d004:	2b00      	cmp	r3, #0
 800d006:	d001      	beq.n	800d00c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800d008:	2301      	movs	r3, #1
 800d00a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d012:	461a      	mov	r2, r3
 800d014:	2300      	movs	r3, #0
 800d016:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d01e:	461a      	mov	r2, r3
 800d020:	2300      	movs	r3, #0
 800d022:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d02a:	461a      	mov	r2, r3
 800d02c:	2300      	movs	r3, #0
 800d02e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d030:	2300      	movs	r3, #0
 800d032:	613b      	str	r3, [r7, #16]
 800d034:	e043      	b.n	800d0be <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	015a      	lsls	r2, r3, #5
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	4413      	add	r3, r2
 800d03e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d048:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d04c:	d118      	bne.n	800d080 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d10a      	bne.n	800d06a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d054:	693b      	ldr	r3, [r7, #16]
 800d056:	015a      	lsls	r2, r3, #5
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	4413      	add	r3, r2
 800d05c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d060:	461a      	mov	r2, r3
 800d062:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d066:	6013      	str	r3, [r2, #0]
 800d068:	e013      	b.n	800d092 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	015a      	lsls	r2, r3, #5
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	4413      	add	r3, r2
 800d072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d076:	461a      	mov	r2, r3
 800d078:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d07c:	6013      	str	r3, [r2, #0]
 800d07e:	e008      	b.n	800d092 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	015a      	lsls	r2, r3, #5
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	4413      	add	r3, r2
 800d088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d08c:	461a      	mov	r2, r3
 800d08e:	2300      	movs	r3, #0
 800d090:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	015a      	lsls	r2, r3, #5
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	4413      	add	r3, r2
 800d09a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d09e:	461a      	mov	r2, r3
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	015a      	lsls	r2, r3, #5
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	4413      	add	r3, r2
 800d0ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0b0:	461a      	mov	r2, r3
 800d0b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d0b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	613b      	str	r3, [r7, #16]
 800d0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c0:	693a      	ldr	r2, [r7, #16]
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	d3b7      	bcc.n	800d036 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	613b      	str	r3, [r7, #16]
 800d0ca:	e043      	b.n	800d154 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d0cc:	693b      	ldr	r3, [r7, #16]
 800d0ce:	015a      	lsls	r2, r3, #5
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	4413      	add	r3, r2
 800d0d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d0de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d0e2:	d118      	bne.n	800d116 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d10a      	bne.n	800d100 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d0ea:	693b      	ldr	r3, [r7, #16]
 800d0ec:	015a      	lsls	r2, r3, #5
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	4413      	add	r3, r2
 800d0f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d0fc:	6013      	str	r3, [r2, #0]
 800d0fe:	e013      	b.n	800d128 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	015a      	lsls	r2, r3, #5
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	4413      	add	r3, r2
 800d108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d10c:	461a      	mov	r2, r3
 800d10e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d112:	6013      	str	r3, [r2, #0]
 800d114:	e008      	b.n	800d128 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	015a      	lsls	r2, r3, #5
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	4413      	add	r3, r2
 800d11e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d122:	461a      	mov	r2, r3
 800d124:	2300      	movs	r3, #0
 800d126:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d128:	693b      	ldr	r3, [r7, #16]
 800d12a:	015a      	lsls	r2, r3, #5
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	4413      	add	r3, r2
 800d130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d134:	461a      	mov	r2, r3
 800d136:	2300      	movs	r3, #0
 800d138:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	015a      	lsls	r2, r3, #5
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	4413      	add	r3, r2
 800d142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d146:	461a      	mov	r2, r3
 800d148:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d14c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	3301      	adds	r3, #1
 800d152:	613b      	str	r3, [r7, #16]
 800d154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d156:	693a      	ldr	r2, [r7, #16]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d3b7      	bcc.n	800d0cc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d162:	691b      	ldr	r3, [r3, #16]
 800d164:	68fa      	ldr	r2, [r7, #12]
 800d166:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d16a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d16e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2200      	movs	r2, #0
 800d174:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800d17c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d180:	2b00      	cmp	r3, #0
 800d182:	d105      	bne.n	800d190 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	699b      	ldr	r3, [r3, #24]
 800d188:	f043 0210 	orr.w	r2, r3, #16
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	699a      	ldr	r2, [r3, #24]
 800d194:	4b0e      	ldr	r3, [pc, #56]	@ (800d1d0 <USB_DevInit+0x2b4>)
 800d196:	4313      	orrs	r3, r2
 800d198:	687a      	ldr	r2, [r7, #4]
 800d19a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d19c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d005      	beq.n	800d1ae <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	699b      	ldr	r3, [r3, #24]
 800d1a6:	f043 0208 	orr.w	r2, r3, #8
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d1ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1b0:	2b01      	cmp	r3, #1
 800d1b2:	d105      	bne.n	800d1c0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	699a      	ldr	r2, [r3, #24]
 800d1b8:	4b06      	ldr	r3, [pc, #24]	@ (800d1d4 <USB_DevInit+0x2b8>)
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	687a      	ldr	r2, [r7, #4]
 800d1be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d1c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	3718      	adds	r7, #24
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d1cc:	b004      	add	sp, #16
 800d1ce:	4770      	bx	lr
 800d1d0:	803c3800 	.word	0x803c3800
 800d1d4:	40000004 	.word	0x40000004

0800d1d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	4a13      	ldr	r2, [pc, #76]	@ (800d23c <USB_FlushTxFifo+0x64>)
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	d901      	bls.n	800d1f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d1f4:	2303      	movs	r3, #3
 800d1f6:	e01b      	b.n	800d230 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	691b      	ldr	r3, [r3, #16]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	daf2      	bge.n	800d1e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d200:	2300      	movs	r3, #0
 800d202:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	019b      	lsls	r3, r3, #6
 800d208:	f043 0220 	orr.w	r2, r3, #32
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	3301      	adds	r3, #1
 800d214:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	4a08      	ldr	r2, [pc, #32]	@ (800d23c <USB_FlushTxFifo+0x64>)
 800d21a:	4293      	cmp	r3, r2
 800d21c:	d901      	bls.n	800d222 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d21e:	2303      	movs	r3, #3
 800d220:	e006      	b.n	800d230 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	691b      	ldr	r3, [r3, #16]
 800d226:	f003 0320 	and.w	r3, r3, #32
 800d22a:	2b20      	cmp	r3, #32
 800d22c:	d0f0      	beq.n	800d210 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d22e:	2300      	movs	r3, #0
}
 800d230:	4618      	mov	r0, r3
 800d232:	3714      	adds	r7, #20
 800d234:	46bd      	mov	sp, r7
 800d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23a:	4770      	bx	lr
 800d23c:	00030d40 	.word	0x00030d40

0800d240 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d240:	b480      	push	{r7}
 800d242:	b085      	sub	sp, #20
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d248:	2300      	movs	r3, #0
 800d24a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	3301      	adds	r3, #1
 800d250:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	4a11      	ldr	r2, [pc, #68]	@ (800d29c <USB_FlushRxFifo+0x5c>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d901      	bls.n	800d25e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d25a:	2303      	movs	r3, #3
 800d25c:	e018      	b.n	800d290 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	691b      	ldr	r3, [r3, #16]
 800d262:	2b00      	cmp	r3, #0
 800d264:	daf2      	bge.n	800d24c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d266:	2300      	movs	r3, #0
 800d268:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2210      	movs	r2, #16
 800d26e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	3301      	adds	r3, #1
 800d274:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	4a08      	ldr	r2, [pc, #32]	@ (800d29c <USB_FlushRxFifo+0x5c>)
 800d27a:	4293      	cmp	r3, r2
 800d27c:	d901      	bls.n	800d282 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d27e:	2303      	movs	r3, #3
 800d280:	e006      	b.n	800d290 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	691b      	ldr	r3, [r3, #16]
 800d286:	f003 0310 	and.w	r3, r3, #16
 800d28a:	2b10      	cmp	r3, #16
 800d28c:	d0f0      	beq.n	800d270 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d28e:	2300      	movs	r3, #0
}
 800d290:	4618      	mov	r0, r3
 800d292:	3714      	adds	r7, #20
 800d294:	46bd      	mov	sp, r7
 800d296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d29a:	4770      	bx	lr
 800d29c:	00030d40 	.word	0x00030d40

0800d2a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d2a0:	b480      	push	{r7}
 800d2a2:	b085      	sub	sp, #20
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	6078      	str	r0, [r7, #4]
 800d2a8:	460b      	mov	r3, r1
 800d2aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	78fb      	ldrb	r3, [r7, #3]
 800d2ba:	68f9      	ldr	r1, [r7, #12]
 800d2bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d2c4:	2300      	movs	r3, #0
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3714      	adds	r7, #20
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr

0800d2d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d2d2:	b480      	push	{r7}
 800d2d4:	b085      	sub	sp, #20
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	68fa      	ldr	r2, [r7, #12]
 800d2e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d2ec:	f023 0303 	bic.w	r3, r3, #3
 800d2f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d2f8:	685b      	ldr	r3, [r3, #4]
 800d2fa:	68fa      	ldr	r2, [r7, #12]
 800d2fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d300:	f043 0302 	orr.w	r3, r3, #2
 800d304:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d306:	2300      	movs	r3, #0
}
 800d308:	4618      	mov	r0, r3
 800d30a:	3714      	adds	r7, #20
 800d30c:	46bd      	mov	sp, r7
 800d30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d312:	4770      	bx	lr

0800d314 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d314:	b480      	push	{r7}
 800d316:	b083      	sub	sp, #12
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	695b      	ldr	r3, [r3, #20]
 800d320:	f003 0301 	and.w	r3, r3, #1
}
 800d324:	4618      	mov	r0, r3
 800d326:	370c      	adds	r7, #12
 800d328:	46bd      	mov	sp, r7
 800d32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32e:	4770      	bx	lr

0800d330 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d330:	b480      	push	{r7}
 800d332:	b085      	sub	sp, #20
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d338:	2300      	movs	r3, #0
 800d33a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	3301      	adds	r3, #1
 800d340:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	4a13      	ldr	r2, [pc, #76]	@ (800d394 <USB_CoreReset+0x64>)
 800d346:	4293      	cmp	r3, r2
 800d348:	d901      	bls.n	800d34e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d34a:	2303      	movs	r3, #3
 800d34c:	e01b      	b.n	800d386 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	2b00      	cmp	r3, #0
 800d354:	daf2      	bge.n	800d33c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d356:	2300      	movs	r3, #0
 800d358:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	691b      	ldr	r3, [r3, #16]
 800d35e:	f043 0201 	orr.w	r2, r3, #1
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	3301      	adds	r3, #1
 800d36a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	4a09      	ldr	r2, [pc, #36]	@ (800d394 <USB_CoreReset+0x64>)
 800d370:	4293      	cmp	r3, r2
 800d372:	d901      	bls.n	800d378 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d374:	2303      	movs	r3, #3
 800d376:	e006      	b.n	800d386 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	691b      	ldr	r3, [r3, #16]
 800d37c:	f003 0301 	and.w	r3, r3, #1
 800d380:	2b01      	cmp	r3, #1
 800d382:	d0f0      	beq.n	800d366 <USB_CoreReset+0x36>

  return HAL_OK;
 800d384:	2300      	movs	r3, #0
}
 800d386:	4618      	mov	r0, r3
 800d388:	3714      	adds	r7, #20
 800d38a:	46bd      	mov	sp, r7
 800d38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d390:	4770      	bx	lr
 800d392:	bf00      	nop
 800d394:	00030d40 	.word	0x00030d40

0800d398 <__cvt>:
 800d398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d39a:	ed2d 8b02 	vpush	{d8}
 800d39e:	eeb0 8b40 	vmov.f64	d8, d0
 800d3a2:	b085      	sub	sp, #20
 800d3a4:	4617      	mov	r7, r2
 800d3a6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800d3a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d3aa:	ee18 2a90 	vmov	r2, s17
 800d3ae:	f025 0520 	bic.w	r5, r5, #32
 800d3b2:	2a00      	cmp	r2, #0
 800d3b4:	bfb6      	itet	lt
 800d3b6:	222d      	movlt	r2, #45	@ 0x2d
 800d3b8:	2200      	movge	r2, #0
 800d3ba:	eeb1 8b40 	vneglt.f64	d8, d0
 800d3be:	2d46      	cmp	r5, #70	@ 0x46
 800d3c0:	460c      	mov	r4, r1
 800d3c2:	701a      	strb	r2, [r3, #0]
 800d3c4:	d004      	beq.n	800d3d0 <__cvt+0x38>
 800d3c6:	2d45      	cmp	r5, #69	@ 0x45
 800d3c8:	d100      	bne.n	800d3cc <__cvt+0x34>
 800d3ca:	3401      	adds	r4, #1
 800d3cc:	2102      	movs	r1, #2
 800d3ce:	e000      	b.n	800d3d2 <__cvt+0x3a>
 800d3d0:	2103      	movs	r1, #3
 800d3d2:	ab03      	add	r3, sp, #12
 800d3d4:	9301      	str	r3, [sp, #4]
 800d3d6:	ab02      	add	r3, sp, #8
 800d3d8:	9300      	str	r3, [sp, #0]
 800d3da:	4622      	mov	r2, r4
 800d3dc:	4633      	mov	r3, r6
 800d3de:	eeb0 0b48 	vmov.f64	d0, d8
 800d3e2:	f001 f895 	bl	800e510 <_dtoa_r>
 800d3e6:	2d47      	cmp	r5, #71	@ 0x47
 800d3e8:	d114      	bne.n	800d414 <__cvt+0x7c>
 800d3ea:	07fb      	lsls	r3, r7, #31
 800d3ec:	d50a      	bpl.n	800d404 <__cvt+0x6c>
 800d3ee:	1902      	adds	r2, r0, r4
 800d3f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f8:	bf08      	it	eq
 800d3fa:	9203      	streq	r2, [sp, #12]
 800d3fc:	2130      	movs	r1, #48	@ 0x30
 800d3fe:	9b03      	ldr	r3, [sp, #12]
 800d400:	4293      	cmp	r3, r2
 800d402:	d319      	bcc.n	800d438 <__cvt+0xa0>
 800d404:	9b03      	ldr	r3, [sp, #12]
 800d406:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d408:	1a1b      	subs	r3, r3, r0
 800d40a:	6013      	str	r3, [r2, #0]
 800d40c:	b005      	add	sp, #20
 800d40e:	ecbd 8b02 	vpop	{d8}
 800d412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d414:	2d46      	cmp	r5, #70	@ 0x46
 800d416:	eb00 0204 	add.w	r2, r0, r4
 800d41a:	d1e9      	bne.n	800d3f0 <__cvt+0x58>
 800d41c:	7803      	ldrb	r3, [r0, #0]
 800d41e:	2b30      	cmp	r3, #48	@ 0x30
 800d420:	d107      	bne.n	800d432 <__cvt+0x9a>
 800d422:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d42a:	bf1c      	itt	ne
 800d42c:	f1c4 0401 	rsbne	r4, r4, #1
 800d430:	6034      	strne	r4, [r6, #0]
 800d432:	6833      	ldr	r3, [r6, #0]
 800d434:	441a      	add	r2, r3
 800d436:	e7db      	b.n	800d3f0 <__cvt+0x58>
 800d438:	1c5c      	adds	r4, r3, #1
 800d43a:	9403      	str	r4, [sp, #12]
 800d43c:	7019      	strb	r1, [r3, #0]
 800d43e:	e7de      	b.n	800d3fe <__cvt+0x66>

0800d440 <__exponent>:
 800d440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d442:	2900      	cmp	r1, #0
 800d444:	bfba      	itte	lt
 800d446:	4249      	neglt	r1, r1
 800d448:	232d      	movlt	r3, #45	@ 0x2d
 800d44a:	232b      	movge	r3, #43	@ 0x2b
 800d44c:	2909      	cmp	r1, #9
 800d44e:	7002      	strb	r2, [r0, #0]
 800d450:	7043      	strb	r3, [r0, #1]
 800d452:	dd29      	ble.n	800d4a8 <__exponent+0x68>
 800d454:	f10d 0307 	add.w	r3, sp, #7
 800d458:	461d      	mov	r5, r3
 800d45a:	270a      	movs	r7, #10
 800d45c:	461a      	mov	r2, r3
 800d45e:	fbb1 f6f7 	udiv	r6, r1, r7
 800d462:	fb07 1416 	mls	r4, r7, r6, r1
 800d466:	3430      	adds	r4, #48	@ 0x30
 800d468:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d46c:	460c      	mov	r4, r1
 800d46e:	2c63      	cmp	r4, #99	@ 0x63
 800d470:	f103 33ff 	add.w	r3, r3, #4294967295
 800d474:	4631      	mov	r1, r6
 800d476:	dcf1      	bgt.n	800d45c <__exponent+0x1c>
 800d478:	3130      	adds	r1, #48	@ 0x30
 800d47a:	1e94      	subs	r4, r2, #2
 800d47c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d480:	1c41      	adds	r1, r0, #1
 800d482:	4623      	mov	r3, r4
 800d484:	42ab      	cmp	r3, r5
 800d486:	d30a      	bcc.n	800d49e <__exponent+0x5e>
 800d488:	f10d 0309 	add.w	r3, sp, #9
 800d48c:	1a9b      	subs	r3, r3, r2
 800d48e:	42ac      	cmp	r4, r5
 800d490:	bf88      	it	hi
 800d492:	2300      	movhi	r3, #0
 800d494:	3302      	adds	r3, #2
 800d496:	4403      	add	r3, r0
 800d498:	1a18      	subs	r0, r3, r0
 800d49a:	b003      	add	sp, #12
 800d49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d49e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d4a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d4a6:	e7ed      	b.n	800d484 <__exponent+0x44>
 800d4a8:	2330      	movs	r3, #48	@ 0x30
 800d4aa:	3130      	adds	r1, #48	@ 0x30
 800d4ac:	7083      	strb	r3, [r0, #2]
 800d4ae:	70c1      	strb	r1, [r0, #3]
 800d4b0:	1d03      	adds	r3, r0, #4
 800d4b2:	e7f1      	b.n	800d498 <__exponent+0x58>
 800d4b4:	0000      	movs	r0, r0
	...

0800d4b8 <_printf_float>:
 800d4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4bc:	b08d      	sub	sp, #52	@ 0x34
 800d4be:	460c      	mov	r4, r1
 800d4c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d4c4:	4616      	mov	r6, r2
 800d4c6:	461f      	mov	r7, r3
 800d4c8:	4605      	mov	r5, r0
 800d4ca:	f000 ff0b 	bl	800e2e4 <_localeconv_r>
 800d4ce:	f8d0 b000 	ldr.w	fp, [r0]
 800d4d2:	4658      	mov	r0, fp
 800d4d4:	f7f2 ff54 	bl	8000380 <strlen>
 800d4d8:	2300      	movs	r3, #0
 800d4da:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4dc:	f8d8 3000 	ldr.w	r3, [r8]
 800d4e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d4e4:	6822      	ldr	r2, [r4, #0]
 800d4e6:	9005      	str	r0, [sp, #20]
 800d4e8:	3307      	adds	r3, #7
 800d4ea:	f023 0307 	bic.w	r3, r3, #7
 800d4ee:	f103 0108 	add.w	r1, r3, #8
 800d4f2:	f8c8 1000 	str.w	r1, [r8]
 800d4f6:	ed93 0b00 	vldr	d0, [r3]
 800d4fa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800d758 <_printf_float+0x2a0>
 800d4fe:	eeb0 7bc0 	vabs.f64	d7, d0
 800d502:	eeb4 7b46 	vcmp.f64	d7, d6
 800d506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d50a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800d50e:	dd24      	ble.n	800d55a <_printf_float+0xa2>
 800d510:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d518:	d502      	bpl.n	800d520 <_printf_float+0x68>
 800d51a:	232d      	movs	r3, #45	@ 0x2d
 800d51c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d520:	498f      	ldr	r1, [pc, #572]	@ (800d760 <_printf_float+0x2a8>)
 800d522:	4b90      	ldr	r3, [pc, #576]	@ (800d764 <_printf_float+0x2ac>)
 800d524:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800d528:	bf94      	ite	ls
 800d52a:	4688      	movls	r8, r1
 800d52c:	4698      	movhi	r8, r3
 800d52e:	f022 0204 	bic.w	r2, r2, #4
 800d532:	2303      	movs	r3, #3
 800d534:	6123      	str	r3, [r4, #16]
 800d536:	6022      	str	r2, [r4, #0]
 800d538:	f04f 0a00 	mov.w	sl, #0
 800d53c:	9700      	str	r7, [sp, #0]
 800d53e:	4633      	mov	r3, r6
 800d540:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d542:	4621      	mov	r1, r4
 800d544:	4628      	mov	r0, r5
 800d546:	f000 f9d1 	bl	800d8ec <_printf_common>
 800d54a:	3001      	adds	r0, #1
 800d54c:	f040 8089 	bne.w	800d662 <_printf_float+0x1aa>
 800d550:	f04f 30ff 	mov.w	r0, #4294967295
 800d554:	b00d      	add	sp, #52	@ 0x34
 800d556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d55a:	eeb4 0b40 	vcmp.f64	d0, d0
 800d55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d562:	d709      	bvc.n	800d578 <_printf_float+0xc0>
 800d564:	ee10 3a90 	vmov	r3, s1
 800d568:	2b00      	cmp	r3, #0
 800d56a:	bfbc      	itt	lt
 800d56c:	232d      	movlt	r3, #45	@ 0x2d
 800d56e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d572:	497d      	ldr	r1, [pc, #500]	@ (800d768 <_printf_float+0x2b0>)
 800d574:	4b7d      	ldr	r3, [pc, #500]	@ (800d76c <_printf_float+0x2b4>)
 800d576:	e7d5      	b.n	800d524 <_printf_float+0x6c>
 800d578:	6863      	ldr	r3, [r4, #4]
 800d57a:	1c59      	adds	r1, r3, #1
 800d57c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800d580:	d139      	bne.n	800d5f6 <_printf_float+0x13e>
 800d582:	2306      	movs	r3, #6
 800d584:	6063      	str	r3, [r4, #4]
 800d586:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d58a:	2300      	movs	r3, #0
 800d58c:	6022      	str	r2, [r4, #0]
 800d58e:	9303      	str	r3, [sp, #12]
 800d590:	ab0a      	add	r3, sp, #40	@ 0x28
 800d592:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d596:	ab09      	add	r3, sp, #36	@ 0x24
 800d598:	9300      	str	r3, [sp, #0]
 800d59a:	6861      	ldr	r1, [r4, #4]
 800d59c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d5a0:	4628      	mov	r0, r5
 800d5a2:	f7ff fef9 	bl	800d398 <__cvt>
 800d5a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d5aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d5ac:	4680      	mov	r8, r0
 800d5ae:	d129      	bne.n	800d604 <_printf_float+0x14c>
 800d5b0:	1cc8      	adds	r0, r1, #3
 800d5b2:	db02      	blt.n	800d5ba <_printf_float+0x102>
 800d5b4:	6863      	ldr	r3, [r4, #4]
 800d5b6:	4299      	cmp	r1, r3
 800d5b8:	dd41      	ble.n	800d63e <_printf_float+0x186>
 800d5ba:	f1a9 0902 	sub.w	r9, r9, #2
 800d5be:	fa5f f989 	uxtb.w	r9, r9
 800d5c2:	3901      	subs	r1, #1
 800d5c4:	464a      	mov	r2, r9
 800d5c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d5ca:	9109      	str	r1, [sp, #36]	@ 0x24
 800d5cc:	f7ff ff38 	bl	800d440 <__exponent>
 800d5d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d5d2:	1813      	adds	r3, r2, r0
 800d5d4:	2a01      	cmp	r2, #1
 800d5d6:	4682      	mov	sl, r0
 800d5d8:	6123      	str	r3, [r4, #16]
 800d5da:	dc02      	bgt.n	800d5e2 <_printf_float+0x12a>
 800d5dc:	6822      	ldr	r2, [r4, #0]
 800d5de:	07d2      	lsls	r2, r2, #31
 800d5e0:	d501      	bpl.n	800d5e6 <_printf_float+0x12e>
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	6123      	str	r3, [r4, #16]
 800d5e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d0a6      	beq.n	800d53c <_printf_float+0x84>
 800d5ee:	232d      	movs	r3, #45	@ 0x2d
 800d5f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d5f4:	e7a2      	b.n	800d53c <_printf_float+0x84>
 800d5f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d5fa:	d1c4      	bne.n	800d586 <_printf_float+0xce>
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d1c2      	bne.n	800d586 <_printf_float+0xce>
 800d600:	2301      	movs	r3, #1
 800d602:	e7bf      	b.n	800d584 <_printf_float+0xcc>
 800d604:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d608:	d9db      	bls.n	800d5c2 <_printf_float+0x10a>
 800d60a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800d60e:	d118      	bne.n	800d642 <_printf_float+0x18a>
 800d610:	2900      	cmp	r1, #0
 800d612:	6863      	ldr	r3, [r4, #4]
 800d614:	dd0b      	ble.n	800d62e <_printf_float+0x176>
 800d616:	6121      	str	r1, [r4, #16]
 800d618:	b913      	cbnz	r3, 800d620 <_printf_float+0x168>
 800d61a:	6822      	ldr	r2, [r4, #0]
 800d61c:	07d0      	lsls	r0, r2, #31
 800d61e:	d502      	bpl.n	800d626 <_printf_float+0x16e>
 800d620:	3301      	adds	r3, #1
 800d622:	440b      	add	r3, r1
 800d624:	6123      	str	r3, [r4, #16]
 800d626:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d628:	f04f 0a00 	mov.w	sl, #0
 800d62c:	e7db      	b.n	800d5e6 <_printf_float+0x12e>
 800d62e:	b913      	cbnz	r3, 800d636 <_printf_float+0x17e>
 800d630:	6822      	ldr	r2, [r4, #0]
 800d632:	07d2      	lsls	r2, r2, #31
 800d634:	d501      	bpl.n	800d63a <_printf_float+0x182>
 800d636:	3302      	adds	r3, #2
 800d638:	e7f4      	b.n	800d624 <_printf_float+0x16c>
 800d63a:	2301      	movs	r3, #1
 800d63c:	e7f2      	b.n	800d624 <_printf_float+0x16c>
 800d63e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800d642:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d644:	4299      	cmp	r1, r3
 800d646:	db05      	blt.n	800d654 <_printf_float+0x19c>
 800d648:	6823      	ldr	r3, [r4, #0]
 800d64a:	6121      	str	r1, [r4, #16]
 800d64c:	07d8      	lsls	r0, r3, #31
 800d64e:	d5ea      	bpl.n	800d626 <_printf_float+0x16e>
 800d650:	1c4b      	adds	r3, r1, #1
 800d652:	e7e7      	b.n	800d624 <_printf_float+0x16c>
 800d654:	2900      	cmp	r1, #0
 800d656:	bfd4      	ite	le
 800d658:	f1c1 0202 	rsble	r2, r1, #2
 800d65c:	2201      	movgt	r2, #1
 800d65e:	4413      	add	r3, r2
 800d660:	e7e0      	b.n	800d624 <_printf_float+0x16c>
 800d662:	6823      	ldr	r3, [r4, #0]
 800d664:	055a      	lsls	r2, r3, #21
 800d666:	d407      	bmi.n	800d678 <_printf_float+0x1c0>
 800d668:	6923      	ldr	r3, [r4, #16]
 800d66a:	4642      	mov	r2, r8
 800d66c:	4631      	mov	r1, r6
 800d66e:	4628      	mov	r0, r5
 800d670:	47b8      	blx	r7
 800d672:	3001      	adds	r0, #1
 800d674:	d12a      	bne.n	800d6cc <_printf_float+0x214>
 800d676:	e76b      	b.n	800d550 <_printf_float+0x98>
 800d678:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d67c:	f240 80e0 	bls.w	800d840 <_printf_float+0x388>
 800d680:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d684:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d68c:	d133      	bne.n	800d6f6 <_printf_float+0x23e>
 800d68e:	4a38      	ldr	r2, [pc, #224]	@ (800d770 <_printf_float+0x2b8>)
 800d690:	2301      	movs	r3, #1
 800d692:	4631      	mov	r1, r6
 800d694:	4628      	mov	r0, r5
 800d696:	47b8      	blx	r7
 800d698:	3001      	adds	r0, #1
 800d69a:	f43f af59 	beq.w	800d550 <_printf_float+0x98>
 800d69e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d6a2:	4543      	cmp	r3, r8
 800d6a4:	db02      	blt.n	800d6ac <_printf_float+0x1f4>
 800d6a6:	6823      	ldr	r3, [r4, #0]
 800d6a8:	07d8      	lsls	r0, r3, #31
 800d6aa:	d50f      	bpl.n	800d6cc <_printf_float+0x214>
 800d6ac:	9b05      	ldr	r3, [sp, #20]
 800d6ae:	465a      	mov	r2, fp
 800d6b0:	4631      	mov	r1, r6
 800d6b2:	4628      	mov	r0, r5
 800d6b4:	47b8      	blx	r7
 800d6b6:	3001      	adds	r0, #1
 800d6b8:	f43f af4a 	beq.w	800d550 <_printf_float+0x98>
 800d6bc:	f04f 0900 	mov.w	r9, #0
 800d6c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800d6c4:	f104 0a1a 	add.w	sl, r4, #26
 800d6c8:	45c8      	cmp	r8, r9
 800d6ca:	dc09      	bgt.n	800d6e0 <_printf_float+0x228>
 800d6cc:	6823      	ldr	r3, [r4, #0]
 800d6ce:	079b      	lsls	r3, r3, #30
 800d6d0:	f100 8107 	bmi.w	800d8e2 <_printf_float+0x42a>
 800d6d4:	68e0      	ldr	r0, [r4, #12]
 800d6d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6d8:	4298      	cmp	r0, r3
 800d6da:	bfb8      	it	lt
 800d6dc:	4618      	movlt	r0, r3
 800d6de:	e739      	b.n	800d554 <_printf_float+0x9c>
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	4652      	mov	r2, sl
 800d6e4:	4631      	mov	r1, r6
 800d6e6:	4628      	mov	r0, r5
 800d6e8:	47b8      	blx	r7
 800d6ea:	3001      	adds	r0, #1
 800d6ec:	f43f af30 	beq.w	800d550 <_printf_float+0x98>
 800d6f0:	f109 0901 	add.w	r9, r9, #1
 800d6f4:	e7e8      	b.n	800d6c8 <_printf_float+0x210>
 800d6f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	dc3b      	bgt.n	800d774 <_printf_float+0x2bc>
 800d6fc:	4a1c      	ldr	r2, [pc, #112]	@ (800d770 <_printf_float+0x2b8>)
 800d6fe:	2301      	movs	r3, #1
 800d700:	4631      	mov	r1, r6
 800d702:	4628      	mov	r0, r5
 800d704:	47b8      	blx	r7
 800d706:	3001      	adds	r0, #1
 800d708:	f43f af22 	beq.w	800d550 <_printf_float+0x98>
 800d70c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d710:	ea59 0303 	orrs.w	r3, r9, r3
 800d714:	d102      	bne.n	800d71c <_printf_float+0x264>
 800d716:	6823      	ldr	r3, [r4, #0]
 800d718:	07d9      	lsls	r1, r3, #31
 800d71a:	d5d7      	bpl.n	800d6cc <_printf_float+0x214>
 800d71c:	9b05      	ldr	r3, [sp, #20]
 800d71e:	465a      	mov	r2, fp
 800d720:	4631      	mov	r1, r6
 800d722:	4628      	mov	r0, r5
 800d724:	47b8      	blx	r7
 800d726:	3001      	adds	r0, #1
 800d728:	f43f af12 	beq.w	800d550 <_printf_float+0x98>
 800d72c:	f04f 0a00 	mov.w	sl, #0
 800d730:	f104 0b1a 	add.w	fp, r4, #26
 800d734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d736:	425b      	negs	r3, r3
 800d738:	4553      	cmp	r3, sl
 800d73a:	dc01      	bgt.n	800d740 <_printf_float+0x288>
 800d73c:	464b      	mov	r3, r9
 800d73e:	e794      	b.n	800d66a <_printf_float+0x1b2>
 800d740:	2301      	movs	r3, #1
 800d742:	465a      	mov	r2, fp
 800d744:	4631      	mov	r1, r6
 800d746:	4628      	mov	r0, r5
 800d748:	47b8      	blx	r7
 800d74a:	3001      	adds	r0, #1
 800d74c:	f43f af00 	beq.w	800d550 <_printf_float+0x98>
 800d750:	f10a 0a01 	add.w	sl, sl, #1
 800d754:	e7ee      	b.n	800d734 <_printf_float+0x27c>
 800d756:	bf00      	nop
 800d758:	ffffffff 	.word	0xffffffff
 800d75c:	7fefffff 	.word	0x7fefffff
 800d760:	08011a40 	.word	0x08011a40
 800d764:	08011a44 	.word	0x08011a44
 800d768:	08011a48 	.word	0x08011a48
 800d76c:	08011a4c 	.word	0x08011a4c
 800d770:	08011a50 	.word	0x08011a50
 800d774:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d776:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d77a:	4553      	cmp	r3, sl
 800d77c:	bfa8      	it	ge
 800d77e:	4653      	movge	r3, sl
 800d780:	2b00      	cmp	r3, #0
 800d782:	4699      	mov	r9, r3
 800d784:	dc37      	bgt.n	800d7f6 <_printf_float+0x33e>
 800d786:	2300      	movs	r3, #0
 800d788:	9307      	str	r3, [sp, #28]
 800d78a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d78e:	f104 021a 	add.w	r2, r4, #26
 800d792:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d794:	9907      	ldr	r1, [sp, #28]
 800d796:	9306      	str	r3, [sp, #24]
 800d798:	eba3 0309 	sub.w	r3, r3, r9
 800d79c:	428b      	cmp	r3, r1
 800d79e:	dc31      	bgt.n	800d804 <_printf_float+0x34c>
 800d7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7a2:	459a      	cmp	sl, r3
 800d7a4:	dc3b      	bgt.n	800d81e <_printf_float+0x366>
 800d7a6:	6823      	ldr	r3, [r4, #0]
 800d7a8:	07da      	lsls	r2, r3, #31
 800d7aa:	d438      	bmi.n	800d81e <_printf_float+0x366>
 800d7ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7ae:	ebaa 0903 	sub.w	r9, sl, r3
 800d7b2:	9b06      	ldr	r3, [sp, #24]
 800d7b4:	ebaa 0303 	sub.w	r3, sl, r3
 800d7b8:	4599      	cmp	r9, r3
 800d7ba:	bfa8      	it	ge
 800d7bc:	4699      	movge	r9, r3
 800d7be:	f1b9 0f00 	cmp.w	r9, #0
 800d7c2:	dc34      	bgt.n	800d82e <_printf_float+0x376>
 800d7c4:	f04f 0800 	mov.w	r8, #0
 800d7c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d7cc:	f104 0b1a 	add.w	fp, r4, #26
 800d7d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7d2:	ebaa 0303 	sub.w	r3, sl, r3
 800d7d6:	eba3 0309 	sub.w	r3, r3, r9
 800d7da:	4543      	cmp	r3, r8
 800d7dc:	f77f af76 	ble.w	800d6cc <_printf_float+0x214>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	465a      	mov	r2, fp
 800d7e4:	4631      	mov	r1, r6
 800d7e6:	4628      	mov	r0, r5
 800d7e8:	47b8      	blx	r7
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	f43f aeb0 	beq.w	800d550 <_printf_float+0x98>
 800d7f0:	f108 0801 	add.w	r8, r8, #1
 800d7f4:	e7ec      	b.n	800d7d0 <_printf_float+0x318>
 800d7f6:	4642      	mov	r2, r8
 800d7f8:	4631      	mov	r1, r6
 800d7fa:	4628      	mov	r0, r5
 800d7fc:	47b8      	blx	r7
 800d7fe:	3001      	adds	r0, #1
 800d800:	d1c1      	bne.n	800d786 <_printf_float+0x2ce>
 800d802:	e6a5      	b.n	800d550 <_printf_float+0x98>
 800d804:	2301      	movs	r3, #1
 800d806:	4631      	mov	r1, r6
 800d808:	4628      	mov	r0, r5
 800d80a:	9206      	str	r2, [sp, #24]
 800d80c:	47b8      	blx	r7
 800d80e:	3001      	adds	r0, #1
 800d810:	f43f ae9e 	beq.w	800d550 <_printf_float+0x98>
 800d814:	9b07      	ldr	r3, [sp, #28]
 800d816:	9a06      	ldr	r2, [sp, #24]
 800d818:	3301      	adds	r3, #1
 800d81a:	9307      	str	r3, [sp, #28]
 800d81c:	e7b9      	b.n	800d792 <_printf_float+0x2da>
 800d81e:	9b05      	ldr	r3, [sp, #20]
 800d820:	465a      	mov	r2, fp
 800d822:	4631      	mov	r1, r6
 800d824:	4628      	mov	r0, r5
 800d826:	47b8      	blx	r7
 800d828:	3001      	adds	r0, #1
 800d82a:	d1bf      	bne.n	800d7ac <_printf_float+0x2f4>
 800d82c:	e690      	b.n	800d550 <_printf_float+0x98>
 800d82e:	9a06      	ldr	r2, [sp, #24]
 800d830:	464b      	mov	r3, r9
 800d832:	4442      	add	r2, r8
 800d834:	4631      	mov	r1, r6
 800d836:	4628      	mov	r0, r5
 800d838:	47b8      	blx	r7
 800d83a:	3001      	adds	r0, #1
 800d83c:	d1c2      	bne.n	800d7c4 <_printf_float+0x30c>
 800d83e:	e687      	b.n	800d550 <_printf_float+0x98>
 800d840:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800d844:	f1b9 0f01 	cmp.w	r9, #1
 800d848:	dc01      	bgt.n	800d84e <_printf_float+0x396>
 800d84a:	07db      	lsls	r3, r3, #31
 800d84c:	d536      	bpl.n	800d8bc <_printf_float+0x404>
 800d84e:	2301      	movs	r3, #1
 800d850:	4642      	mov	r2, r8
 800d852:	4631      	mov	r1, r6
 800d854:	4628      	mov	r0, r5
 800d856:	47b8      	blx	r7
 800d858:	3001      	adds	r0, #1
 800d85a:	f43f ae79 	beq.w	800d550 <_printf_float+0x98>
 800d85e:	9b05      	ldr	r3, [sp, #20]
 800d860:	465a      	mov	r2, fp
 800d862:	4631      	mov	r1, r6
 800d864:	4628      	mov	r0, r5
 800d866:	47b8      	blx	r7
 800d868:	3001      	adds	r0, #1
 800d86a:	f43f ae71 	beq.w	800d550 <_printf_float+0x98>
 800d86e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d872:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d87a:	f109 39ff 	add.w	r9, r9, #4294967295
 800d87e:	d018      	beq.n	800d8b2 <_printf_float+0x3fa>
 800d880:	464b      	mov	r3, r9
 800d882:	f108 0201 	add.w	r2, r8, #1
 800d886:	4631      	mov	r1, r6
 800d888:	4628      	mov	r0, r5
 800d88a:	47b8      	blx	r7
 800d88c:	3001      	adds	r0, #1
 800d88e:	d10c      	bne.n	800d8aa <_printf_float+0x3f2>
 800d890:	e65e      	b.n	800d550 <_printf_float+0x98>
 800d892:	2301      	movs	r3, #1
 800d894:	465a      	mov	r2, fp
 800d896:	4631      	mov	r1, r6
 800d898:	4628      	mov	r0, r5
 800d89a:	47b8      	blx	r7
 800d89c:	3001      	adds	r0, #1
 800d89e:	f43f ae57 	beq.w	800d550 <_printf_float+0x98>
 800d8a2:	f108 0801 	add.w	r8, r8, #1
 800d8a6:	45c8      	cmp	r8, r9
 800d8a8:	dbf3      	blt.n	800d892 <_printf_float+0x3da>
 800d8aa:	4653      	mov	r3, sl
 800d8ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d8b0:	e6dc      	b.n	800d66c <_printf_float+0x1b4>
 800d8b2:	f04f 0800 	mov.w	r8, #0
 800d8b6:	f104 0b1a 	add.w	fp, r4, #26
 800d8ba:	e7f4      	b.n	800d8a6 <_printf_float+0x3ee>
 800d8bc:	2301      	movs	r3, #1
 800d8be:	4642      	mov	r2, r8
 800d8c0:	e7e1      	b.n	800d886 <_printf_float+0x3ce>
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	464a      	mov	r2, r9
 800d8c6:	4631      	mov	r1, r6
 800d8c8:	4628      	mov	r0, r5
 800d8ca:	47b8      	blx	r7
 800d8cc:	3001      	adds	r0, #1
 800d8ce:	f43f ae3f 	beq.w	800d550 <_printf_float+0x98>
 800d8d2:	f108 0801 	add.w	r8, r8, #1
 800d8d6:	68e3      	ldr	r3, [r4, #12]
 800d8d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d8da:	1a5b      	subs	r3, r3, r1
 800d8dc:	4543      	cmp	r3, r8
 800d8de:	dcf0      	bgt.n	800d8c2 <_printf_float+0x40a>
 800d8e0:	e6f8      	b.n	800d6d4 <_printf_float+0x21c>
 800d8e2:	f04f 0800 	mov.w	r8, #0
 800d8e6:	f104 0919 	add.w	r9, r4, #25
 800d8ea:	e7f4      	b.n	800d8d6 <_printf_float+0x41e>

0800d8ec <_printf_common>:
 800d8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8f0:	4616      	mov	r6, r2
 800d8f2:	4698      	mov	r8, r3
 800d8f4:	688a      	ldr	r2, [r1, #8]
 800d8f6:	690b      	ldr	r3, [r1, #16]
 800d8f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	bfb8      	it	lt
 800d900:	4613      	movlt	r3, r2
 800d902:	6033      	str	r3, [r6, #0]
 800d904:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d908:	4607      	mov	r7, r0
 800d90a:	460c      	mov	r4, r1
 800d90c:	b10a      	cbz	r2, 800d912 <_printf_common+0x26>
 800d90e:	3301      	adds	r3, #1
 800d910:	6033      	str	r3, [r6, #0]
 800d912:	6823      	ldr	r3, [r4, #0]
 800d914:	0699      	lsls	r1, r3, #26
 800d916:	bf42      	ittt	mi
 800d918:	6833      	ldrmi	r3, [r6, #0]
 800d91a:	3302      	addmi	r3, #2
 800d91c:	6033      	strmi	r3, [r6, #0]
 800d91e:	6825      	ldr	r5, [r4, #0]
 800d920:	f015 0506 	ands.w	r5, r5, #6
 800d924:	d106      	bne.n	800d934 <_printf_common+0x48>
 800d926:	f104 0a19 	add.w	sl, r4, #25
 800d92a:	68e3      	ldr	r3, [r4, #12]
 800d92c:	6832      	ldr	r2, [r6, #0]
 800d92e:	1a9b      	subs	r3, r3, r2
 800d930:	42ab      	cmp	r3, r5
 800d932:	dc26      	bgt.n	800d982 <_printf_common+0x96>
 800d934:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d938:	6822      	ldr	r2, [r4, #0]
 800d93a:	3b00      	subs	r3, #0
 800d93c:	bf18      	it	ne
 800d93e:	2301      	movne	r3, #1
 800d940:	0692      	lsls	r2, r2, #26
 800d942:	d42b      	bmi.n	800d99c <_printf_common+0xb0>
 800d944:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d948:	4641      	mov	r1, r8
 800d94a:	4638      	mov	r0, r7
 800d94c:	47c8      	blx	r9
 800d94e:	3001      	adds	r0, #1
 800d950:	d01e      	beq.n	800d990 <_printf_common+0xa4>
 800d952:	6823      	ldr	r3, [r4, #0]
 800d954:	6922      	ldr	r2, [r4, #16]
 800d956:	f003 0306 	and.w	r3, r3, #6
 800d95a:	2b04      	cmp	r3, #4
 800d95c:	bf02      	ittt	eq
 800d95e:	68e5      	ldreq	r5, [r4, #12]
 800d960:	6833      	ldreq	r3, [r6, #0]
 800d962:	1aed      	subeq	r5, r5, r3
 800d964:	68a3      	ldr	r3, [r4, #8]
 800d966:	bf0c      	ite	eq
 800d968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d96c:	2500      	movne	r5, #0
 800d96e:	4293      	cmp	r3, r2
 800d970:	bfc4      	itt	gt
 800d972:	1a9b      	subgt	r3, r3, r2
 800d974:	18ed      	addgt	r5, r5, r3
 800d976:	2600      	movs	r6, #0
 800d978:	341a      	adds	r4, #26
 800d97a:	42b5      	cmp	r5, r6
 800d97c:	d11a      	bne.n	800d9b4 <_printf_common+0xc8>
 800d97e:	2000      	movs	r0, #0
 800d980:	e008      	b.n	800d994 <_printf_common+0xa8>
 800d982:	2301      	movs	r3, #1
 800d984:	4652      	mov	r2, sl
 800d986:	4641      	mov	r1, r8
 800d988:	4638      	mov	r0, r7
 800d98a:	47c8      	blx	r9
 800d98c:	3001      	adds	r0, #1
 800d98e:	d103      	bne.n	800d998 <_printf_common+0xac>
 800d990:	f04f 30ff 	mov.w	r0, #4294967295
 800d994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d998:	3501      	adds	r5, #1
 800d99a:	e7c6      	b.n	800d92a <_printf_common+0x3e>
 800d99c:	18e1      	adds	r1, r4, r3
 800d99e:	1c5a      	adds	r2, r3, #1
 800d9a0:	2030      	movs	r0, #48	@ 0x30
 800d9a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d9a6:	4422      	add	r2, r4
 800d9a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d9ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d9b0:	3302      	adds	r3, #2
 800d9b2:	e7c7      	b.n	800d944 <_printf_common+0x58>
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	4622      	mov	r2, r4
 800d9b8:	4641      	mov	r1, r8
 800d9ba:	4638      	mov	r0, r7
 800d9bc:	47c8      	blx	r9
 800d9be:	3001      	adds	r0, #1
 800d9c0:	d0e6      	beq.n	800d990 <_printf_common+0xa4>
 800d9c2:	3601      	adds	r6, #1
 800d9c4:	e7d9      	b.n	800d97a <_printf_common+0x8e>
	...

0800d9c8 <_printf_i>:
 800d9c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d9cc:	7e0f      	ldrb	r7, [r1, #24]
 800d9ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d9d0:	2f78      	cmp	r7, #120	@ 0x78
 800d9d2:	4691      	mov	r9, r2
 800d9d4:	4680      	mov	r8, r0
 800d9d6:	460c      	mov	r4, r1
 800d9d8:	469a      	mov	sl, r3
 800d9da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d9de:	d807      	bhi.n	800d9f0 <_printf_i+0x28>
 800d9e0:	2f62      	cmp	r7, #98	@ 0x62
 800d9e2:	d80a      	bhi.n	800d9fa <_printf_i+0x32>
 800d9e4:	2f00      	cmp	r7, #0
 800d9e6:	f000 80d2 	beq.w	800db8e <_printf_i+0x1c6>
 800d9ea:	2f58      	cmp	r7, #88	@ 0x58
 800d9ec:	f000 80b9 	beq.w	800db62 <_printf_i+0x19a>
 800d9f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d9f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d9f8:	e03a      	b.n	800da70 <_printf_i+0xa8>
 800d9fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d9fe:	2b15      	cmp	r3, #21
 800da00:	d8f6      	bhi.n	800d9f0 <_printf_i+0x28>
 800da02:	a101      	add	r1, pc, #4	@ (adr r1, 800da08 <_printf_i+0x40>)
 800da04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800da08:	0800da61 	.word	0x0800da61
 800da0c:	0800da75 	.word	0x0800da75
 800da10:	0800d9f1 	.word	0x0800d9f1
 800da14:	0800d9f1 	.word	0x0800d9f1
 800da18:	0800d9f1 	.word	0x0800d9f1
 800da1c:	0800d9f1 	.word	0x0800d9f1
 800da20:	0800da75 	.word	0x0800da75
 800da24:	0800d9f1 	.word	0x0800d9f1
 800da28:	0800d9f1 	.word	0x0800d9f1
 800da2c:	0800d9f1 	.word	0x0800d9f1
 800da30:	0800d9f1 	.word	0x0800d9f1
 800da34:	0800db75 	.word	0x0800db75
 800da38:	0800da9f 	.word	0x0800da9f
 800da3c:	0800db2f 	.word	0x0800db2f
 800da40:	0800d9f1 	.word	0x0800d9f1
 800da44:	0800d9f1 	.word	0x0800d9f1
 800da48:	0800db97 	.word	0x0800db97
 800da4c:	0800d9f1 	.word	0x0800d9f1
 800da50:	0800da9f 	.word	0x0800da9f
 800da54:	0800d9f1 	.word	0x0800d9f1
 800da58:	0800d9f1 	.word	0x0800d9f1
 800da5c:	0800db37 	.word	0x0800db37
 800da60:	6833      	ldr	r3, [r6, #0]
 800da62:	1d1a      	adds	r2, r3, #4
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	6032      	str	r2, [r6, #0]
 800da68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800da6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800da70:	2301      	movs	r3, #1
 800da72:	e09d      	b.n	800dbb0 <_printf_i+0x1e8>
 800da74:	6833      	ldr	r3, [r6, #0]
 800da76:	6820      	ldr	r0, [r4, #0]
 800da78:	1d19      	adds	r1, r3, #4
 800da7a:	6031      	str	r1, [r6, #0]
 800da7c:	0606      	lsls	r6, r0, #24
 800da7e:	d501      	bpl.n	800da84 <_printf_i+0xbc>
 800da80:	681d      	ldr	r5, [r3, #0]
 800da82:	e003      	b.n	800da8c <_printf_i+0xc4>
 800da84:	0645      	lsls	r5, r0, #25
 800da86:	d5fb      	bpl.n	800da80 <_printf_i+0xb8>
 800da88:	f9b3 5000 	ldrsh.w	r5, [r3]
 800da8c:	2d00      	cmp	r5, #0
 800da8e:	da03      	bge.n	800da98 <_printf_i+0xd0>
 800da90:	232d      	movs	r3, #45	@ 0x2d
 800da92:	426d      	negs	r5, r5
 800da94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da98:	4859      	ldr	r0, [pc, #356]	@ (800dc00 <_printf_i+0x238>)
 800da9a:	230a      	movs	r3, #10
 800da9c:	e011      	b.n	800dac2 <_printf_i+0xfa>
 800da9e:	6821      	ldr	r1, [r4, #0]
 800daa0:	6833      	ldr	r3, [r6, #0]
 800daa2:	0608      	lsls	r0, r1, #24
 800daa4:	f853 5b04 	ldr.w	r5, [r3], #4
 800daa8:	d402      	bmi.n	800dab0 <_printf_i+0xe8>
 800daaa:	0649      	lsls	r1, r1, #25
 800daac:	bf48      	it	mi
 800daae:	b2ad      	uxthmi	r5, r5
 800dab0:	2f6f      	cmp	r7, #111	@ 0x6f
 800dab2:	4853      	ldr	r0, [pc, #332]	@ (800dc00 <_printf_i+0x238>)
 800dab4:	6033      	str	r3, [r6, #0]
 800dab6:	bf14      	ite	ne
 800dab8:	230a      	movne	r3, #10
 800daba:	2308      	moveq	r3, #8
 800dabc:	2100      	movs	r1, #0
 800dabe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dac2:	6866      	ldr	r6, [r4, #4]
 800dac4:	60a6      	str	r6, [r4, #8]
 800dac6:	2e00      	cmp	r6, #0
 800dac8:	bfa2      	ittt	ge
 800daca:	6821      	ldrge	r1, [r4, #0]
 800dacc:	f021 0104 	bicge.w	r1, r1, #4
 800dad0:	6021      	strge	r1, [r4, #0]
 800dad2:	b90d      	cbnz	r5, 800dad8 <_printf_i+0x110>
 800dad4:	2e00      	cmp	r6, #0
 800dad6:	d04b      	beq.n	800db70 <_printf_i+0x1a8>
 800dad8:	4616      	mov	r6, r2
 800dada:	fbb5 f1f3 	udiv	r1, r5, r3
 800dade:	fb03 5711 	mls	r7, r3, r1, r5
 800dae2:	5dc7      	ldrb	r7, [r0, r7]
 800dae4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dae8:	462f      	mov	r7, r5
 800daea:	42bb      	cmp	r3, r7
 800daec:	460d      	mov	r5, r1
 800daee:	d9f4      	bls.n	800dada <_printf_i+0x112>
 800daf0:	2b08      	cmp	r3, #8
 800daf2:	d10b      	bne.n	800db0c <_printf_i+0x144>
 800daf4:	6823      	ldr	r3, [r4, #0]
 800daf6:	07df      	lsls	r7, r3, #31
 800daf8:	d508      	bpl.n	800db0c <_printf_i+0x144>
 800dafa:	6923      	ldr	r3, [r4, #16]
 800dafc:	6861      	ldr	r1, [r4, #4]
 800dafe:	4299      	cmp	r1, r3
 800db00:	bfde      	ittt	le
 800db02:	2330      	movle	r3, #48	@ 0x30
 800db04:	f806 3c01 	strble.w	r3, [r6, #-1]
 800db08:	f106 36ff 	addle.w	r6, r6, #4294967295
 800db0c:	1b92      	subs	r2, r2, r6
 800db0e:	6122      	str	r2, [r4, #16]
 800db10:	f8cd a000 	str.w	sl, [sp]
 800db14:	464b      	mov	r3, r9
 800db16:	aa03      	add	r2, sp, #12
 800db18:	4621      	mov	r1, r4
 800db1a:	4640      	mov	r0, r8
 800db1c:	f7ff fee6 	bl	800d8ec <_printf_common>
 800db20:	3001      	adds	r0, #1
 800db22:	d14a      	bne.n	800dbba <_printf_i+0x1f2>
 800db24:	f04f 30ff 	mov.w	r0, #4294967295
 800db28:	b004      	add	sp, #16
 800db2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db2e:	6823      	ldr	r3, [r4, #0]
 800db30:	f043 0320 	orr.w	r3, r3, #32
 800db34:	6023      	str	r3, [r4, #0]
 800db36:	4833      	ldr	r0, [pc, #204]	@ (800dc04 <_printf_i+0x23c>)
 800db38:	2778      	movs	r7, #120	@ 0x78
 800db3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800db3e:	6823      	ldr	r3, [r4, #0]
 800db40:	6831      	ldr	r1, [r6, #0]
 800db42:	061f      	lsls	r7, r3, #24
 800db44:	f851 5b04 	ldr.w	r5, [r1], #4
 800db48:	d402      	bmi.n	800db50 <_printf_i+0x188>
 800db4a:	065f      	lsls	r7, r3, #25
 800db4c:	bf48      	it	mi
 800db4e:	b2ad      	uxthmi	r5, r5
 800db50:	6031      	str	r1, [r6, #0]
 800db52:	07d9      	lsls	r1, r3, #31
 800db54:	bf44      	itt	mi
 800db56:	f043 0320 	orrmi.w	r3, r3, #32
 800db5a:	6023      	strmi	r3, [r4, #0]
 800db5c:	b11d      	cbz	r5, 800db66 <_printf_i+0x19e>
 800db5e:	2310      	movs	r3, #16
 800db60:	e7ac      	b.n	800dabc <_printf_i+0xf4>
 800db62:	4827      	ldr	r0, [pc, #156]	@ (800dc00 <_printf_i+0x238>)
 800db64:	e7e9      	b.n	800db3a <_printf_i+0x172>
 800db66:	6823      	ldr	r3, [r4, #0]
 800db68:	f023 0320 	bic.w	r3, r3, #32
 800db6c:	6023      	str	r3, [r4, #0]
 800db6e:	e7f6      	b.n	800db5e <_printf_i+0x196>
 800db70:	4616      	mov	r6, r2
 800db72:	e7bd      	b.n	800daf0 <_printf_i+0x128>
 800db74:	6833      	ldr	r3, [r6, #0]
 800db76:	6825      	ldr	r5, [r4, #0]
 800db78:	6961      	ldr	r1, [r4, #20]
 800db7a:	1d18      	adds	r0, r3, #4
 800db7c:	6030      	str	r0, [r6, #0]
 800db7e:	062e      	lsls	r6, r5, #24
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	d501      	bpl.n	800db88 <_printf_i+0x1c0>
 800db84:	6019      	str	r1, [r3, #0]
 800db86:	e002      	b.n	800db8e <_printf_i+0x1c6>
 800db88:	0668      	lsls	r0, r5, #25
 800db8a:	d5fb      	bpl.n	800db84 <_printf_i+0x1bc>
 800db8c:	8019      	strh	r1, [r3, #0]
 800db8e:	2300      	movs	r3, #0
 800db90:	6123      	str	r3, [r4, #16]
 800db92:	4616      	mov	r6, r2
 800db94:	e7bc      	b.n	800db10 <_printf_i+0x148>
 800db96:	6833      	ldr	r3, [r6, #0]
 800db98:	1d1a      	adds	r2, r3, #4
 800db9a:	6032      	str	r2, [r6, #0]
 800db9c:	681e      	ldr	r6, [r3, #0]
 800db9e:	6862      	ldr	r2, [r4, #4]
 800dba0:	2100      	movs	r1, #0
 800dba2:	4630      	mov	r0, r6
 800dba4:	f7f2 fb9c 	bl	80002e0 <memchr>
 800dba8:	b108      	cbz	r0, 800dbae <_printf_i+0x1e6>
 800dbaa:	1b80      	subs	r0, r0, r6
 800dbac:	6060      	str	r0, [r4, #4]
 800dbae:	6863      	ldr	r3, [r4, #4]
 800dbb0:	6123      	str	r3, [r4, #16]
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dbb8:	e7aa      	b.n	800db10 <_printf_i+0x148>
 800dbba:	6923      	ldr	r3, [r4, #16]
 800dbbc:	4632      	mov	r2, r6
 800dbbe:	4649      	mov	r1, r9
 800dbc0:	4640      	mov	r0, r8
 800dbc2:	47d0      	blx	sl
 800dbc4:	3001      	adds	r0, #1
 800dbc6:	d0ad      	beq.n	800db24 <_printf_i+0x15c>
 800dbc8:	6823      	ldr	r3, [r4, #0]
 800dbca:	079b      	lsls	r3, r3, #30
 800dbcc:	d413      	bmi.n	800dbf6 <_printf_i+0x22e>
 800dbce:	68e0      	ldr	r0, [r4, #12]
 800dbd0:	9b03      	ldr	r3, [sp, #12]
 800dbd2:	4298      	cmp	r0, r3
 800dbd4:	bfb8      	it	lt
 800dbd6:	4618      	movlt	r0, r3
 800dbd8:	e7a6      	b.n	800db28 <_printf_i+0x160>
 800dbda:	2301      	movs	r3, #1
 800dbdc:	4632      	mov	r2, r6
 800dbde:	4649      	mov	r1, r9
 800dbe0:	4640      	mov	r0, r8
 800dbe2:	47d0      	blx	sl
 800dbe4:	3001      	adds	r0, #1
 800dbe6:	d09d      	beq.n	800db24 <_printf_i+0x15c>
 800dbe8:	3501      	adds	r5, #1
 800dbea:	68e3      	ldr	r3, [r4, #12]
 800dbec:	9903      	ldr	r1, [sp, #12]
 800dbee:	1a5b      	subs	r3, r3, r1
 800dbf0:	42ab      	cmp	r3, r5
 800dbf2:	dcf2      	bgt.n	800dbda <_printf_i+0x212>
 800dbf4:	e7eb      	b.n	800dbce <_printf_i+0x206>
 800dbf6:	2500      	movs	r5, #0
 800dbf8:	f104 0619 	add.w	r6, r4, #25
 800dbfc:	e7f5      	b.n	800dbea <_printf_i+0x222>
 800dbfe:	bf00      	nop
 800dc00:	08011a52 	.word	0x08011a52
 800dc04:	08011a63 	.word	0x08011a63

0800dc08 <_scanf_float>:
 800dc08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc0c:	b087      	sub	sp, #28
 800dc0e:	4617      	mov	r7, r2
 800dc10:	9303      	str	r3, [sp, #12]
 800dc12:	688b      	ldr	r3, [r1, #8]
 800dc14:	1e5a      	subs	r2, r3, #1
 800dc16:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800dc1a:	bf81      	itttt	hi
 800dc1c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800dc20:	eb03 0b05 	addhi.w	fp, r3, r5
 800dc24:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800dc28:	608b      	strhi	r3, [r1, #8]
 800dc2a:	680b      	ldr	r3, [r1, #0]
 800dc2c:	460a      	mov	r2, r1
 800dc2e:	f04f 0500 	mov.w	r5, #0
 800dc32:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800dc36:	f842 3b1c 	str.w	r3, [r2], #28
 800dc3a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800dc3e:	4680      	mov	r8, r0
 800dc40:	460c      	mov	r4, r1
 800dc42:	bf98      	it	ls
 800dc44:	f04f 0b00 	movls.w	fp, #0
 800dc48:	9201      	str	r2, [sp, #4]
 800dc4a:	4616      	mov	r6, r2
 800dc4c:	46aa      	mov	sl, r5
 800dc4e:	46a9      	mov	r9, r5
 800dc50:	9502      	str	r5, [sp, #8]
 800dc52:	68a2      	ldr	r2, [r4, #8]
 800dc54:	b152      	cbz	r2, 800dc6c <_scanf_float+0x64>
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	781b      	ldrb	r3, [r3, #0]
 800dc5a:	2b4e      	cmp	r3, #78	@ 0x4e
 800dc5c:	d864      	bhi.n	800dd28 <_scanf_float+0x120>
 800dc5e:	2b40      	cmp	r3, #64	@ 0x40
 800dc60:	d83c      	bhi.n	800dcdc <_scanf_float+0xd4>
 800dc62:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800dc66:	b2c8      	uxtb	r0, r1
 800dc68:	280e      	cmp	r0, #14
 800dc6a:	d93a      	bls.n	800dce2 <_scanf_float+0xda>
 800dc6c:	f1b9 0f00 	cmp.w	r9, #0
 800dc70:	d003      	beq.n	800dc7a <_scanf_float+0x72>
 800dc72:	6823      	ldr	r3, [r4, #0]
 800dc74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dc78:	6023      	str	r3, [r4, #0]
 800dc7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc7e:	f1ba 0f01 	cmp.w	sl, #1
 800dc82:	f200 8117 	bhi.w	800deb4 <_scanf_float+0x2ac>
 800dc86:	9b01      	ldr	r3, [sp, #4]
 800dc88:	429e      	cmp	r6, r3
 800dc8a:	f200 8108 	bhi.w	800de9e <_scanf_float+0x296>
 800dc8e:	2001      	movs	r0, #1
 800dc90:	b007      	add	sp, #28
 800dc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc96:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800dc9a:	2a0d      	cmp	r2, #13
 800dc9c:	d8e6      	bhi.n	800dc6c <_scanf_float+0x64>
 800dc9e:	a101      	add	r1, pc, #4	@ (adr r1, 800dca4 <_scanf_float+0x9c>)
 800dca0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dca4:	0800ddeb 	.word	0x0800ddeb
 800dca8:	0800dc6d 	.word	0x0800dc6d
 800dcac:	0800dc6d 	.word	0x0800dc6d
 800dcb0:	0800dc6d 	.word	0x0800dc6d
 800dcb4:	0800de4b 	.word	0x0800de4b
 800dcb8:	0800de23 	.word	0x0800de23
 800dcbc:	0800dc6d 	.word	0x0800dc6d
 800dcc0:	0800dc6d 	.word	0x0800dc6d
 800dcc4:	0800ddf9 	.word	0x0800ddf9
 800dcc8:	0800dc6d 	.word	0x0800dc6d
 800dccc:	0800dc6d 	.word	0x0800dc6d
 800dcd0:	0800dc6d 	.word	0x0800dc6d
 800dcd4:	0800dc6d 	.word	0x0800dc6d
 800dcd8:	0800ddb1 	.word	0x0800ddb1
 800dcdc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800dce0:	e7db      	b.n	800dc9a <_scanf_float+0x92>
 800dce2:	290e      	cmp	r1, #14
 800dce4:	d8c2      	bhi.n	800dc6c <_scanf_float+0x64>
 800dce6:	a001      	add	r0, pc, #4	@ (adr r0, 800dcec <_scanf_float+0xe4>)
 800dce8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800dcec:	0800dda1 	.word	0x0800dda1
 800dcf0:	0800dc6d 	.word	0x0800dc6d
 800dcf4:	0800dda1 	.word	0x0800dda1
 800dcf8:	0800de37 	.word	0x0800de37
 800dcfc:	0800dc6d 	.word	0x0800dc6d
 800dd00:	0800dd49 	.word	0x0800dd49
 800dd04:	0800dd87 	.word	0x0800dd87
 800dd08:	0800dd87 	.word	0x0800dd87
 800dd0c:	0800dd87 	.word	0x0800dd87
 800dd10:	0800dd87 	.word	0x0800dd87
 800dd14:	0800dd87 	.word	0x0800dd87
 800dd18:	0800dd87 	.word	0x0800dd87
 800dd1c:	0800dd87 	.word	0x0800dd87
 800dd20:	0800dd87 	.word	0x0800dd87
 800dd24:	0800dd87 	.word	0x0800dd87
 800dd28:	2b6e      	cmp	r3, #110	@ 0x6e
 800dd2a:	d809      	bhi.n	800dd40 <_scanf_float+0x138>
 800dd2c:	2b60      	cmp	r3, #96	@ 0x60
 800dd2e:	d8b2      	bhi.n	800dc96 <_scanf_float+0x8e>
 800dd30:	2b54      	cmp	r3, #84	@ 0x54
 800dd32:	d07b      	beq.n	800de2c <_scanf_float+0x224>
 800dd34:	2b59      	cmp	r3, #89	@ 0x59
 800dd36:	d199      	bne.n	800dc6c <_scanf_float+0x64>
 800dd38:	2d07      	cmp	r5, #7
 800dd3a:	d197      	bne.n	800dc6c <_scanf_float+0x64>
 800dd3c:	2508      	movs	r5, #8
 800dd3e:	e02c      	b.n	800dd9a <_scanf_float+0x192>
 800dd40:	2b74      	cmp	r3, #116	@ 0x74
 800dd42:	d073      	beq.n	800de2c <_scanf_float+0x224>
 800dd44:	2b79      	cmp	r3, #121	@ 0x79
 800dd46:	e7f6      	b.n	800dd36 <_scanf_float+0x12e>
 800dd48:	6821      	ldr	r1, [r4, #0]
 800dd4a:	05c8      	lsls	r0, r1, #23
 800dd4c:	d51b      	bpl.n	800dd86 <_scanf_float+0x17e>
 800dd4e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800dd52:	6021      	str	r1, [r4, #0]
 800dd54:	f109 0901 	add.w	r9, r9, #1
 800dd58:	f1bb 0f00 	cmp.w	fp, #0
 800dd5c:	d003      	beq.n	800dd66 <_scanf_float+0x15e>
 800dd5e:	3201      	adds	r2, #1
 800dd60:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dd64:	60a2      	str	r2, [r4, #8]
 800dd66:	68a3      	ldr	r3, [r4, #8]
 800dd68:	3b01      	subs	r3, #1
 800dd6a:	60a3      	str	r3, [r4, #8]
 800dd6c:	6923      	ldr	r3, [r4, #16]
 800dd6e:	3301      	adds	r3, #1
 800dd70:	6123      	str	r3, [r4, #16]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	3b01      	subs	r3, #1
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	607b      	str	r3, [r7, #4]
 800dd7a:	f340 8087 	ble.w	800de8c <_scanf_float+0x284>
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	3301      	adds	r3, #1
 800dd82:	603b      	str	r3, [r7, #0]
 800dd84:	e765      	b.n	800dc52 <_scanf_float+0x4a>
 800dd86:	eb1a 0105 	adds.w	r1, sl, r5
 800dd8a:	f47f af6f 	bne.w	800dc6c <_scanf_float+0x64>
 800dd8e:	6822      	ldr	r2, [r4, #0]
 800dd90:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800dd94:	6022      	str	r2, [r4, #0]
 800dd96:	460d      	mov	r5, r1
 800dd98:	468a      	mov	sl, r1
 800dd9a:	f806 3b01 	strb.w	r3, [r6], #1
 800dd9e:	e7e2      	b.n	800dd66 <_scanf_float+0x15e>
 800dda0:	6822      	ldr	r2, [r4, #0]
 800dda2:	0610      	lsls	r0, r2, #24
 800dda4:	f57f af62 	bpl.w	800dc6c <_scanf_float+0x64>
 800dda8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ddac:	6022      	str	r2, [r4, #0]
 800ddae:	e7f4      	b.n	800dd9a <_scanf_float+0x192>
 800ddb0:	f1ba 0f00 	cmp.w	sl, #0
 800ddb4:	d10e      	bne.n	800ddd4 <_scanf_float+0x1cc>
 800ddb6:	f1b9 0f00 	cmp.w	r9, #0
 800ddba:	d10e      	bne.n	800ddda <_scanf_float+0x1d2>
 800ddbc:	6822      	ldr	r2, [r4, #0]
 800ddbe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ddc2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ddc6:	d108      	bne.n	800ddda <_scanf_float+0x1d2>
 800ddc8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ddcc:	6022      	str	r2, [r4, #0]
 800ddce:	f04f 0a01 	mov.w	sl, #1
 800ddd2:	e7e2      	b.n	800dd9a <_scanf_float+0x192>
 800ddd4:	f1ba 0f02 	cmp.w	sl, #2
 800ddd8:	d055      	beq.n	800de86 <_scanf_float+0x27e>
 800ddda:	2d01      	cmp	r5, #1
 800dddc:	d002      	beq.n	800dde4 <_scanf_float+0x1dc>
 800ddde:	2d04      	cmp	r5, #4
 800dde0:	f47f af44 	bne.w	800dc6c <_scanf_float+0x64>
 800dde4:	3501      	adds	r5, #1
 800dde6:	b2ed      	uxtb	r5, r5
 800dde8:	e7d7      	b.n	800dd9a <_scanf_float+0x192>
 800ddea:	f1ba 0f01 	cmp.w	sl, #1
 800ddee:	f47f af3d 	bne.w	800dc6c <_scanf_float+0x64>
 800ddf2:	f04f 0a02 	mov.w	sl, #2
 800ddf6:	e7d0      	b.n	800dd9a <_scanf_float+0x192>
 800ddf8:	b97d      	cbnz	r5, 800de1a <_scanf_float+0x212>
 800ddfa:	f1b9 0f00 	cmp.w	r9, #0
 800ddfe:	f47f af38 	bne.w	800dc72 <_scanf_float+0x6a>
 800de02:	6822      	ldr	r2, [r4, #0]
 800de04:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800de08:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800de0c:	f040 8101 	bne.w	800e012 <_scanf_float+0x40a>
 800de10:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800de14:	6022      	str	r2, [r4, #0]
 800de16:	2501      	movs	r5, #1
 800de18:	e7bf      	b.n	800dd9a <_scanf_float+0x192>
 800de1a:	2d03      	cmp	r5, #3
 800de1c:	d0e2      	beq.n	800dde4 <_scanf_float+0x1dc>
 800de1e:	2d05      	cmp	r5, #5
 800de20:	e7de      	b.n	800dde0 <_scanf_float+0x1d8>
 800de22:	2d02      	cmp	r5, #2
 800de24:	f47f af22 	bne.w	800dc6c <_scanf_float+0x64>
 800de28:	2503      	movs	r5, #3
 800de2a:	e7b6      	b.n	800dd9a <_scanf_float+0x192>
 800de2c:	2d06      	cmp	r5, #6
 800de2e:	f47f af1d 	bne.w	800dc6c <_scanf_float+0x64>
 800de32:	2507      	movs	r5, #7
 800de34:	e7b1      	b.n	800dd9a <_scanf_float+0x192>
 800de36:	6822      	ldr	r2, [r4, #0]
 800de38:	0591      	lsls	r1, r2, #22
 800de3a:	f57f af17 	bpl.w	800dc6c <_scanf_float+0x64>
 800de3e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800de42:	6022      	str	r2, [r4, #0]
 800de44:	f8cd 9008 	str.w	r9, [sp, #8]
 800de48:	e7a7      	b.n	800dd9a <_scanf_float+0x192>
 800de4a:	6822      	ldr	r2, [r4, #0]
 800de4c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800de50:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800de54:	d006      	beq.n	800de64 <_scanf_float+0x25c>
 800de56:	0550      	lsls	r0, r2, #21
 800de58:	f57f af08 	bpl.w	800dc6c <_scanf_float+0x64>
 800de5c:	f1b9 0f00 	cmp.w	r9, #0
 800de60:	f000 80d7 	beq.w	800e012 <_scanf_float+0x40a>
 800de64:	0591      	lsls	r1, r2, #22
 800de66:	bf58      	it	pl
 800de68:	9902      	ldrpl	r1, [sp, #8]
 800de6a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800de6e:	bf58      	it	pl
 800de70:	eba9 0101 	subpl.w	r1, r9, r1
 800de74:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800de78:	bf58      	it	pl
 800de7a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800de7e:	6022      	str	r2, [r4, #0]
 800de80:	f04f 0900 	mov.w	r9, #0
 800de84:	e789      	b.n	800dd9a <_scanf_float+0x192>
 800de86:	f04f 0a03 	mov.w	sl, #3
 800de8a:	e786      	b.n	800dd9a <_scanf_float+0x192>
 800de8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800de90:	4639      	mov	r1, r7
 800de92:	4640      	mov	r0, r8
 800de94:	4798      	blx	r3
 800de96:	2800      	cmp	r0, #0
 800de98:	f43f aedb 	beq.w	800dc52 <_scanf_float+0x4a>
 800de9c:	e6e6      	b.n	800dc6c <_scanf_float+0x64>
 800de9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dea2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dea6:	463a      	mov	r2, r7
 800dea8:	4640      	mov	r0, r8
 800deaa:	4798      	blx	r3
 800deac:	6923      	ldr	r3, [r4, #16]
 800deae:	3b01      	subs	r3, #1
 800deb0:	6123      	str	r3, [r4, #16]
 800deb2:	e6e8      	b.n	800dc86 <_scanf_float+0x7e>
 800deb4:	1e6b      	subs	r3, r5, #1
 800deb6:	2b06      	cmp	r3, #6
 800deb8:	d824      	bhi.n	800df04 <_scanf_float+0x2fc>
 800deba:	2d02      	cmp	r5, #2
 800debc:	d836      	bhi.n	800df2c <_scanf_float+0x324>
 800debe:	9b01      	ldr	r3, [sp, #4]
 800dec0:	429e      	cmp	r6, r3
 800dec2:	f67f aee4 	bls.w	800dc8e <_scanf_float+0x86>
 800dec6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800deca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dece:	463a      	mov	r2, r7
 800ded0:	4640      	mov	r0, r8
 800ded2:	4798      	blx	r3
 800ded4:	6923      	ldr	r3, [r4, #16]
 800ded6:	3b01      	subs	r3, #1
 800ded8:	6123      	str	r3, [r4, #16]
 800deda:	e7f0      	b.n	800debe <_scanf_float+0x2b6>
 800dedc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dee0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800dee4:	463a      	mov	r2, r7
 800dee6:	4640      	mov	r0, r8
 800dee8:	4798      	blx	r3
 800deea:	6923      	ldr	r3, [r4, #16]
 800deec:	3b01      	subs	r3, #1
 800deee:	6123      	str	r3, [r4, #16]
 800def0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800def4:	fa5f fa8a 	uxtb.w	sl, sl
 800def8:	f1ba 0f02 	cmp.w	sl, #2
 800defc:	d1ee      	bne.n	800dedc <_scanf_float+0x2d4>
 800defe:	3d03      	subs	r5, #3
 800df00:	b2ed      	uxtb	r5, r5
 800df02:	1b76      	subs	r6, r6, r5
 800df04:	6823      	ldr	r3, [r4, #0]
 800df06:	05da      	lsls	r2, r3, #23
 800df08:	d530      	bpl.n	800df6c <_scanf_float+0x364>
 800df0a:	055b      	lsls	r3, r3, #21
 800df0c:	d511      	bpl.n	800df32 <_scanf_float+0x32a>
 800df0e:	9b01      	ldr	r3, [sp, #4]
 800df10:	429e      	cmp	r6, r3
 800df12:	f67f aebc 	bls.w	800dc8e <_scanf_float+0x86>
 800df16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800df1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800df1e:	463a      	mov	r2, r7
 800df20:	4640      	mov	r0, r8
 800df22:	4798      	blx	r3
 800df24:	6923      	ldr	r3, [r4, #16]
 800df26:	3b01      	subs	r3, #1
 800df28:	6123      	str	r3, [r4, #16]
 800df2a:	e7f0      	b.n	800df0e <_scanf_float+0x306>
 800df2c:	46aa      	mov	sl, r5
 800df2e:	46b3      	mov	fp, r6
 800df30:	e7de      	b.n	800def0 <_scanf_float+0x2e8>
 800df32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800df36:	6923      	ldr	r3, [r4, #16]
 800df38:	2965      	cmp	r1, #101	@ 0x65
 800df3a:	f103 33ff 	add.w	r3, r3, #4294967295
 800df3e:	f106 35ff 	add.w	r5, r6, #4294967295
 800df42:	6123      	str	r3, [r4, #16]
 800df44:	d00c      	beq.n	800df60 <_scanf_float+0x358>
 800df46:	2945      	cmp	r1, #69	@ 0x45
 800df48:	d00a      	beq.n	800df60 <_scanf_float+0x358>
 800df4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800df4e:	463a      	mov	r2, r7
 800df50:	4640      	mov	r0, r8
 800df52:	4798      	blx	r3
 800df54:	6923      	ldr	r3, [r4, #16]
 800df56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800df5a:	3b01      	subs	r3, #1
 800df5c:	1eb5      	subs	r5, r6, #2
 800df5e:	6123      	str	r3, [r4, #16]
 800df60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800df64:	463a      	mov	r2, r7
 800df66:	4640      	mov	r0, r8
 800df68:	4798      	blx	r3
 800df6a:	462e      	mov	r6, r5
 800df6c:	6822      	ldr	r2, [r4, #0]
 800df6e:	f012 0210 	ands.w	r2, r2, #16
 800df72:	d001      	beq.n	800df78 <_scanf_float+0x370>
 800df74:	2000      	movs	r0, #0
 800df76:	e68b      	b.n	800dc90 <_scanf_float+0x88>
 800df78:	7032      	strb	r2, [r6, #0]
 800df7a:	6823      	ldr	r3, [r4, #0]
 800df7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800df80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800df84:	d11a      	bne.n	800dfbc <_scanf_float+0x3b4>
 800df86:	9b02      	ldr	r3, [sp, #8]
 800df88:	454b      	cmp	r3, r9
 800df8a:	eba3 0209 	sub.w	r2, r3, r9
 800df8e:	d121      	bne.n	800dfd4 <_scanf_float+0x3cc>
 800df90:	9901      	ldr	r1, [sp, #4]
 800df92:	2200      	movs	r2, #0
 800df94:	4640      	mov	r0, r8
 800df96:	f002 fb71 	bl	801067c <_strtod_r>
 800df9a:	9b03      	ldr	r3, [sp, #12]
 800df9c:	6821      	ldr	r1, [r4, #0]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f011 0f02 	tst.w	r1, #2
 800dfa4:	f103 0204 	add.w	r2, r3, #4
 800dfa8:	d01f      	beq.n	800dfea <_scanf_float+0x3e2>
 800dfaa:	9903      	ldr	r1, [sp, #12]
 800dfac:	600a      	str	r2, [r1, #0]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	ed83 0b00 	vstr	d0, [r3]
 800dfb4:	68e3      	ldr	r3, [r4, #12]
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	60e3      	str	r3, [r4, #12]
 800dfba:	e7db      	b.n	800df74 <_scanf_float+0x36c>
 800dfbc:	9b04      	ldr	r3, [sp, #16]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d0e6      	beq.n	800df90 <_scanf_float+0x388>
 800dfc2:	9905      	ldr	r1, [sp, #20]
 800dfc4:	230a      	movs	r3, #10
 800dfc6:	3101      	adds	r1, #1
 800dfc8:	4640      	mov	r0, r8
 800dfca:	f002 fbd7 	bl	801077c <_strtol_r>
 800dfce:	9b04      	ldr	r3, [sp, #16]
 800dfd0:	9e05      	ldr	r6, [sp, #20]
 800dfd2:	1ac2      	subs	r2, r0, r3
 800dfd4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800dfd8:	429e      	cmp	r6, r3
 800dfda:	bf28      	it	cs
 800dfdc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800dfe0:	490d      	ldr	r1, [pc, #52]	@ (800e018 <_scanf_float+0x410>)
 800dfe2:	4630      	mov	r0, r6
 800dfe4:	f000 f912 	bl	800e20c <siprintf>
 800dfe8:	e7d2      	b.n	800df90 <_scanf_float+0x388>
 800dfea:	f011 0f04 	tst.w	r1, #4
 800dfee:	9903      	ldr	r1, [sp, #12]
 800dff0:	600a      	str	r2, [r1, #0]
 800dff2:	d1dc      	bne.n	800dfae <_scanf_float+0x3a6>
 800dff4:	eeb4 0b40 	vcmp.f64	d0, d0
 800dff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dffc:	681d      	ldr	r5, [r3, #0]
 800dffe:	d705      	bvc.n	800e00c <_scanf_float+0x404>
 800e000:	4806      	ldr	r0, [pc, #24]	@ (800e01c <_scanf_float+0x414>)
 800e002:	f000 f9f5 	bl	800e3f0 <nanf>
 800e006:	ed85 0a00 	vstr	s0, [r5]
 800e00a:	e7d3      	b.n	800dfb4 <_scanf_float+0x3ac>
 800e00c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800e010:	e7f9      	b.n	800e006 <_scanf_float+0x3fe>
 800e012:	f04f 0900 	mov.w	r9, #0
 800e016:	e630      	b.n	800dc7a <_scanf_float+0x72>
 800e018:	08011a74 	.word	0x08011a74
 800e01c:	08011e0d 	.word	0x08011e0d

0800e020 <std>:
 800e020:	2300      	movs	r3, #0
 800e022:	b510      	push	{r4, lr}
 800e024:	4604      	mov	r4, r0
 800e026:	e9c0 3300 	strd	r3, r3, [r0]
 800e02a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e02e:	6083      	str	r3, [r0, #8]
 800e030:	8181      	strh	r1, [r0, #12]
 800e032:	6643      	str	r3, [r0, #100]	@ 0x64
 800e034:	81c2      	strh	r2, [r0, #14]
 800e036:	6183      	str	r3, [r0, #24]
 800e038:	4619      	mov	r1, r3
 800e03a:	2208      	movs	r2, #8
 800e03c:	305c      	adds	r0, #92	@ 0x5c
 800e03e:	f000 f948 	bl	800e2d2 <memset>
 800e042:	4b0d      	ldr	r3, [pc, #52]	@ (800e078 <std+0x58>)
 800e044:	6263      	str	r3, [r4, #36]	@ 0x24
 800e046:	4b0d      	ldr	r3, [pc, #52]	@ (800e07c <std+0x5c>)
 800e048:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e04a:	4b0d      	ldr	r3, [pc, #52]	@ (800e080 <std+0x60>)
 800e04c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e04e:	4b0d      	ldr	r3, [pc, #52]	@ (800e084 <std+0x64>)
 800e050:	6323      	str	r3, [r4, #48]	@ 0x30
 800e052:	4b0d      	ldr	r3, [pc, #52]	@ (800e088 <std+0x68>)
 800e054:	6224      	str	r4, [r4, #32]
 800e056:	429c      	cmp	r4, r3
 800e058:	d006      	beq.n	800e068 <std+0x48>
 800e05a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e05e:	4294      	cmp	r4, r2
 800e060:	d002      	beq.n	800e068 <std+0x48>
 800e062:	33d0      	adds	r3, #208	@ 0xd0
 800e064:	429c      	cmp	r4, r3
 800e066:	d105      	bne.n	800e074 <std+0x54>
 800e068:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e06c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e070:	f000 b9ac 	b.w	800e3cc <__retarget_lock_init_recursive>
 800e074:	bd10      	pop	{r4, pc}
 800e076:	bf00      	nop
 800e078:	0800e24d 	.word	0x0800e24d
 800e07c:	0800e26f 	.word	0x0800e26f
 800e080:	0800e2a7 	.word	0x0800e2a7
 800e084:	0800e2cb 	.word	0x0800e2cb
 800e088:	24001028 	.word	0x24001028

0800e08c <stdio_exit_handler>:
 800e08c:	4a02      	ldr	r2, [pc, #8]	@ (800e098 <stdio_exit_handler+0xc>)
 800e08e:	4903      	ldr	r1, [pc, #12]	@ (800e09c <stdio_exit_handler+0x10>)
 800e090:	4803      	ldr	r0, [pc, #12]	@ (800e0a0 <stdio_exit_handler+0x14>)
 800e092:	f000 b869 	b.w	800e168 <_fwalk_sglue>
 800e096:	bf00      	nop
 800e098:	24000014 	.word	0x24000014
 800e09c:	08010b39 	.word	0x08010b39
 800e0a0:	24000024 	.word	0x24000024

0800e0a4 <cleanup_stdio>:
 800e0a4:	6841      	ldr	r1, [r0, #4]
 800e0a6:	4b0c      	ldr	r3, [pc, #48]	@ (800e0d8 <cleanup_stdio+0x34>)
 800e0a8:	4299      	cmp	r1, r3
 800e0aa:	b510      	push	{r4, lr}
 800e0ac:	4604      	mov	r4, r0
 800e0ae:	d001      	beq.n	800e0b4 <cleanup_stdio+0x10>
 800e0b0:	f002 fd42 	bl	8010b38 <_fflush_r>
 800e0b4:	68a1      	ldr	r1, [r4, #8]
 800e0b6:	4b09      	ldr	r3, [pc, #36]	@ (800e0dc <cleanup_stdio+0x38>)
 800e0b8:	4299      	cmp	r1, r3
 800e0ba:	d002      	beq.n	800e0c2 <cleanup_stdio+0x1e>
 800e0bc:	4620      	mov	r0, r4
 800e0be:	f002 fd3b 	bl	8010b38 <_fflush_r>
 800e0c2:	68e1      	ldr	r1, [r4, #12]
 800e0c4:	4b06      	ldr	r3, [pc, #24]	@ (800e0e0 <cleanup_stdio+0x3c>)
 800e0c6:	4299      	cmp	r1, r3
 800e0c8:	d004      	beq.n	800e0d4 <cleanup_stdio+0x30>
 800e0ca:	4620      	mov	r0, r4
 800e0cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0d0:	f002 bd32 	b.w	8010b38 <_fflush_r>
 800e0d4:	bd10      	pop	{r4, pc}
 800e0d6:	bf00      	nop
 800e0d8:	24001028 	.word	0x24001028
 800e0dc:	24001090 	.word	0x24001090
 800e0e0:	240010f8 	.word	0x240010f8

0800e0e4 <global_stdio_init.part.0>:
 800e0e4:	b510      	push	{r4, lr}
 800e0e6:	4b0b      	ldr	r3, [pc, #44]	@ (800e114 <global_stdio_init.part.0+0x30>)
 800e0e8:	4c0b      	ldr	r4, [pc, #44]	@ (800e118 <global_stdio_init.part.0+0x34>)
 800e0ea:	4a0c      	ldr	r2, [pc, #48]	@ (800e11c <global_stdio_init.part.0+0x38>)
 800e0ec:	601a      	str	r2, [r3, #0]
 800e0ee:	4620      	mov	r0, r4
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	2104      	movs	r1, #4
 800e0f4:	f7ff ff94 	bl	800e020 <std>
 800e0f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e0fc:	2201      	movs	r2, #1
 800e0fe:	2109      	movs	r1, #9
 800e100:	f7ff ff8e 	bl	800e020 <std>
 800e104:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e108:	2202      	movs	r2, #2
 800e10a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e10e:	2112      	movs	r1, #18
 800e110:	f7ff bf86 	b.w	800e020 <std>
 800e114:	24001160 	.word	0x24001160
 800e118:	24001028 	.word	0x24001028
 800e11c:	0800e08d 	.word	0x0800e08d

0800e120 <__sfp_lock_acquire>:
 800e120:	4801      	ldr	r0, [pc, #4]	@ (800e128 <__sfp_lock_acquire+0x8>)
 800e122:	f000 b954 	b.w	800e3ce <__retarget_lock_acquire_recursive>
 800e126:	bf00      	nop
 800e128:	24001169 	.word	0x24001169

0800e12c <__sfp_lock_release>:
 800e12c:	4801      	ldr	r0, [pc, #4]	@ (800e134 <__sfp_lock_release+0x8>)
 800e12e:	f000 b94f 	b.w	800e3d0 <__retarget_lock_release_recursive>
 800e132:	bf00      	nop
 800e134:	24001169 	.word	0x24001169

0800e138 <__sinit>:
 800e138:	b510      	push	{r4, lr}
 800e13a:	4604      	mov	r4, r0
 800e13c:	f7ff fff0 	bl	800e120 <__sfp_lock_acquire>
 800e140:	6a23      	ldr	r3, [r4, #32]
 800e142:	b11b      	cbz	r3, 800e14c <__sinit+0x14>
 800e144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e148:	f7ff bff0 	b.w	800e12c <__sfp_lock_release>
 800e14c:	4b04      	ldr	r3, [pc, #16]	@ (800e160 <__sinit+0x28>)
 800e14e:	6223      	str	r3, [r4, #32]
 800e150:	4b04      	ldr	r3, [pc, #16]	@ (800e164 <__sinit+0x2c>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d1f5      	bne.n	800e144 <__sinit+0xc>
 800e158:	f7ff ffc4 	bl	800e0e4 <global_stdio_init.part.0>
 800e15c:	e7f2      	b.n	800e144 <__sinit+0xc>
 800e15e:	bf00      	nop
 800e160:	0800e0a5 	.word	0x0800e0a5
 800e164:	24001160 	.word	0x24001160

0800e168 <_fwalk_sglue>:
 800e168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e16c:	4607      	mov	r7, r0
 800e16e:	4688      	mov	r8, r1
 800e170:	4614      	mov	r4, r2
 800e172:	2600      	movs	r6, #0
 800e174:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e178:	f1b9 0901 	subs.w	r9, r9, #1
 800e17c:	d505      	bpl.n	800e18a <_fwalk_sglue+0x22>
 800e17e:	6824      	ldr	r4, [r4, #0]
 800e180:	2c00      	cmp	r4, #0
 800e182:	d1f7      	bne.n	800e174 <_fwalk_sglue+0xc>
 800e184:	4630      	mov	r0, r6
 800e186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e18a:	89ab      	ldrh	r3, [r5, #12]
 800e18c:	2b01      	cmp	r3, #1
 800e18e:	d907      	bls.n	800e1a0 <_fwalk_sglue+0x38>
 800e190:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e194:	3301      	adds	r3, #1
 800e196:	d003      	beq.n	800e1a0 <_fwalk_sglue+0x38>
 800e198:	4629      	mov	r1, r5
 800e19a:	4638      	mov	r0, r7
 800e19c:	47c0      	blx	r8
 800e19e:	4306      	orrs	r6, r0
 800e1a0:	3568      	adds	r5, #104	@ 0x68
 800e1a2:	e7e9      	b.n	800e178 <_fwalk_sglue+0x10>

0800e1a4 <sniprintf>:
 800e1a4:	b40c      	push	{r2, r3}
 800e1a6:	b530      	push	{r4, r5, lr}
 800e1a8:	4b17      	ldr	r3, [pc, #92]	@ (800e208 <sniprintf+0x64>)
 800e1aa:	1e0c      	subs	r4, r1, #0
 800e1ac:	681d      	ldr	r5, [r3, #0]
 800e1ae:	b09d      	sub	sp, #116	@ 0x74
 800e1b0:	da08      	bge.n	800e1c4 <sniprintf+0x20>
 800e1b2:	238b      	movs	r3, #139	@ 0x8b
 800e1b4:	602b      	str	r3, [r5, #0]
 800e1b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e1ba:	b01d      	add	sp, #116	@ 0x74
 800e1bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e1c0:	b002      	add	sp, #8
 800e1c2:	4770      	bx	lr
 800e1c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e1c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e1cc:	bf14      	ite	ne
 800e1ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e1d2:	4623      	moveq	r3, r4
 800e1d4:	9304      	str	r3, [sp, #16]
 800e1d6:	9307      	str	r3, [sp, #28]
 800e1d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e1dc:	9002      	str	r0, [sp, #8]
 800e1de:	9006      	str	r0, [sp, #24]
 800e1e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e1e4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e1e6:	ab21      	add	r3, sp, #132	@ 0x84
 800e1e8:	a902      	add	r1, sp, #8
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	9301      	str	r3, [sp, #4]
 800e1ee:	f002 fb23 	bl	8010838 <_svfiprintf_r>
 800e1f2:	1c43      	adds	r3, r0, #1
 800e1f4:	bfbc      	itt	lt
 800e1f6:	238b      	movlt	r3, #139	@ 0x8b
 800e1f8:	602b      	strlt	r3, [r5, #0]
 800e1fa:	2c00      	cmp	r4, #0
 800e1fc:	d0dd      	beq.n	800e1ba <sniprintf+0x16>
 800e1fe:	9b02      	ldr	r3, [sp, #8]
 800e200:	2200      	movs	r2, #0
 800e202:	701a      	strb	r2, [r3, #0]
 800e204:	e7d9      	b.n	800e1ba <sniprintf+0x16>
 800e206:	bf00      	nop
 800e208:	24000020 	.word	0x24000020

0800e20c <siprintf>:
 800e20c:	b40e      	push	{r1, r2, r3}
 800e20e:	b500      	push	{lr}
 800e210:	b09c      	sub	sp, #112	@ 0x70
 800e212:	ab1d      	add	r3, sp, #116	@ 0x74
 800e214:	9002      	str	r0, [sp, #8]
 800e216:	9006      	str	r0, [sp, #24]
 800e218:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e21c:	4809      	ldr	r0, [pc, #36]	@ (800e244 <siprintf+0x38>)
 800e21e:	9107      	str	r1, [sp, #28]
 800e220:	9104      	str	r1, [sp, #16]
 800e222:	4909      	ldr	r1, [pc, #36]	@ (800e248 <siprintf+0x3c>)
 800e224:	f853 2b04 	ldr.w	r2, [r3], #4
 800e228:	9105      	str	r1, [sp, #20]
 800e22a:	6800      	ldr	r0, [r0, #0]
 800e22c:	9301      	str	r3, [sp, #4]
 800e22e:	a902      	add	r1, sp, #8
 800e230:	f002 fb02 	bl	8010838 <_svfiprintf_r>
 800e234:	9b02      	ldr	r3, [sp, #8]
 800e236:	2200      	movs	r2, #0
 800e238:	701a      	strb	r2, [r3, #0]
 800e23a:	b01c      	add	sp, #112	@ 0x70
 800e23c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e240:	b003      	add	sp, #12
 800e242:	4770      	bx	lr
 800e244:	24000020 	.word	0x24000020
 800e248:	ffff0208 	.word	0xffff0208

0800e24c <__sread>:
 800e24c:	b510      	push	{r4, lr}
 800e24e:	460c      	mov	r4, r1
 800e250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e254:	f000 f86c 	bl	800e330 <_read_r>
 800e258:	2800      	cmp	r0, #0
 800e25a:	bfab      	itete	ge
 800e25c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e25e:	89a3      	ldrhlt	r3, [r4, #12]
 800e260:	181b      	addge	r3, r3, r0
 800e262:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e266:	bfac      	ite	ge
 800e268:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e26a:	81a3      	strhlt	r3, [r4, #12]
 800e26c:	bd10      	pop	{r4, pc}

0800e26e <__swrite>:
 800e26e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e272:	461f      	mov	r7, r3
 800e274:	898b      	ldrh	r3, [r1, #12]
 800e276:	05db      	lsls	r3, r3, #23
 800e278:	4605      	mov	r5, r0
 800e27a:	460c      	mov	r4, r1
 800e27c:	4616      	mov	r6, r2
 800e27e:	d505      	bpl.n	800e28c <__swrite+0x1e>
 800e280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e284:	2302      	movs	r3, #2
 800e286:	2200      	movs	r2, #0
 800e288:	f000 f840 	bl	800e30c <_lseek_r>
 800e28c:	89a3      	ldrh	r3, [r4, #12]
 800e28e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e292:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e296:	81a3      	strh	r3, [r4, #12]
 800e298:	4632      	mov	r2, r6
 800e29a:	463b      	mov	r3, r7
 800e29c:	4628      	mov	r0, r5
 800e29e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e2a2:	f000 b857 	b.w	800e354 <_write_r>

0800e2a6 <__sseek>:
 800e2a6:	b510      	push	{r4, lr}
 800e2a8:	460c      	mov	r4, r1
 800e2aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2ae:	f000 f82d 	bl	800e30c <_lseek_r>
 800e2b2:	1c43      	adds	r3, r0, #1
 800e2b4:	89a3      	ldrh	r3, [r4, #12]
 800e2b6:	bf15      	itete	ne
 800e2b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e2ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e2be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e2c2:	81a3      	strheq	r3, [r4, #12]
 800e2c4:	bf18      	it	ne
 800e2c6:	81a3      	strhne	r3, [r4, #12]
 800e2c8:	bd10      	pop	{r4, pc}

0800e2ca <__sclose>:
 800e2ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2ce:	f000 b80d 	b.w	800e2ec <_close_r>

0800e2d2 <memset>:
 800e2d2:	4402      	add	r2, r0
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d100      	bne.n	800e2dc <memset+0xa>
 800e2da:	4770      	bx	lr
 800e2dc:	f803 1b01 	strb.w	r1, [r3], #1
 800e2e0:	e7f9      	b.n	800e2d6 <memset+0x4>
	...

0800e2e4 <_localeconv_r>:
 800e2e4:	4800      	ldr	r0, [pc, #0]	@ (800e2e8 <_localeconv_r+0x4>)
 800e2e6:	4770      	bx	lr
 800e2e8:	24000160 	.word	0x24000160

0800e2ec <_close_r>:
 800e2ec:	b538      	push	{r3, r4, r5, lr}
 800e2ee:	4d06      	ldr	r5, [pc, #24]	@ (800e308 <_close_r+0x1c>)
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	4604      	mov	r4, r0
 800e2f4:	4608      	mov	r0, r1
 800e2f6:	602b      	str	r3, [r5, #0]
 800e2f8:	f7f4 ffe7 	bl	80032ca <_close>
 800e2fc:	1c43      	adds	r3, r0, #1
 800e2fe:	d102      	bne.n	800e306 <_close_r+0x1a>
 800e300:	682b      	ldr	r3, [r5, #0]
 800e302:	b103      	cbz	r3, 800e306 <_close_r+0x1a>
 800e304:	6023      	str	r3, [r4, #0]
 800e306:	bd38      	pop	{r3, r4, r5, pc}
 800e308:	24001164 	.word	0x24001164

0800e30c <_lseek_r>:
 800e30c:	b538      	push	{r3, r4, r5, lr}
 800e30e:	4d07      	ldr	r5, [pc, #28]	@ (800e32c <_lseek_r+0x20>)
 800e310:	4604      	mov	r4, r0
 800e312:	4608      	mov	r0, r1
 800e314:	4611      	mov	r1, r2
 800e316:	2200      	movs	r2, #0
 800e318:	602a      	str	r2, [r5, #0]
 800e31a:	461a      	mov	r2, r3
 800e31c:	f7f4 fffc 	bl	8003318 <_lseek>
 800e320:	1c43      	adds	r3, r0, #1
 800e322:	d102      	bne.n	800e32a <_lseek_r+0x1e>
 800e324:	682b      	ldr	r3, [r5, #0]
 800e326:	b103      	cbz	r3, 800e32a <_lseek_r+0x1e>
 800e328:	6023      	str	r3, [r4, #0]
 800e32a:	bd38      	pop	{r3, r4, r5, pc}
 800e32c:	24001164 	.word	0x24001164

0800e330 <_read_r>:
 800e330:	b538      	push	{r3, r4, r5, lr}
 800e332:	4d07      	ldr	r5, [pc, #28]	@ (800e350 <_read_r+0x20>)
 800e334:	4604      	mov	r4, r0
 800e336:	4608      	mov	r0, r1
 800e338:	4611      	mov	r1, r2
 800e33a:	2200      	movs	r2, #0
 800e33c:	602a      	str	r2, [r5, #0]
 800e33e:	461a      	mov	r2, r3
 800e340:	f7f4 ff8a 	bl	8003258 <_read>
 800e344:	1c43      	adds	r3, r0, #1
 800e346:	d102      	bne.n	800e34e <_read_r+0x1e>
 800e348:	682b      	ldr	r3, [r5, #0]
 800e34a:	b103      	cbz	r3, 800e34e <_read_r+0x1e>
 800e34c:	6023      	str	r3, [r4, #0]
 800e34e:	bd38      	pop	{r3, r4, r5, pc}
 800e350:	24001164 	.word	0x24001164

0800e354 <_write_r>:
 800e354:	b538      	push	{r3, r4, r5, lr}
 800e356:	4d07      	ldr	r5, [pc, #28]	@ (800e374 <_write_r+0x20>)
 800e358:	4604      	mov	r4, r0
 800e35a:	4608      	mov	r0, r1
 800e35c:	4611      	mov	r1, r2
 800e35e:	2200      	movs	r2, #0
 800e360:	602a      	str	r2, [r5, #0]
 800e362:	461a      	mov	r2, r3
 800e364:	f7f4 ff95 	bl	8003292 <_write>
 800e368:	1c43      	adds	r3, r0, #1
 800e36a:	d102      	bne.n	800e372 <_write_r+0x1e>
 800e36c:	682b      	ldr	r3, [r5, #0]
 800e36e:	b103      	cbz	r3, 800e372 <_write_r+0x1e>
 800e370:	6023      	str	r3, [r4, #0]
 800e372:	bd38      	pop	{r3, r4, r5, pc}
 800e374:	24001164 	.word	0x24001164

0800e378 <__errno>:
 800e378:	4b01      	ldr	r3, [pc, #4]	@ (800e380 <__errno+0x8>)
 800e37a:	6818      	ldr	r0, [r3, #0]
 800e37c:	4770      	bx	lr
 800e37e:	bf00      	nop
 800e380:	24000020 	.word	0x24000020

0800e384 <__libc_init_array>:
 800e384:	b570      	push	{r4, r5, r6, lr}
 800e386:	4d0d      	ldr	r5, [pc, #52]	@ (800e3bc <__libc_init_array+0x38>)
 800e388:	4c0d      	ldr	r4, [pc, #52]	@ (800e3c0 <__libc_init_array+0x3c>)
 800e38a:	1b64      	subs	r4, r4, r5
 800e38c:	10a4      	asrs	r4, r4, #2
 800e38e:	2600      	movs	r6, #0
 800e390:	42a6      	cmp	r6, r4
 800e392:	d109      	bne.n	800e3a8 <__libc_init_array+0x24>
 800e394:	4d0b      	ldr	r5, [pc, #44]	@ (800e3c4 <__libc_init_array+0x40>)
 800e396:	4c0c      	ldr	r4, [pc, #48]	@ (800e3c8 <__libc_init_array+0x44>)
 800e398:	f003 fab0 	bl	80118fc <_init>
 800e39c:	1b64      	subs	r4, r4, r5
 800e39e:	10a4      	asrs	r4, r4, #2
 800e3a0:	2600      	movs	r6, #0
 800e3a2:	42a6      	cmp	r6, r4
 800e3a4:	d105      	bne.n	800e3b2 <__libc_init_array+0x2e>
 800e3a6:	bd70      	pop	{r4, r5, r6, pc}
 800e3a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3ac:	4798      	blx	r3
 800e3ae:	3601      	adds	r6, #1
 800e3b0:	e7ee      	b.n	800e390 <__libc_init_array+0xc>
 800e3b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3b6:	4798      	blx	r3
 800e3b8:	3601      	adds	r6, #1
 800e3ba:	e7f2      	b.n	800e3a2 <__libc_init_array+0x1e>
 800e3bc:	08011e78 	.word	0x08011e78
 800e3c0:	08011e78 	.word	0x08011e78
 800e3c4:	08011e78 	.word	0x08011e78
 800e3c8:	08011e7c 	.word	0x08011e7c

0800e3cc <__retarget_lock_init_recursive>:
 800e3cc:	4770      	bx	lr

0800e3ce <__retarget_lock_acquire_recursive>:
 800e3ce:	4770      	bx	lr

0800e3d0 <__retarget_lock_release_recursive>:
 800e3d0:	4770      	bx	lr

0800e3d2 <memcpy>:
 800e3d2:	440a      	add	r2, r1
 800e3d4:	4291      	cmp	r1, r2
 800e3d6:	f100 33ff 	add.w	r3, r0, #4294967295
 800e3da:	d100      	bne.n	800e3de <memcpy+0xc>
 800e3dc:	4770      	bx	lr
 800e3de:	b510      	push	{r4, lr}
 800e3e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e3e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e3e8:	4291      	cmp	r1, r2
 800e3ea:	d1f9      	bne.n	800e3e0 <memcpy+0xe>
 800e3ec:	bd10      	pop	{r4, pc}
	...

0800e3f0 <nanf>:
 800e3f0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e3f8 <nanf+0x8>
 800e3f4:	4770      	bx	lr
 800e3f6:	bf00      	nop
 800e3f8:	7fc00000 	.word	0x7fc00000

0800e3fc <quorem>:
 800e3fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e400:	6903      	ldr	r3, [r0, #16]
 800e402:	690c      	ldr	r4, [r1, #16]
 800e404:	42a3      	cmp	r3, r4
 800e406:	4607      	mov	r7, r0
 800e408:	db7e      	blt.n	800e508 <quorem+0x10c>
 800e40a:	3c01      	subs	r4, #1
 800e40c:	f101 0814 	add.w	r8, r1, #20
 800e410:	00a3      	lsls	r3, r4, #2
 800e412:	f100 0514 	add.w	r5, r0, #20
 800e416:	9300      	str	r3, [sp, #0]
 800e418:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e41c:	9301      	str	r3, [sp, #4]
 800e41e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e422:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e426:	3301      	adds	r3, #1
 800e428:	429a      	cmp	r2, r3
 800e42a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e42e:	fbb2 f6f3 	udiv	r6, r2, r3
 800e432:	d32e      	bcc.n	800e492 <quorem+0x96>
 800e434:	f04f 0a00 	mov.w	sl, #0
 800e438:	46c4      	mov	ip, r8
 800e43a:	46ae      	mov	lr, r5
 800e43c:	46d3      	mov	fp, sl
 800e43e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e442:	b298      	uxth	r0, r3
 800e444:	fb06 a000 	mla	r0, r6, r0, sl
 800e448:	0c02      	lsrs	r2, r0, #16
 800e44a:	0c1b      	lsrs	r3, r3, #16
 800e44c:	fb06 2303 	mla	r3, r6, r3, r2
 800e450:	f8de 2000 	ldr.w	r2, [lr]
 800e454:	b280      	uxth	r0, r0
 800e456:	b292      	uxth	r2, r2
 800e458:	1a12      	subs	r2, r2, r0
 800e45a:	445a      	add	r2, fp
 800e45c:	f8de 0000 	ldr.w	r0, [lr]
 800e460:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e464:	b29b      	uxth	r3, r3
 800e466:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e46a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e46e:	b292      	uxth	r2, r2
 800e470:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e474:	45e1      	cmp	r9, ip
 800e476:	f84e 2b04 	str.w	r2, [lr], #4
 800e47a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e47e:	d2de      	bcs.n	800e43e <quorem+0x42>
 800e480:	9b00      	ldr	r3, [sp, #0]
 800e482:	58eb      	ldr	r3, [r5, r3]
 800e484:	b92b      	cbnz	r3, 800e492 <quorem+0x96>
 800e486:	9b01      	ldr	r3, [sp, #4]
 800e488:	3b04      	subs	r3, #4
 800e48a:	429d      	cmp	r5, r3
 800e48c:	461a      	mov	r2, r3
 800e48e:	d32f      	bcc.n	800e4f0 <quorem+0xf4>
 800e490:	613c      	str	r4, [r7, #16]
 800e492:	4638      	mov	r0, r7
 800e494:	f001 f956 	bl	800f744 <__mcmp>
 800e498:	2800      	cmp	r0, #0
 800e49a:	db25      	blt.n	800e4e8 <quorem+0xec>
 800e49c:	4629      	mov	r1, r5
 800e49e:	2000      	movs	r0, #0
 800e4a0:	f858 2b04 	ldr.w	r2, [r8], #4
 800e4a4:	f8d1 c000 	ldr.w	ip, [r1]
 800e4a8:	fa1f fe82 	uxth.w	lr, r2
 800e4ac:	fa1f f38c 	uxth.w	r3, ip
 800e4b0:	eba3 030e 	sub.w	r3, r3, lr
 800e4b4:	4403      	add	r3, r0
 800e4b6:	0c12      	lsrs	r2, r2, #16
 800e4b8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e4bc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e4c0:	b29b      	uxth	r3, r3
 800e4c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4c6:	45c1      	cmp	r9, r8
 800e4c8:	f841 3b04 	str.w	r3, [r1], #4
 800e4cc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e4d0:	d2e6      	bcs.n	800e4a0 <quorem+0xa4>
 800e4d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e4d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e4da:	b922      	cbnz	r2, 800e4e6 <quorem+0xea>
 800e4dc:	3b04      	subs	r3, #4
 800e4de:	429d      	cmp	r5, r3
 800e4e0:	461a      	mov	r2, r3
 800e4e2:	d30b      	bcc.n	800e4fc <quorem+0x100>
 800e4e4:	613c      	str	r4, [r7, #16]
 800e4e6:	3601      	adds	r6, #1
 800e4e8:	4630      	mov	r0, r6
 800e4ea:	b003      	add	sp, #12
 800e4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4f0:	6812      	ldr	r2, [r2, #0]
 800e4f2:	3b04      	subs	r3, #4
 800e4f4:	2a00      	cmp	r2, #0
 800e4f6:	d1cb      	bne.n	800e490 <quorem+0x94>
 800e4f8:	3c01      	subs	r4, #1
 800e4fa:	e7c6      	b.n	800e48a <quorem+0x8e>
 800e4fc:	6812      	ldr	r2, [r2, #0]
 800e4fe:	3b04      	subs	r3, #4
 800e500:	2a00      	cmp	r2, #0
 800e502:	d1ef      	bne.n	800e4e4 <quorem+0xe8>
 800e504:	3c01      	subs	r4, #1
 800e506:	e7ea      	b.n	800e4de <quorem+0xe2>
 800e508:	2000      	movs	r0, #0
 800e50a:	e7ee      	b.n	800e4ea <quorem+0xee>
 800e50c:	0000      	movs	r0, r0
	...

0800e510 <_dtoa_r>:
 800e510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e514:	ed2d 8b02 	vpush	{d8}
 800e518:	69c7      	ldr	r7, [r0, #28]
 800e51a:	b091      	sub	sp, #68	@ 0x44
 800e51c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e520:	ec55 4b10 	vmov	r4, r5, d0
 800e524:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800e526:	9107      	str	r1, [sp, #28]
 800e528:	4681      	mov	r9, r0
 800e52a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e52c:	930d      	str	r3, [sp, #52]	@ 0x34
 800e52e:	b97f      	cbnz	r7, 800e550 <_dtoa_r+0x40>
 800e530:	2010      	movs	r0, #16
 800e532:	f000 fd8d 	bl	800f050 <malloc>
 800e536:	4602      	mov	r2, r0
 800e538:	f8c9 001c 	str.w	r0, [r9, #28]
 800e53c:	b920      	cbnz	r0, 800e548 <_dtoa_r+0x38>
 800e53e:	4ba0      	ldr	r3, [pc, #640]	@ (800e7c0 <_dtoa_r+0x2b0>)
 800e540:	21ef      	movs	r1, #239	@ 0xef
 800e542:	48a0      	ldr	r0, [pc, #640]	@ (800e7c4 <_dtoa_r+0x2b4>)
 800e544:	f002 fb64 	bl	8010c10 <__assert_func>
 800e548:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e54c:	6007      	str	r7, [r0, #0]
 800e54e:	60c7      	str	r7, [r0, #12]
 800e550:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e554:	6819      	ldr	r1, [r3, #0]
 800e556:	b159      	cbz	r1, 800e570 <_dtoa_r+0x60>
 800e558:	685a      	ldr	r2, [r3, #4]
 800e55a:	604a      	str	r2, [r1, #4]
 800e55c:	2301      	movs	r3, #1
 800e55e:	4093      	lsls	r3, r2
 800e560:	608b      	str	r3, [r1, #8]
 800e562:	4648      	mov	r0, r9
 800e564:	f000 fe6a 	bl	800f23c <_Bfree>
 800e568:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e56c:	2200      	movs	r2, #0
 800e56e:	601a      	str	r2, [r3, #0]
 800e570:	1e2b      	subs	r3, r5, #0
 800e572:	bfbb      	ittet	lt
 800e574:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e578:	9303      	strlt	r3, [sp, #12]
 800e57a:	2300      	movge	r3, #0
 800e57c:	2201      	movlt	r2, #1
 800e57e:	bfac      	ite	ge
 800e580:	6033      	strge	r3, [r6, #0]
 800e582:	6032      	strlt	r2, [r6, #0]
 800e584:	4b90      	ldr	r3, [pc, #576]	@ (800e7c8 <_dtoa_r+0x2b8>)
 800e586:	9e03      	ldr	r6, [sp, #12]
 800e588:	43b3      	bics	r3, r6
 800e58a:	d110      	bne.n	800e5ae <_dtoa_r+0x9e>
 800e58c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e58e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e592:	6013      	str	r3, [r2, #0]
 800e594:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800e598:	4323      	orrs	r3, r4
 800e59a:	f000 84de 	beq.w	800ef5a <_dtoa_r+0xa4a>
 800e59e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e5a0:	4f8a      	ldr	r7, [pc, #552]	@ (800e7cc <_dtoa_r+0x2bc>)
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	f000 84e0 	beq.w	800ef68 <_dtoa_r+0xa58>
 800e5a8:	1cfb      	adds	r3, r7, #3
 800e5aa:	f000 bcdb 	b.w	800ef64 <_dtoa_r+0xa54>
 800e5ae:	ed9d 8b02 	vldr	d8, [sp, #8]
 800e5b2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e5b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5ba:	d10a      	bne.n	800e5d2 <_dtoa_r+0xc2>
 800e5bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e5be:	2301      	movs	r3, #1
 800e5c0:	6013      	str	r3, [r2, #0]
 800e5c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e5c4:	b113      	cbz	r3, 800e5cc <_dtoa_r+0xbc>
 800e5c6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e5c8:	4b81      	ldr	r3, [pc, #516]	@ (800e7d0 <_dtoa_r+0x2c0>)
 800e5ca:	6013      	str	r3, [r2, #0]
 800e5cc:	4f81      	ldr	r7, [pc, #516]	@ (800e7d4 <_dtoa_r+0x2c4>)
 800e5ce:	f000 bccb 	b.w	800ef68 <_dtoa_r+0xa58>
 800e5d2:	aa0e      	add	r2, sp, #56	@ 0x38
 800e5d4:	a90f      	add	r1, sp, #60	@ 0x3c
 800e5d6:	4648      	mov	r0, r9
 800e5d8:	eeb0 0b48 	vmov.f64	d0, d8
 800e5dc:	f001 f9d2 	bl	800f984 <__d2b>
 800e5e0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800e5e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5e6:	9001      	str	r0, [sp, #4]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d045      	beq.n	800e678 <_dtoa_r+0x168>
 800e5ec:	eeb0 7b48 	vmov.f64	d7, d8
 800e5f0:	ee18 1a90 	vmov	r1, s17
 800e5f4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e5f8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800e5fc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e600:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e604:	2500      	movs	r5, #0
 800e606:	ee07 1a90 	vmov	s15, r1
 800e60a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800e60e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e7a8 <_dtoa_r+0x298>
 800e612:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e616:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800e7b0 <_dtoa_r+0x2a0>
 800e61a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e61e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e7b8 <_dtoa_r+0x2a8>
 800e622:	ee07 3a90 	vmov	s15, r3
 800e626:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e62a:	eeb0 7b46 	vmov.f64	d7, d6
 800e62e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e632:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e636:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e63a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e63e:	ee16 8a90 	vmov	r8, s13
 800e642:	d508      	bpl.n	800e656 <_dtoa_r+0x146>
 800e644:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e648:	eeb4 6b47 	vcmp.f64	d6, d7
 800e64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e650:	bf18      	it	ne
 800e652:	f108 38ff 	addne.w	r8, r8, #4294967295
 800e656:	f1b8 0f16 	cmp.w	r8, #22
 800e65a:	d82b      	bhi.n	800e6b4 <_dtoa_r+0x1a4>
 800e65c:	495e      	ldr	r1, [pc, #376]	@ (800e7d8 <_dtoa_r+0x2c8>)
 800e65e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800e662:	ed91 7b00 	vldr	d7, [r1]
 800e666:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e66e:	d501      	bpl.n	800e674 <_dtoa_r+0x164>
 800e670:	f108 38ff 	add.w	r8, r8, #4294967295
 800e674:	2100      	movs	r1, #0
 800e676:	e01e      	b.n	800e6b6 <_dtoa_r+0x1a6>
 800e678:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e67a:	4413      	add	r3, r2
 800e67c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800e680:	2920      	cmp	r1, #32
 800e682:	bfc1      	itttt	gt
 800e684:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800e688:	408e      	lslgt	r6, r1
 800e68a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800e68e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800e692:	bfd6      	itet	le
 800e694:	f1c1 0120 	rsble	r1, r1, #32
 800e698:	4331      	orrgt	r1, r6
 800e69a:	fa04 f101 	lslle.w	r1, r4, r1
 800e69e:	ee07 1a90 	vmov	s15, r1
 800e6a2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e6a6:	3b01      	subs	r3, #1
 800e6a8:	ee17 1a90 	vmov	r1, s15
 800e6ac:	2501      	movs	r5, #1
 800e6ae:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800e6b2:	e7a8      	b.n	800e606 <_dtoa_r+0xf6>
 800e6b4:	2101      	movs	r1, #1
 800e6b6:	1ad2      	subs	r2, r2, r3
 800e6b8:	1e53      	subs	r3, r2, #1
 800e6ba:	9306      	str	r3, [sp, #24]
 800e6bc:	bf45      	ittet	mi
 800e6be:	f1c2 0301 	rsbmi	r3, r2, #1
 800e6c2:	9305      	strmi	r3, [sp, #20]
 800e6c4:	2300      	movpl	r3, #0
 800e6c6:	2300      	movmi	r3, #0
 800e6c8:	bf4c      	ite	mi
 800e6ca:	9306      	strmi	r3, [sp, #24]
 800e6cc:	9305      	strpl	r3, [sp, #20]
 800e6ce:	f1b8 0f00 	cmp.w	r8, #0
 800e6d2:	910c      	str	r1, [sp, #48]	@ 0x30
 800e6d4:	db18      	blt.n	800e708 <_dtoa_r+0x1f8>
 800e6d6:	9b06      	ldr	r3, [sp, #24]
 800e6d8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800e6dc:	4443      	add	r3, r8
 800e6de:	9306      	str	r3, [sp, #24]
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	9a07      	ldr	r2, [sp, #28]
 800e6e4:	2a09      	cmp	r2, #9
 800e6e6:	d849      	bhi.n	800e77c <_dtoa_r+0x26c>
 800e6e8:	2a05      	cmp	r2, #5
 800e6ea:	bfc4      	itt	gt
 800e6ec:	3a04      	subgt	r2, #4
 800e6ee:	9207      	strgt	r2, [sp, #28]
 800e6f0:	9a07      	ldr	r2, [sp, #28]
 800e6f2:	f1a2 0202 	sub.w	r2, r2, #2
 800e6f6:	bfcc      	ite	gt
 800e6f8:	2400      	movgt	r4, #0
 800e6fa:	2401      	movle	r4, #1
 800e6fc:	2a03      	cmp	r2, #3
 800e6fe:	d848      	bhi.n	800e792 <_dtoa_r+0x282>
 800e700:	e8df f002 	tbb	[pc, r2]
 800e704:	3a2c2e0b 	.word	0x3a2c2e0b
 800e708:	9b05      	ldr	r3, [sp, #20]
 800e70a:	2200      	movs	r2, #0
 800e70c:	eba3 0308 	sub.w	r3, r3, r8
 800e710:	9305      	str	r3, [sp, #20]
 800e712:	920a      	str	r2, [sp, #40]	@ 0x28
 800e714:	f1c8 0300 	rsb	r3, r8, #0
 800e718:	e7e3      	b.n	800e6e2 <_dtoa_r+0x1d2>
 800e71a:	2200      	movs	r2, #0
 800e71c:	9208      	str	r2, [sp, #32]
 800e71e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e720:	2a00      	cmp	r2, #0
 800e722:	dc39      	bgt.n	800e798 <_dtoa_r+0x288>
 800e724:	f04f 0b01 	mov.w	fp, #1
 800e728:	46da      	mov	sl, fp
 800e72a:	465a      	mov	r2, fp
 800e72c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800e730:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800e734:	2100      	movs	r1, #0
 800e736:	2004      	movs	r0, #4
 800e738:	f100 0614 	add.w	r6, r0, #20
 800e73c:	4296      	cmp	r6, r2
 800e73e:	d930      	bls.n	800e7a2 <_dtoa_r+0x292>
 800e740:	6079      	str	r1, [r7, #4]
 800e742:	4648      	mov	r0, r9
 800e744:	9304      	str	r3, [sp, #16]
 800e746:	f000 fd39 	bl	800f1bc <_Balloc>
 800e74a:	9b04      	ldr	r3, [sp, #16]
 800e74c:	4607      	mov	r7, r0
 800e74e:	2800      	cmp	r0, #0
 800e750:	d146      	bne.n	800e7e0 <_dtoa_r+0x2d0>
 800e752:	4b22      	ldr	r3, [pc, #136]	@ (800e7dc <_dtoa_r+0x2cc>)
 800e754:	4602      	mov	r2, r0
 800e756:	f240 11af 	movw	r1, #431	@ 0x1af
 800e75a:	e6f2      	b.n	800e542 <_dtoa_r+0x32>
 800e75c:	2201      	movs	r2, #1
 800e75e:	e7dd      	b.n	800e71c <_dtoa_r+0x20c>
 800e760:	2200      	movs	r2, #0
 800e762:	9208      	str	r2, [sp, #32]
 800e764:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e766:	eb08 0b02 	add.w	fp, r8, r2
 800e76a:	f10b 0a01 	add.w	sl, fp, #1
 800e76e:	4652      	mov	r2, sl
 800e770:	2a01      	cmp	r2, #1
 800e772:	bfb8      	it	lt
 800e774:	2201      	movlt	r2, #1
 800e776:	e7db      	b.n	800e730 <_dtoa_r+0x220>
 800e778:	2201      	movs	r2, #1
 800e77a:	e7f2      	b.n	800e762 <_dtoa_r+0x252>
 800e77c:	2401      	movs	r4, #1
 800e77e:	2200      	movs	r2, #0
 800e780:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e784:	f04f 3bff 	mov.w	fp, #4294967295
 800e788:	2100      	movs	r1, #0
 800e78a:	46da      	mov	sl, fp
 800e78c:	2212      	movs	r2, #18
 800e78e:	9109      	str	r1, [sp, #36]	@ 0x24
 800e790:	e7ce      	b.n	800e730 <_dtoa_r+0x220>
 800e792:	2201      	movs	r2, #1
 800e794:	9208      	str	r2, [sp, #32]
 800e796:	e7f5      	b.n	800e784 <_dtoa_r+0x274>
 800e798:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800e79c:	46da      	mov	sl, fp
 800e79e:	465a      	mov	r2, fp
 800e7a0:	e7c6      	b.n	800e730 <_dtoa_r+0x220>
 800e7a2:	3101      	adds	r1, #1
 800e7a4:	0040      	lsls	r0, r0, #1
 800e7a6:	e7c7      	b.n	800e738 <_dtoa_r+0x228>
 800e7a8:	636f4361 	.word	0x636f4361
 800e7ac:	3fd287a7 	.word	0x3fd287a7
 800e7b0:	8b60c8b3 	.word	0x8b60c8b3
 800e7b4:	3fc68a28 	.word	0x3fc68a28
 800e7b8:	509f79fb 	.word	0x509f79fb
 800e7bc:	3fd34413 	.word	0x3fd34413
 800e7c0:	08011a86 	.word	0x08011a86
 800e7c4:	08011a9d 	.word	0x08011a9d
 800e7c8:	7ff00000 	.word	0x7ff00000
 800e7cc:	08011a82 	.word	0x08011a82
 800e7d0:	08011a51 	.word	0x08011a51
 800e7d4:	08011a50 	.word	0x08011a50
 800e7d8:	08011b98 	.word	0x08011b98
 800e7dc:	08011af5 	.word	0x08011af5
 800e7e0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e7e4:	f1ba 0f0e 	cmp.w	sl, #14
 800e7e8:	6010      	str	r0, [r2, #0]
 800e7ea:	d86f      	bhi.n	800e8cc <_dtoa_r+0x3bc>
 800e7ec:	2c00      	cmp	r4, #0
 800e7ee:	d06d      	beq.n	800e8cc <_dtoa_r+0x3bc>
 800e7f0:	f1b8 0f00 	cmp.w	r8, #0
 800e7f4:	f340 80c2 	ble.w	800e97c <_dtoa_r+0x46c>
 800e7f8:	4aca      	ldr	r2, [pc, #808]	@ (800eb24 <_dtoa_r+0x614>)
 800e7fa:	f008 010f 	and.w	r1, r8, #15
 800e7fe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e802:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800e806:	ed92 7b00 	vldr	d7, [r2]
 800e80a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800e80e:	f000 80a9 	beq.w	800e964 <_dtoa_r+0x454>
 800e812:	4ac5      	ldr	r2, [pc, #788]	@ (800eb28 <_dtoa_r+0x618>)
 800e814:	ed92 6b08 	vldr	d6, [r2, #32]
 800e818:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e81c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e820:	f001 010f 	and.w	r1, r1, #15
 800e824:	2203      	movs	r2, #3
 800e826:	48c0      	ldr	r0, [pc, #768]	@ (800eb28 <_dtoa_r+0x618>)
 800e828:	2900      	cmp	r1, #0
 800e82a:	f040 809d 	bne.w	800e968 <_dtoa_r+0x458>
 800e82e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e832:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e836:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e83a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e83c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e840:	2900      	cmp	r1, #0
 800e842:	f000 80c1 	beq.w	800e9c8 <_dtoa_r+0x4b8>
 800e846:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800e84a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e84e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e852:	f140 80b9 	bpl.w	800e9c8 <_dtoa_r+0x4b8>
 800e856:	f1ba 0f00 	cmp.w	sl, #0
 800e85a:	f000 80b5 	beq.w	800e9c8 <_dtoa_r+0x4b8>
 800e85e:	f1bb 0f00 	cmp.w	fp, #0
 800e862:	dd31      	ble.n	800e8c8 <_dtoa_r+0x3b8>
 800e864:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800e868:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e86c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e870:	f108 31ff 	add.w	r1, r8, #4294967295
 800e874:	9104      	str	r1, [sp, #16]
 800e876:	3201      	adds	r2, #1
 800e878:	465c      	mov	r4, fp
 800e87a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e87e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800e882:	ee07 2a90 	vmov	s15, r2
 800e886:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e88a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e88e:	ee15 2a90 	vmov	r2, s11
 800e892:	ec51 0b15 	vmov	r0, r1, d5
 800e896:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800e89a:	2c00      	cmp	r4, #0
 800e89c:	f040 8098 	bne.w	800e9d0 <_dtoa_r+0x4c0>
 800e8a0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e8a4:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e8a8:	ec41 0b17 	vmov	d7, r0, r1
 800e8ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8b4:	f300 8261 	bgt.w	800ed7a <_dtoa_r+0x86a>
 800e8b8:	eeb1 7b47 	vneg.f64	d7, d7
 800e8bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e8c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8c4:	f100 80f5 	bmi.w	800eab2 <_dtoa_r+0x5a2>
 800e8c8:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e8cc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e8ce:	2a00      	cmp	r2, #0
 800e8d0:	f2c0 812c 	blt.w	800eb2c <_dtoa_r+0x61c>
 800e8d4:	f1b8 0f0e 	cmp.w	r8, #14
 800e8d8:	f300 8128 	bgt.w	800eb2c <_dtoa_r+0x61c>
 800e8dc:	4b91      	ldr	r3, [pc, #580]	@ (800eb24 <_dtoa_r+0x614>)
 800e8de:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e8e2:	ed93 6b00 	vldr	d6, [r3]
 800e8e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	da03      	bge.n	800e8f4 <_dtoa_r+0x3e4>
 800e8ec:	f1ba 0f00 	cmp.w	sl, #0
 800e8f0:	f340 80d2 	ble.w	800ea98 <_dtoa_r+0x588>
 800e8f4:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800e8f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e8fc:	463e      	mov	r6, r7
 800e8fe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e902:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e906:	ee15 3a10 	vmov	r3, s10
 800e90a:	3330      	adds	r3, #48	@ 0x30
 800e90c:	f806 3b01 	strb.w	r3, [r6], #1
 800e910:	1bf3      	subs	r3, r6, r7
 800e912:	459a      	cmp	sl, r3
 800e914:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e918:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e91c:	f040 80f8 	bne.w	800eb10 <_dtoa_r+0x600>
 800e920:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e924:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e92c:	f300 80dd 	bgt.w	800eaea <_dtoa_r+0x5da>
 800e930:	eeb4 7b46 	vcmp.f64	d7, d6
 800e934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e938:	d104      	bne.n	800e944 <_dtoa_r+0x434>
 800e93a:	ee15 3a10 	vmov	r3, s10
 800e93e:	07db      	lsls	r3, r3, #31
 800e940:	f100 80d3 	bmi.w	800eaea <_dtoa_r+0x5da>
 800e944:	9901      	ldr	r1, [sp, #4]
 800e946:	4648      	mov	r0, r9
 800e948:	f000 fc78 	bl	800f23c <_Bfree>
 800e94c:	2300      	movs	r3, #0
 800e94e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e950:	7033      	strb	r3, [r6, #0]
 800e952:	f108 0301 	add.w	r3, r8, #1
 800e956:	6013      	str	r3, [r2, #0]
 800e958:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	f000 8304 	beq.w	800ef68 <_dtoa_r+0xa58>
 800e960:	601e      	str	r6, [r3, #0]
 800e962:	e301      	b.n	800ef68 <_dtoa_r+0xa58>
 800e964:	2202      	movs	r2, #2
 800e966:	e75e      	b.n	800e826 <_dtoa_r+0x316>
 800e968:	07cc      	lsls	r4, r1, #31
 800e96a:	d504      	bpl.n	800e976 <_dtoa_r+0x466>
 800e96c:	ed90 6b00 	vldr	d6, [r0]
 800e970:	3201      	adds	r2, #1
 800e972:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e976:	1049      	asrs	r1, r1, #1
 800e978:	3008      	adds	r0, #8
 800e97a:	e755      	b.n	800e828 <_dtoa_r+0x318>
 800e97c:	d022      	beq.n	800e9c4 <_dtoa_r+0x4b4>
 800e97e:	f1c8 0100 	rsb	r1, r8, #0
 800e982:	4a68      	ldr	r2, [pc, #416]	@ (800eb24 <_dtoa_r+0x614>)
 800e984:	f001 000f 	and.w	r0, r1, #15
 800e988:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e98c:	ed92 7b00 	vldr	d7, [r2]
 800e990:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e994:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e998:	4863      	ldr	r0, [pc, #396]	@ (800eb28 <_dtoa_r+0x618>)
 800e99a:	1109      	asrs	r1, r1, #4
 800e99c:	2400      	movs	r4, #0
 800e99e:	2202      	movs	r2, #2
 800e9a0:	b929      	cbnz	r1, 800e9ae <_dtoa_r+0x49e>
 800e9a2:	2c00      	cmp	r4, #0
 800e9a4:	f43f af49 	beq.w	800e83a <_dtoa_r+0x32a>
 800e9a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e9ac:	e745      	b.n	800e83a <_dtoa_r+0x32a>
 800e9ae:	07ce      	lsls	r6, r1, #31
 800e9b0:	d505      	bpl.n	800e9be <_dtoa_r+0x4ae>
 800e9b2:	ed90 6b00 	vldr	d6, [r0]
 800e9b6:	3201      	adds	r2, #1
 800e9b8:	2401      	movs	r4, #1
 800e9ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e9be:	1049      	asrs	r1, r1, #1
 800e9c0:	3008      	adds	r0, #8
 800e9c2:	e7ed      	b.n	800e9a0 <_dtoa_r+0x490>
 800e9c4:	2202      	movs	r2, #2
 800e9c6:	e738      	b.n	800e83a <_dtoa_r+0x32a>
 800e9c8:	f8cd 8010 	str.w	r8, [sp, #16]
 800e9cc:	4654      	mov	r4, sl
 800e9ce:	e754      	b.n	800e87a <_dtoa_r+0x36a>
 800e9d0:	4a54      	ldr	r2, [pc, #336]	@ (800eb24 <_dtoa_r+0x614>)
 800e9d2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800e9d6:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e9da:	9a08      	ldr	r2, [sp, #32]
 800e9dc:	ec41 0b17 	vmov	d7, r0, r1
 800e9e0:	443c      	add	r4, r7
 800e9e2:	b34a      	cbz	r2, 800ea38 <_dtoa_r+0x528>
 800e9e4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800e9e8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800e9ec:	463e      	mov	r6, r7
 800e9ee:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e9f2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e9f6:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e9fa:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e9fe:	ee14 2a90 	vmov	r2, s9
 800ea02:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea06:	3230      	adds	r2, #48	@ 0x30
 800ea08:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ea10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea14:	f806 2b01 	strb.w	r2, [r6], #1
 800ea18:	d438      	bmi.n	800ea8c <_dtoa_r+0x57c>
 800ea1a:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ea1e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ea22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea26:	d462      	bmi.n	800eaee <_dtoa_r+0x5de>
 800ea28:	42a6      	cmp	r6, r4
 800ea2a:	f43f af4d 	beq.w	800e8c8 <_dtoa_r+0x3b8>
 800ea2e:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ea32:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea36:	e7e0      	b.n	800e9fa <_dtoa_r+0x4ea>
 800ea38:	4621      	mov	r1, r4
 800ea3a:	463e      	mov	r6, r7
 800ea3c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ea40:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ea44:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea48:	ee14 2a90 	vmov	r2, s9
 800ea4c:	3230      	adds	r2, #48	@ 0x30
 800ea4e:	f806 2b01 	strb.w	r2, [r6], #1
 800ea52:	42a6      	cmp	r6, r4
 800ea54:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea58:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea5c:	d119      	bne.n	800ea92 <_dtoa_r+0x582>
 800ea5e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800ea62:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ea66:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ea6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea6e:	dc3e      	bgt.n	800eaee <_dtoa_r+0x5de>
 800ea70:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ea74:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800ea78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea7c:	f57f af24 	bpl.w	800e8c8 <_dtoa_r+0x3b8>
 800ea80:	460e      	mov	r6, r1
 800ea82:	3901      	subs	r1, #1
 800ea84:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ea88:	2b30      	cmp	r3, #48	@ 0x30
 800ea8a:	d0f9      	beq.n	800ea80 <_dtoa_r+0x570>
 800ea8c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ea90:	e758      	b.n	800e944 <_dtoa_r+0x434>
 800ea92:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea96:	e7d5      	b.n	800ea44 <_dtoa_r+0x534>
 800ea98:	d10b      	bne.n	800eab2 <_dtoa_r+0x5a2>
 800ea9a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ea9e:	ee26 6b07 	vmul.f64	d6, d6, d7
 800eaa2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eaa6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eaaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaae:	f2c0 8161 	blt.w	800ed74 <_dtoa_r+0x864>
 800eab2:	2400      	movs	r4, #0
 800eab4:	4625      	mov	r5, r4
 800eab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eab8:	43db      	mvns	r3, r3
 800eaba:	9304      	str	r3, [sp, #16]
 800eabc:	463e      	mov	r6, r7
 800eabe:	f04f 0800 	mov.w	r8, #0
 800eac2:	4621      	mov	r1, r4
 800eac4:	4648      	mov	r0, r9
 800eac6:	f000 fbb9 	bl	800f23c <_Bfree>
 800eaca:	2d00      	cmp	r5, #0
 800eacc:	d0de      	beq.n	800ea8c <_dtoa_r+0x57c>
 800eace:	f1b8 0f00 	cmp.w	r8, #0
 800ead2:	d005      	beq.n	800eae0 <_dtoa_r+0x5d0>
 800ead4:	45a8      	cmp	r8, r5
 800ead6:	d003      	beq.n	800eae0 <_dtoa_r+0x5d0>
 800ead8:	4641      	mov	r1, r8
 800eada:	4648      	mov	r0, r9
 800eadc:	f000 fbae 	bl	800f23c <_Bfree>
 800eae0:	4629      	mov	r1, r5
 800eae2:	4648      	mov	r0, r9
 800eae4:	f000 fbaa 	bl	800f23c <_Bfree>
 800eae8:	e7d0      	b.n	800ea8c <_dtoa_r+0x57c>
 800eaea:	f8cd 8010 	str.w	r8, [sp, #16]
 800eaee:	4633      	mov	r3, r6
 800eaf0:	461e      	mov	r6, r3
 800eaf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eaf6:	2a39      	cmp	r2, #57	@ 0x39
 800eaf8:	d106      	bne.n	800eb08 <_dtoa_r+0x5f8>
 800eafa:	429f      	cmp	r7, r3
 800eafc:	d1f8      	bne.n	800eaf0 <_dtoa_r+0x5e0>
 800eafe:	9a04      	ldr	r2, [sp, #16]
 800eb00:	3201      	adds	r2, #1
 800eb02:	9204      	str	r2, [sp, #16]
 800eb04:	2230      	movs	r2, #48	@ 0x30
 800eb06:	703a      	strb	r2, [r7, #0]
 800eb08:	781a      	ldrb	r2, [r3, #0]
 800eb0a:	3201      	adds	r2, #1
 800eb0c:	701a      	strb	r2, [r3, #0]
 800eb0e:	e7bd      	b.n	800ea8c <_dtoa_r+0x57c>
 800eb10:	ee27 7b04 	vmul.f64	d7, d7, d4
 800eb14:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800eb18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb1c:	f47f aeef 	bne.w	800e8fe <_dtoa_r+0x3ee>
 800eb20:	e710      	b.n	800e944 <_dtoa_r+0x434>
 800eb22:	bf00      	nop
 800eb24:	08011b98 	.word	0x08011b98
 800eb28:	08011b70 	.word	0x08011b70
 800eb2c:	9908      	ldr	r1, [sp, #32]
 800eb2e:	2900      	cmp	r1, #0
 800eb30:	f000 80e3 	beq.w	800ecfa <_dtoa_r+0x7ea>
 800eb34:	9907      	ldr	r1, [sp, #28]
 800eb36:	2901      	cmp	r1, #1
 800eb38:	f300 80c8 	bgt.w	800eccc <_dtoa_r+0x7bc>
 800eb3c:	2d00      	cmp	r5, #0
 800eb3e:	f000 80c1 	beq.w	800ecc4 <_dtoa_r+0x7b4>
 800eb42:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800eb46:	9e05      	ldr	r6, [sp, #20]
 800eb48:	461c      	mov	r4, r3
 800eb4a:	9304      	str	r3, [sp, #16]
 800eb4c:	9b05      	ldr	r3, [sp, #20]
 800eb4e:	4413      	add	r3, r2
 800eb50:	9305      	str	r3, [sp, #20]
 800eb52:	9b06      	ldr	r3, [sp, #24]
 800eb54:	2101      	movs	r1, #1
 800eb56:	4413      	add	r3, r2
 800eb58:	4648      	mov	r0, r9
 800eb5a:	9306      	str	r3, [sp, #24]
 800eb5c:	f000 fc6c 	bl	800f438 <__i2b>
 800eb60:	9b04      	ldr	r3, [sp, #16]
 800eb62:	4605      	mov	r5, r0
 800eb64:	b166      	cbz	r6, 800eb80 <_dtoa_r+0x670>
 800eb66:	9a06      	ldr	r2, [sp, #24]
 800eb68:	2a00      	cmp	r2, #0
 800eb6a:	dd09      	ble.n	800eb80 <_dtoa_r+0x670>
 800eb6c:	42b2      	cmp	r2, r6
 800eb6e:	9905      	ldr	r1, [sp, #20]
 800eb70:	bfa8      	it	ge
 800eb72:	4632      	movge	r2, r6
 800eb74:	1a89      	subs	r1, r1, r2
 800eb76:	9105      	str	r1, [sp, #20]
 800eb78:	9906      	ldr	r1, [sp, #24]
 800eb7a:	1ab6      	subs	r6, r6, r2
 800eb7c:	1a8a      	subs	r2, r1, r2
 800eb7e:	9206      	str	r2, [sp, #24]
 800eb80:	b1fb      	cbz	r3, 800ebc2 <_dtoa_r+0x6b2>
 800eb82:	9a08      	ldr	r2, [sp, #32]
 800eb84:	2a00      	cmp	r2, #0
 800eb86:	f000 80bc 	beq.w	800ed02 <_dtoa_r+0x7f2>
 800eb8a:	b19c      	cbz	r4, 800ebb4 <_dtoa_r+0x6a4>
 800eb8c:	4629      	mov	r1, r5
 800eb8e:	4622      	mov	r2, r4
 800eb90:	4648      	mov	r0, r9
 800eb92:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb94:	f000 fd10 	bl	800f5b8 <__pow5mult>
 800eb98:	9a01      	ldr	r2, [sp, #4]
 800eb9a:	4601      	mov	r1, r0
 800eb9c:	4605      	mov	r5, r0
 800eb9e:	4648      	mov	r0, r9
 800eba0:	f000 fc60 	bl	800f464 <__multiply>
 800eba4:	9901      	ldr	r1, [sp, #4]
 800eba6:	9004      	str	r0, [sp, #16]
 800eba8:	4648      	mov	r0, r9
 800ebaa:	f000 fb47 	bl	800f23c <_Bfree>
 800ebae:	9a04      	ldr	r2, [sp, #16]
 800ebb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ebb2:	9201      	str	r2, [sp, #4]
 800ebb4:	1b1a      	subs	r2, r3, r4
 800ebb6:	d004      	beq.n	800ebc2 <_dtoa_r+0x6b2>
 800ebb8:	9901      	ldr	r1, [sp, #4]
 800ebba:	4648      	mov	r0, r9
 800ebbc:	f000 fcfc 	bl	800f5b8 <__pow5mult>
 800ebc0:	9001      	str	r0, [sp, #4]
 800ebc2:	2101      	movs	r1, #1
 800ebc4:	4648      	mov	r0, r9
 800ebc6:	f000 fc37 	bl	800f438 <__i2b>
 800ebca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebcc:	4604      	mov	r4, r0
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	f000 81d0 	beq.w	800ef74 <_dtoa_r+0xa64>
 800ebd4:	461a      	mov	r2, r3
 800ebd6:	4601      	mov	r1, r0
 800ebd8:	4648      	mov	r0, r9
 800ebda:	f000 fced 	bl	800f5b8 <__pow5mult>
 800ebde:	9b07      	ldr	r3, [sp, #28]
 800ebe0:	2b01      	cmp	r3, #1
 800ebe2:	4604      	mov	r4, r0
 800ebe4:	f300 8095 	bgt.w	800ed12 <_dtoa_r+0x802>
 800ebe8:	9b02      	ldr	r3, [sp, #8]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	f040 808b 	bne.w	800ed06 <_dtoa_r+0x7f6>
 800ebf0:	9b03      	ldr	r3, [sp, #12]
 800ebf2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ebf6:	2a00      	cmp	r2, #0
 800ebf8:	f040 8087 	bne.w	800ed0a <_dtoa_r+0x7fa>
 800ebfc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ec00:	0d12      	lsrs	r2, r2, #20
 800ec02:	0512      	lsls	r2, r2, #20
 800ec04:	2a00      	cmp	r2, #0
 800ec06:	f000 8082 	beq.w	800ed0e <_dtoa_r+0x7fe>
 800ec0a:	9b05      	ldr	r3, [sp, #20]
 800ec0c:	3301      	adds	r3, #1
 800ec0e:	9305      	str	r3, [sp, #20]
 800ec10:	9b06      	ldr	r3, [sp, #24]
 800ec12:	3301      	adds	r3, #1
 800ec14:	9306      	str	r3, [sp, #24]
 800ec16:	2301      	movs	r3, #1
 800ec18:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	f000 81af 	beq.w	800ef80 <_dtoa_r+0xa70>
 800ec22:	6922      	ldr	r2, [r4, #16]
 800ec24:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ec28:	6910      	ldr	r0, [r2, #16]
 800ec2a:	f000 fbb9 	bl	800f3a0 <__hi0bits>
 800ec2e:	f1c0 0020 	rsb	r0, r0, #32
 800ec32:	9b06      	ldr	r3, [sp, #24]
 800ec34:	4418      	add	r0, r3
 800ec36:	f010 001f 	ands.w	r0, r0, #31
 800ec3a:	d076      	beq.n	800ed2a <_dtoa_r+0x81a>
 800ec3c:	f1c0 0220 	rsb	r2, r0, #32
 800ec40:	2a04      	cmp	r2, #4
 800ec42:	dd69      	ble.n	800ed18 <_dtoa_r+0x808>
 800ec44:	9b05      	ldr	r3, [sp, #20]
 800ec46:	f1c0 001c 	rsb	r0, r0, #28
 800ec4a:	4403      	add	r3, r0
 800ec4c:	9305      	str	r3, [sp, #20]
 800ec4e:	9b06      	ldr	r3, [sp, #24]
 800ec50:	4406      	add	r6, r0
 800ec52:	4403      	add	r3, r0
 800ec54:	9306      	str	r3, [sp, #24]
 800ec56:	9b05      	ldr	r3, [sp, #20]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	dd05      	ble.n	800ec68 <_dtoa_r+0x758>
 800ec5c:	9901      	ldr	r1, [sp, #4]
 800ec5e:	461a      	mov	r2, r3
 800ec60:	4648      	mov	r0, r9
 800ec62:	f000 fd03 	bl	800f66c <__lshift>
 800ec66:	9001      	str	r0, [sp, #4]
 800ec68:	9b06      	ldr	r3, [sp, #24]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	dd05      	ble.n	800ec7a <_dtoa_r+0x76a>
 800ec6e:	4621      	mov	r1, r4
 800ec70:	461a      	mov	r2, r3
 800ec72:	4648      	mov	r0, r9
 800ec74:	f000 fcfa 	bl	800f66c <__lshift>
 800ec78:	4604      	mov	r4, r0
 800ec7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d056      	beq.n	800ed2e <_dtoa_r+0x81e>
 800ec80:	9801      	ldr	r0, [sp, #4]
 800ec82:	4621      	mov	r1, r4
 800ec84:	f000 fd5e 	bl	800f744 <__mcmp>
 800ec88:	2800      	cmp	r0, #0
 800ec8a:	da50      	bge.n	800ed2e <_dtoa_r+0x81e>
 800ec8c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ec90:	9304      	str	r3, [sp, #16]
 800ec92:	9901      	ldr	r1, [sp, #4]
 800ec94:	2300      	movs	r3, #0
 800ec96:	220a      	movs	r2, #10
 800ec98:	4648      	mov	r0, r9
 800ec9a:	f000 faf1 	bl	800f280 <__multadd>
 800ec9e:	9b08      	ldr	r3, [sp, #32]
 800eca0:	9001      	str	r0, [sp, #4]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	f000 816e 	beq.w	800ef84 <_dtoa_r+0xa74>
 800eca8:	4629      	mov	r1, r5
 800ecaa:	2300      	movs	r3, #0
 800ecac:	220a      	movs	r2, #10
 800ecae:	4648      	mov	r0, r9
 800ecb0:	f000 fae6 	bl	800f280 <__multadd>
 800ecb4:	f1bb 0f00 	cmp.w	fp, #0
 800ecb8:	4605      	mov	r5, r0
 800ecba:	dc64      	bgt.n	800ed86 <_dtoa_r+0x876>
 800ecbc:	9b07      	ldr	r3, [sp, #28]
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	dc3e      	bgt.n	800ed40 <_dtoa_r+0x830>
 800ecc2:	e060      	b.n	800ed86 <_dtoa_r+0x876>
 800ecc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ecc6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ecca:	e73c      	b.n	800eb46 <_dtoa_r+0x636>
 800eccc:	f10a 34ff 	add.w	r4, sl, #4294967295
 800ecd0:	42a3      	cmp	r3, r4
 800ecd2:	bfbf      	itttt	lt
 800ecd4:	1ae2      	sublt	r2, r4, r3
 800ecd6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ecd8:	189b      	addlt	r3, r3, r2
 800ecda:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800ecdc:	bfae      	itee	ge
 800ecde:	1b1c      	subge	r4, r3, r4
 800ece0:	4623      	movlt	r3, r4
 800ece2:	2400      	movlt	r4, #0
 800ece4:	f1ba 0f00 	cmp.w	sl, #0
 800ece8:	bfb5      	itete	lt
 800ecea:	9a05      	ldrlt	r2, [sp, #20]
 800ecec:	9e05      	ldrge	r6, [sp, #20]
 800ecee:	eba2 060a 	sublt.w	r6, r2, sl
 800ecf2:	4652      	movge	r2, sl
 800ecf4:	bfb8      	it	lt
 800ecf6:	2200      	movlt	r2, #0
 800ecf8:	e727      	b.n	800eb4a <_dtoa_r+0x63a>
 800ecfa:	9e05      	ldr	r6, [sp, #20]
 800ecfc:	9d08      	ldr	r5, [sp, #32]
 800ecfe:	461c      	mov	r4, r3
 800ed00:	e730      	b.n	800eb64 <_dtoa_r+0x654>
 800ed02:	461a      	mov	r2, r3
 800ed04:	e758      	b.n	800ebb8 <_dtoa_r+0x6a8>
 800ed06:	2300      	movs	r3, #0
 800ed08:	e786      	b.n	800ec18 <_dtoa_r+0x708>
 800ed0a:	9b02      	ldr	r3, [sp, #8]
 800ed0c:	e784      	b.n	800ec18 <_dtoa_r+0x708>
 800ed0e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ed10:	e783      	b.n	800ec1a <_dtoa_r+0x70a>
 800ed12:	2300      	movs	r3, #0
 800ed14:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed16:	e784      	b.n	800ec22 <_dtoa_r+0x712>
 800ed18:	d09d      	beq.n	800ec56 <_dtoa_r+0x746>
 800ed1a:	9b05      	ldr	r3, [sp, #20]
 800ed1c:	321c      	adds	r2, #28
 800ed1e:	4413      	add	r3, r2
 800ed20:	9305      	str	r3, [sp, #20]
 800ed22:	9b06      	ldr	r3, [sp, #24]
 800ed24:	4416      	add	r6, r2
 800ed26:	4413      	add	r3, r2
 800ed28:	e794      	b.n	800ec54 <_dtoa_r+0x744>
 800ed2a:	4602      	mov	r2, r0
 800ed2c:	e7f5      	b.n	800ed1a <_dtoa_r+0x80a>
 800ed2e:	f1ba 0f00 	cmp.w	sl, #0
 800ed32:	f8cd 8010 	str.w	r8, [sp, #16]
 800ed36:	46d3      	mov	fp, sl
 800ed38:	dc21      	bgt.n	800ed7e <_dtoa_r+0x86e>
 800ed3a:	9b07      	ldr	r3, [sp, #28]
 800ed3c:	2b02      	cmp	r3, #2
 800ed3e:	dd1e      	ble.n	800ed7e <_dtoa_r+0x86e>
 800ed40:	f1bb 0f00 	cmp.w	fp, #0
 800ed44:	f47f aeb7 	bne.w	800eab6 <_dtoa_r+0x5a6>
 800ed48:	4621      	mov	r1, r4
 800ed4a:	465b      	mov	r3, fp
 800ed4c:	2205      	movs	r2, #5
 800ed4e:	4648      	mov	r0, r9
 800ed50:	f000 fa96 	bl	800f280 <__multadd>
 800ed54:	4601      	mov	r1, r0
 800ed56:	4604      	mov	r4, r0
 800ed58:	9801      	ldr	r0, [sp, #4]
 800ed5a:	f000 fcf3 	bl	800f744 <__mcmp>
 800ed5e:	2800      	cmp	r0, #0
 800ed60:	f77f aea9 	ble.w	800eab6 <_dtoa_r+0x5a6>
 800ed64:	463e      	mov	r6, r7
 800ed66:	2331      	movs	r3, #49	@ 0x31
 800ed68:	f806 3b01 	strb.w	r3, [r6], #1
 800ed6c:	9b04      	ldr	r3, [sp, #16]
 800ed6e:	3301      	adds	r3, #1
 800ed70:	9304      	str	r3, [sp, #16]
 800ed72:	e6a4      	b.n	800eabe <_dtoa_r+0x5ae>
 800ed74:	f8cd 8010 	str.w	r8, [sp, #16]
 800ed78:	4654      	mov	r4, sl
 800ed7a:	4625      	mov	r5, r4
 800ed7c:	e7f2      	b.n	800ed64 <_dtoa_r+0x854>
 800ed7e:	9b08      	ldr	r3, [sp, #32]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	f000 8103 	beq.w	800ef8c <_dtoa_r+0xa7c>
 800ed86:	2e00      	cmp	r6, #0
 800ed88:	dd05      	ble.n	800ed96 <_dtoa_r+0x886>
 800ed8a:	4629      	mov	r1, r5
 800ed8c:	4632      	mov	r2, r6
 800ed8e:	4648      	mov	r0, r9
 800ed90:	f000 fc6c 	bl	800f66c <__lshift>
 800ed94:	4605      	mov	r5, r0
 800ed96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d058      	beq.n	800ee4e <_dtoa_r+0x93e>
 800ed9c:	6869      	ldr	r1, [r5, #4]
 800ed9e:	4648      	mov	r0, r9
 800eda0:	f000 fa0c 	bl	800f1bc <_Balloc>
 800eda4:	4606      	mov	r6, r0
 800eda6:	b928      	cbnz	r0, 800edb4 <_dtoa_r+0x8a4>
 800eda8:	4b82      	ldr	r3, [pc, #520]	@ (800efb4 <_dtoa_r+0xaa4>)
 800edaa:	4602      	mov	r2, r0
 800edac:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800edb0:	f7ff bbc7 	b.w	800e542 <_dtoa_r+0x32>
 800edb4:	692a      	ldr	r2, [r5, #16]
 800edb6:	3202      	adds	r2, #2
 800edb8:	0092      	lsls	r2, r2, #2
 800edba:	f105 010c 	add.w	r1, r5, #12
 800edbe:	300c      	adds	r0, #12
 800edc0:	f7ff fb07 	bl	800e3d2 <memcpy>
 800edc4:	2201      	movs	r2, #1
 800edc6:	4631      	mov	r1, r6
 800edc8:	4648      	mov	r0, r9
 800edca:	f000 fc4f 	bl	800f66c <__lshift>
 800edce:	1c7b      	adds	r3, r7, #1
 800edd0:	9305      	str	r3, [sp, #20]
 800edd2:	eb07 030b 	add.w	r3, r7, fp
 800edd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800edd8:	9b02      	ldr	r3, [sp, #8]
 800edda:	f003 0301 	and.w	r3, r3, #1
 800edde:	46a8      	mov	r8, r5
 800ede0:	9308      	str	r3, [sp, #32]
 800ede2:	4605      	mov	r5, r0
 800ede4:	9b05      	ldr	r3, [sp, #20]
 800ede6:	9801      	ldr	r0, [sp, #4]
 800ede8:	4621      	mov	r1, r4
 800edea:	f103 3bff 	add.w	fp, r3, #4294967295
 800edee:	f7ff fb05 	bl	800e3fc <quorem>
 800edf2:	4641      	mov	r1, r8
 800edf4:	9002      	str	r0, [sp, #8]
 800edf6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800edfa:	9801      	ldr	r0, [sp, #4]
 800edfc:	f000 fca2 	bl	800f744 <__mcmp>
 800ee00:	462a      	mov	r2, r5
 800ee02:	9006      	str	r0, [sp, #24]
 800ee04:	4621      	mov	r1, r4
 800ee06:	4648      	mov	r0, r9
 800ee08:	f000 fcb8 	bl	800f77c <__mdiff>
 800ee0c:	68c2      	ldr	r2, [r0, #12]
 800ee0e:	4606      	mov	r6, r0
 800ee10:	b9fa      	cbnz	r2, 800ee52 <_dtoa_r+0x942>
 800ee12:	4601      	mov	r1, r0
 800ee14:	9801      	ldr	r0, [sp, #4]
 800ee16:	f000 fc95 	bl	800f744 <__mcmp>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	4631      	mov	r1, r6
 800ee1e:	4648      	mov	r0, r9
 800ee20:	920a      	str	r2, [sp, #40]	@ 0x28
 800ee22:	f000 fa0b 	bl	800f23c <_Bfree>
 800ee26:	9b07      	ldr	r3, [sp, #28]
 800ee28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ee2a:	9e05      	ldr	r6, [sp, #20]
 800ee2c:	ea43 0102 	orr.w	r1, r3, r2
 800ee30:	9b08      	ldr	r3, [sp, #32]
 800ee32:	4319      	orrs	r1, r3
 800ee34:	d10f      	bne.n	800ee56 <_dtoa_r+0x946>
 800ee36:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ee3a:	d028      	beq.n	800ee8e <_dtoa_r+0x97e>
 800ee3c:	9b06      	ldr	r3, [sp, #24]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	dd02      	ble.n	800ee48 <_dtoa_r+0x938>
 800ee42:	9b02      	ldr	r3, [sp, #8]
 800ee44:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800ee48:	f88b a000 	strb.w	sl, [fp]
 800ee4c:	e639      	b.n	800eac2 <_dtoa_r+0x5b2>
 800ee4e:	4628      	mov	r0, r5
 800ee50:	e7bd      	b.n	800edce <_dtoa_r+0x8be>
 800ee52:	2201      	movs	r2, #1
 800ee54:	e7e2      	b.n	800ee1c <_dtoa_r+0x90c>
 800ee56:	9b06      	ldr	r3, [sp, #24]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	db04      	blt.n	800ee66 <_dtoa_r+0x956>
 800ee5c:	9907      	ldr	r1, [sp, #28]
 800ee5e:	430b      	orrs	r3, r1
 800ee60:	9908      	ldr	r1, [sp, #32]
 800ee62:	430b      	orrs	r3, r1
 800ee64:	d120      	bne.n	800eea8 <_dtoa_r+0x998>
 800ee66:	2a00      	cmp	r2, #0
 800ee68:	ddee      	ble.n	800ee48 <_dtoa_r+0x938>
 800ee6a:	9901      	ldr	r1, [sp, #4]
 800ee6c:	2201      	movs	r2, #1
 800ee6e:	4648      	mov	r0, r9
 800ee70:	f000 fbfc 	bl	800f66c <__lshift>
 800ee74:	4621      	mov	r1, r4
 800ee76:	9001      	str	r0, [sp, #4]
 800ee78:	f000 fc64 	bl	800f744 <__mcmp>
 800ee7c:	2800      	cmp	r0, #0
 800ee7e:	dc03      	bgt.n	800ee88 <_dtoa_r+0x978>
 800ee80:	d1e2      	bne.n	800ee48 <_dtoa_r+0x938>
 800ee82:	f01a 0f01 	tst.w	sl, #1
 800ee86:	d0df      	beq.n	800ee48 <_dtoa_r+0x938>
 800ee88:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ee8c:	d1d9      	bne.n	800ee42 <_dtoa_r+0x932>
 800ee8e:	2339      	movs	r3, #57	@ 0x39
 800ee90:	f88b 3000 	strb.w	r3, [fp]
 800ee94:	4633      	mov	r3, r6
 800ee96:	461e      	mov	r6, r3
 800ee98:	3b01      	subs	r3, #1
 800ee9a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ee9e:	2a39      	cmp	r2, #57	@ 0x39
 800eea0:	d053      	beq.n	800ef4a <_dtoa_r+0xa3a>
 800eea2:	3201      	adds	r2, #1
 800eea4:	701a      	strb	r2, [r3, #0]
 800eea6:	e60c      	b.n	800eac2 <_dtoa_r+0x5b2>
 800eea8:	2a00      	cmp	r2, #0
 800eeaa:	dd07      	ble.n	800eebc <_dtoa_r+0x9ac>
 800eeac:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800eeb0:	d0ed      	beq.n	800ee8e <_dtoa_r+0x97e>
 800eeb2:	f10a 0301 	add.w	r3, sl, #1
 800eeb6:	f88b 3000 	strb.w	r3, [fp]
 800eeba:	e602      	b.n	800eac2 <_dtoa_r+0x5b2>
 800eebc:	9b05      	ldr	r3, [sp, #20]
 800eebe:	9a05      	ldr	r2, [sp, #20]
 800eec0:	f803 ac01 	strb.w	sl, [r3, #-1]
 800eec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eec6:	4293      	cmp	r3, r2
 800eec8:	d029      	beq.n	800ef1e <_dtoa_r+0xa0e>
 800eeca:	9901      	ldr	r1, [sp, #4]
 800eecc:	2300      	movs	r3, #0
 800eece:	220a      	movs	r2, #10
 800eed0:	4648      	mov	r0, r9
 800eed2:	f000 f9d5 	bl	800f280 <__multadd>
 800eed6:	45a8      	cmp	r8, r5
 800eed8:	9001      	str	r0, [sp, #4]
 800eeda:	f04f 0300 	mov.w	r3, #0
 800eede:	f04f 020a 	mov.w	r2, #10
 800eee2:	4641      	mov	r1, r8
 800eee4:	4648      	mov	r0, r9
 800eee6:	d107      	bne.n	800eef8 <_dtoa_r+0x9e8>
 800eee8:	f000 f9ca 	bl	800f280 <__multadd>
 800eeec:	4680      	mov	r8, r0
 800eeee:	4605      	mov	r5, r0
 800eef0:	9b05      	ldr	r3, [sp, #20]
 800eef2:	3301      	adds	r3, #1
 800eef4:	9305      	str	r3, [sp, #20]
 800eef6:	e775      	b.n	800ede4 <_dtoa_r+0x8d4>
 800eef8:	f000 f9c2 	bl	800f280 <__multadd>
 800eefc:	4629      	mov	r1, r5
 800eefe:	4680      	mov	r8, r0
 800ef00:	2300      	movs	r3, #0
 800ef02:	220a      	movs	r2, #10
 800ef04:	4648      	mov	r0, r9
 800ef06:	f000 f9bb 	bl	800f280 <__multadd>
 800ef0a:	4605      	mov	r5, r0
 800ef0c:	e7f0      	b.n	800eef0 <_dtoa_r+0x9e0>
 800ef0e:	f1bb 0f00 	cmp.w	fp, #0
 800ef12:	bfcc      	ite	gt
 800ef14:	465e      	movgt	r6, fp
 800ef16:	2601      	movle	r6, #1
 800ef18:	443e      	add	r6, r7
 800ef1a:	f04f 0800 	mov.w	r8, #0
 800ef1e:	9901      	ldr	r1, [sp, #4]
 800ef20:	2201      	movs	r2, #1
 800ef22:	4648      	mov	r0, r9
 800ef24:	f000 fba2 	bl	800f66c <__lshift>
 800ef28:	4621      	mov	r1, r4
 800ef2a:	9001      	str	r0, [sp, #4]
 800ef2c:	f000 fc0a 	bl	800f744 <__mcmp>
 800ef30:	2800      	cmp	r0, #0
 800ef32:	dcaf      	bgt.n	800ee94 <_dtoa_r+0x984>
 800ef34:	d102      	bne.n	800ef3c <_dtoa_r+0xa2c>
 800ef36:	f01a 0f01 	tst.w	sl, #1
 800ef3a:	d1ab      	bne.n	800ee94 <_dtoa_r+0x984>
 800ef3c:	4633      	mov	r3, r6
 800ef3e:	461e      	mov	r6, r3
 800ef40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ef44:	2a30      	cmp	r2, #48	@ 0x30
 800ef46:	d0fa      	beq.n	800ef3e <_dtoa_r+0xa2e>
 800ef48:	e5bb      	b.n	800eac2 <_dtoa_r+0x5b2>
 800ef4a:	429f      	cmp	r7, r3
 800ef4c:	d1a3      	bne.n	800ee96 <_dtoa_r+0x986>
 800ef4e:	9b04      	ldr	r3, [sp, #16]
 800ef50:	3301      	adds	r3, #1
 800ef52:	9304      	str	r3, [sp, #16]
 800ef54:	2331      	movs	r3, #49	@ 0x31
 800ef56:	703b      	strb	r3, [r7, #0]
 800ef58:	e5b3      	b.n	800eac2 <_dtoa_r+0x5b2>
 800ef5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ef5c:	4f16      	ldr	r7, [pc, #88]	@ (800efb8 <_dtoa_r+0xaa8>)
 800ef5e:	b11b      	cbz	r3, 800ef68 <_dtoa_r+0xa58>
 800ef60:	f107 0308 	add.w	r3, r7, #8
 800ef64:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ef66:	6013      	str	r3, [r2, #0]
 800ef68:	4638      	mov	r0, r7
 800ef6a:	b011      	add	sp, #68	@ 0x44
 800ef6c:	ecbd 8b02 	vpop	{d8}
 800ef70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef74:	9b07      	ldr	r3, [sp, #28]
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	f77f ae36 	ble.w	800ebe8 <_dtoa_r+0x6d8>
 800ef7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ef80:	2001      	movs	r0, #1
 800ef82:	e656      	b.n	800ec32 <_dtoa_r+0x722>
 800ef84:	f1bb 0f00 	cmp.w	fp, #0
 800ef88:	f77f aed7 	ble.w	800ed3a <_dtoa_r+0x82a>
 800ef8c:	463e      	mov	r6, r7
 800ef8e:	9801      	ldr	r0, [sp, #4]
 800ef90:	4621      	mov	r1, r4
 800ef92:	f7ff fa33 	bl	800e3fc <quorem>
 800ef96:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ef9a:	f806 ab01 	strb.w	sl, [r6], #1
 800ef9e:	1bf2      	subs	r2, r6, r7
 800efa0:	4593      	cmp	fp, r2
 800efa2:	ddb4      	ble.n	800ef0e <_dtoa_r+0x9fe>
 800efa4:	9901      	ldr	r1, [sp, #4]
 800efa6:	2300      	movs	r3, #0
 800efa8:	220a      	movs	r2, #10
 800efaa:	4648      	mov	r0, r9
 800efac:	f000 f968 	bl	800f280 <__multadd>
 800efb0:	9001      	str	r0, [sp, #4]
 800efb2:	e7ec      	b.n	800ef8e <_dtoa_r+0xa7e>
 800efb4:	08011af5 	.word	0x08011af5
 800efb8:	08011a79 	.word	0x08011a79

0800efbc <_free_r>:
 800efbc:	b538      	push	{r3, r4, r5, lr}
 800efbe:	4605      	mov	r5, r0
 800efc0:	2900      	cmp	r1, #0
 800efc2:	d041      	beq.n	800f048 <_free_r+0x8c>
 800efc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800efc8:	1f0c      	subs	r4, r1, #4
 800efca:	2b00      	cmp	r3, #0
 800efcc:	bfb8      	it	lt
 800efce:	18e4      	addlt	r4, r4, r3
 800efd0:	f000 f8e8 	bl	800f1a4 <__malloc_lock>
 800efd4:	4a1d      	ldr	r2, [pc, #116]	@ (800f04c <_free_r+0x90>)
 800efd6:	6813      	ldr	r3, [r2, #0]
 800efd8:	b933      	cbnz	r3, 800efe8 <_free_r+0x2c>
 800efda:	6063      	str	r3, [r4, #4]
 800efdc:	6014      	str	r4, [r2, #0]
 800efde:	4628      	mov	r0, r5
 800efe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800efe4:	f000 b8e4 	b.w	800f1b0 <__malloc_unlock>
 800efe8:	42a3      	cmp	r3, r4
 800efea:	d908      	bls.n	800effe <_free_r+0x42>
 800efec:	6820      	ldr	r0, [r4, #0]
 800efee:	1821      	adds	r1, r4, r0
 800eff0:	428b      	cmp	r3, r1
 800eff2:	bf01      	itttt	eq
 800eff4:	6819      	ldreq	r1, [r3, #0]
 800eff6:	685b      	ldreq	r3, [r3, #4]
 800eff8:	1809      	addeq	r1, r1, r0
 800effa:	6021      	streq	r1, [r4, #0]
 800effc:	e7ed      	b.n	800efda <_free_r+0x1e>
 800effe:	461a      	mov	r2, r3
 800f000:	685b      	ldr	r3, [r3, #4]
 800f002:	b10b      	cbz	r3, 800f008 <_free_r+0x4c>
 800f004:	42a3      	cmp	r3, r4
 800f006:	d9fa      	bls.n	800effe <_free_r+0x42>
 800f008:	6811      	ldr	r1, [r2, #0]
 800f00a:	1850      	adds	r0, r2, r1
 800f00c:	42a0      	cmp	r0, r4
 800f00e:	d10b      	bne.n	800f028 <_free_r+0x6c>
 800f010:	6820      	ldr	r0, [r4, #0]
 800f012:	4401      	add	r1, r0
 800f014:	1850      	adds	r0, r2, r1
 800f016:	4283      	cmp	r3, r0
 800f018:	6011      	str	r1, [r2, #0]
 800f01a:	d1e0      	bne.n	800efde <_free_r+0x22>
 800f01c:	6818      	ldr	r0, [r3, #0]
 800f01e:	685b      	ldr	r3, [r3, #4]
 800f020:	6053      	str	r3, [r2, #4]
 800f022:	4408      	add	r0, r1
 800f024:	6010      	str	r0, [r2, #0]
 800f026:	e7da      	b.n	800efde <_free_r+0x22>
 800f028:	d902      	bls.n	800f030 <_free_r+0x74>
 800f02a:	230c      	movs	r3, #12
 800f02c:	602b      	str	r3, [r5, #0]
 800f02e:	e7d6      	b.n	800efde <_free_r+0x22>
 800f030:	6820      	ldr	r0, [r4, #0]
 800f032:	1821      	adds	r1, r4, r0
 800f034:	428b      	cmp	r3, r1
 800f036:	bf04      	itt	eq
 800f038:	6819      	ldreq	r1, [r3, #0]
 800f03a:	685b      	ldreq	r3, [r3, #4]
 800f03c:	6063      	str	r3, [r4, #4]
 800f03e:	bf04      	itt	eq
 800f040:	1809      	addeq	r1, r1, r0
 800f042:	6021      	streq	r1, [r4, #0]
 800f044:	6054      	str	r4, [r2, #4]
 800f046:	e7ca      	b.n	800efde <_free_r+0x22>
 800f048:	bd38      	pop	{r3, r4, r5, pc}
 800f04a:	bf00      	nop
 800f04c:	24001170 	.word	0x24001170

0800f050 <malloc>:
 800f050:	4b02      	ldr	r3, [pc, #8]	@ (800f05c <malloc+0xc>)
 800f052:	4601      	mov	r1, r0
 800f054:	6818      	ldr	r0, [r3, #0]
 800f056:	f000 b825 	b.w	800f0a4 <_malloc_r>
 800f05a:	bf00      	nop
 800f05c:	24000020 	.word	0x24000020

0800f060 <sbrk_aligned>:
 800f060:	b570      	push	{r4, r5, r6, lr}
 800f062:	4e0f      	ldr	r6, [pc, #60]	@ (800f0a0 <sbrk_aligned+0x40>)
 800f064:	460c      	mov	r4, r1
 800f066:	6831      	ldr	r1, [r6, #0]
 800f068:	4605      	mov	r5, r0
 800f06a:	b911      	cbnz	r1, 800f072 <sbrk_aligned+0x12>
 800f06c:	f001 fdb8 	bl	8010be0 <_sbrk_r>
 800f070:	6030      	str	r0, [r6, #0]
 800f072:	4621      	mov	r1, r4
 800f074:	4628      	mov	r0, r5
 800f076:	f001 fdb3 	bl	8010be0 <_sbrk_r>
 800f07a:	1c43      	adds	r3, r0, #1
 800f07c:	d103      	bne.n	800f086 <sbrk_aligned+0x26>
 800f07e:	f04f 34ff 	mov.w	r4, #4294967295
 800f082:	4620      	mov	r0, r4
 800f084:	bd70      	pop	{r4, r5, r6, pc}
 800f086:	1cc4      	adds	r4, r0, #3
 800f088:	f024 0403 	bic.w	r4, r4, #3
 800f08c:	42a0      	cmp	r0, r4
 800f08e:	d0f8      	beq.n	800f082 <sbrk_aligned+0x22>
 800f090:	1a21      	subs	r1, r4, r0
 800f092:	4628      	mov	r0, r5
 800f094:	f001 fda4 	bl	8010be0 <_sbrk_r>
 800f098:	3001      	adds	r0, #1
 800f09a:	d1f2      	bne.n	800f082 <sbrk_aligned+0x22>
 800f09c:	e7ef      	b.n	800f07e <sbrk_aligned+0x1e>
 800f09e:	bf00      	nop
 800f0a0:	2400116c 	.word	0x2400116c

0800f0a4 <_malloc_r>:
 800f0a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0a8:	1ccd      	adds	r5, r1, #3
 800f0aa:	f025 0503 	bic.w	r5, r5, #3
 800f0ae:	3508      	adds	r5, #8
 800f0b0:	2d0c      	cmp	r5, #12
 800f0b2:	bf38      	it	cc
 800f0b4:	250c      	movcc	r5, #12
 800f0b6:	2d00      	cmp	r5, #0
 800f0b8:	4606      	mov	r6, r0
 800f0ba:	db01      	blt.n	800f0c0 <_malloc_r+0x1c>
 800f0bc:	42a9      	cmp	r1, r5
 800f0be:	d904      	bls.n	800f0ca <_malloc_r+0x26>
 800f0c0:	230c      	movs	r3, #12
 800f0c2:	6033      	str	r3, [r6, #0]
 800f0c4:	2000      	movs	r0, #0
 800f0c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f1a0 <_malloc_r+0xfc>
 800f0ce:	f000 f869 	bl	800f1a4 <__malloc_lock>
 800f0d2:	f8d8 3000 	ldr.w	r3, [r8]
 800f0d6:	461c      	mov	r4, r3
 800f0d8:	bb44      	cbnz	r4, 800f12c <_malloc_r+0x88>
 800f0da:	4629      	mov	r1, r5
 800f0dc:	4630      	mov	r0, r6
 800f0de:	f7ff ffbf 	bl	800f060 <sbrk_aligned>
 800f0e2:	1c43      	adds	r3, r0, #1
 800f0e4:	4604      	mov	r4, r0
 800f0e6:	d158      	bne.n	800f19a <_malloc_r+0xf6>
 800f0e8:	f8d8 4000 	ldr.w	r4, [r8]
 800f0ec:	4627      	mov	r7, r4
 800f0ee:	2f00      	cmp	r7, #0
 800f0f0:	d143      	bne.n	800f17a <_malloc_r+0xd6>
 800f0f2:	2c00      	cmp	r4, #0
 800f0f4:	d04b      	beq.n	800f18e <_malloc_r+0xea>
 800f0f6:	6823      	ldr	r3, [r4, #0]
 800f0f8:	4639      	mov	r1, r7
 800f0fa:	4630      	mov	r0, r6
 800f0fc:	eb04 0903 	add.w	r9, r4, r3
 800f100:	f001 fd6e 	bl	8010be0 <_sbrk_r>
 800f104:	4581      	cmp	r9, r0
 800f106:	d142      	bne.n	800f18e <_malloc_r+0xea>
 800f108:	6821      	ldr	r1, [r4, #0]
 800f10a:	1a6d      	subs	r5, r5, r1
 800f10c:	4629      	mov	r1, r5
 800f10e:	4630      	mov	r0, r6
 800f110:	f7ff ffa6 	bl	800f060 <sbrk_aligned>
 800f114:	3001      	adds	r0, #1
 800f116:	d03a      	beq.n	800f18e <_malloc_r+0xea>
 800f118:	6823      	ldr	r3, [r4, #0]
 800f11a:	442b      	add	r3, r5
 800f11c:	6023      	str	r3, [r4, #0]
 800f11e:	f8d8 3000 	ldr.w	r3, [r8]
 800f122:	685a      	ldr	r2, [r3, #4]
 800f124:	bb62      	cbnz	r2, 800f180 <_malloc_r+0xdc>
 800f126:	f8c8 7000 	str.w	r7, [r8]
 800f12a:	e00f      	b.n	800f14c <_malloc_r+0xa8>
 800f12c:	6822      	ldr	r2, [r4, #0]
 800f12e:	1b52      	subs	r2, r2, r5
 800f130:	d420      	bmi.n	800f174 <_malloc_r+0xd0>
 800f132:	2a0b      	cmp	r2, #11
 800f134:	d917      	bls.n	800f166 <_malloc_r+0xc2>
 800f136:	1961      	adds	r1, r4, r5
 800f138:	42a3      	cmp	r3, r4
 800f13a:	6025      	str	r5, [r4, #0]
 800f13c:	bf18      	it	ne
 800f13e:	6059      	strne	r1, [r3, #4]
 800f140:	6863      	ldr	r3, [r4, #4]
 800f142:	bf08      	it	eq
 800f144:	f8c8 1000 	streq.w	r1, [r8]
 800f148:	5162      	str	r2, [r4, r5]
 800f14a:	604b      	str	r3, [r1, #4]
 800f14c:	4630      	mov	r0, r6
 800f14e:	f000 f82f 	bl	800f1b0 <__malloc_unlock>
 800f152:	f104 000b 	add.w	r0, r4, #11
 800f156:	1d23      	adds	r3, r4, #4
 800f158:	f020 0007 	bic.w	r0, r0, #7
 800f15c:	1ac2      	subs	r2, r0, r3
 800f15e:	bf1c      	itt	ne
 800f160:	1a1b      	subne	r3, r3, r0
 800f162:	50a3      	strne	r3, [r4, r2]
 800f164:	e7af      	b.n	800f0c6 <_malloc_r+0x22>
 800f166:	6862      	ldr	r2, [r4, #4]
 800f168:	42a3      	cmp	r3, r4
 800f16a:	bf0c      	ite	eq
 800f16c:	f8c8 2000 	streq.w	r2, [r8]
 800f170:	605a      	strne	r2, [r3, #4]
 800f172:	e7eb      	b.n	800f14c <_malloc_r+0xa8>
 800f174:	4623      	mov	r3, r4
 800f176:	6864      	ldr	r4, [r4, #4]
 800f178:	e7ae      	b.n	800f0d8 <_malloc_r+0x34>
 800f17a:	463c      	mov	r4, r7
 800f17c:	687f      	ldr	r7, [r7, #4]
 800f17e:	e7b6      	b.n	800f0ee <_malloc_r+0x4a>
 800f180:	461a      	mov	r2, r3
 800f182:	685b      	ldr	r3, [r3, #4]
 800f184:	42a3      	cmp	r3, r4
 800f186:	d1fb      	bne.n	800f180 <_malloc_r+0xdc>
 800f188:	2300      	movs	r3, #0
 800f18a:	6053      	str	r3, [r2, #4]
 800f18c:	e7de      	b.n	800f14c <_malloc_r+0xa8>
 800f18e:	230c      	movs	r3, #12
 800f190:	6033      	str	r3, [r6, #0]
 800f192:	4630      	mov	r0, r6
 800f194:	f000 f80c 	bl	800f1b0 <__malloc_unlock>
 800f198:	e794      	b.n	800f0c4 <_malloc_r+0x20>
 800f19a:	6005      	str	r5, [r0, #0]
 800f19c:	e7d6      	b.n	800f14c <_malloc_r+0xa8>
 800f19e:	bf00      	nop
 800f1a0:	24001170 	.word	0x24001170

0800f1a4 <__malloc_lock>:
 800f1a4:	4801      	ldr	r0, [pc, #4]	@ (800f1ac <__malloc_lock+0x8>)
 800f1a6:	f7ff b912 	b.w	800e3ce <__retarget_lock_acquire_recursive>
 800f1aa:	bf00      	nop
 800f1ac:	24001168 	.word	0x24001168

0800f1b0 <__malloc_unlock>:
 800f1b0:	4801      	ldr	r0, [pc, #4]	@ (800f1b8 <__malloc_unlock+0x8>)
 800f1b2:	f7ff b90d 	b.w	800e3d0 <__retarget_lock_release_recursive>
 800f1b6:	bf00      	nop
 800f1b8:	24001168 	.word	0x24001168

0800f1bc <_Balloc>:
 800f1bc:	b570      	push	{r4, r5, r6, lr}
 800f1be:	69c6      	ldr	r6, [r0, #28]
 800f1c0:	4604      	mov	r4, r0
 800f1c2:	460d      	mov	r5, r1
 800f1c4:	b976      	cbnz	r6, 800f1e4 <_Balloc+0x28>
 800f1c6:	2010      	movs	r0, #16
 800f1c8:	f7ff ff42 	bl	800f050 <malloc>
 800f1cc:	4602      	mov	r2, r0
 800f1ce:	61e0      	str	r0, [r4, #28]
 800f1d0:	b920      	cbnz	r0, 800f1dc <_Balloc+0x20>
 800f1d2:	4b18      	ldr	r3, [pc, #96]	@ (800f234 <_Balloc+0x78>)
 800f1d4:	4818      	ldr	r0, [pc, #96]	@ (800f238 <_Balloc+0x7c>)
 800f1d6:	216b      	movs	r1, #107	@ 0x6b
 800f1d8:	f001 fd1a 	bl	8010c10 <__assert_func>
 800f1dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f1e0:	6006      	str	r6, [r0, #0]
 800f1e2:	60c6      	str	r6, [r0, #12]
 800f1e4:	69e6      	ldr	r6, [r4, #28]
 800f1e6:	68f3      	ldr	r3, [r6, #12]
 800f1e8:	b183      	cbz	r3, 800f20c <_Balloc+0x50>
 800f1ea:	69e3      	ldr	r3, [r4, #28]
 800f1ec:	68db      	ldr	r3, [r3, #12]
 800f1ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f1f2:	b9b8      	cbnz	r0, 800f224 <_Balloc+0x68>
 800f1f4:	2101      	movs	r1, #1
 800f1f6:	fa01 f605 	lsl.w	r6, r1, r5
 800f1fa:	1d72      	adds	r2, r6, #5
 800f1fc:	0092      	lsls	r2, r2, #2
 800f1fe:	4620      	mov	r0, r4
 800f200:	f001 fd24 	bl	8010c4c <_calloc_r>
 800f204:	b160      	cbz	r0, 800f220 <_Balloc+0x64>
 800f206:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f20a:	e00e      	b.n	800f22a <_Balloc+0x6e>
 800f20c:	2221      	movs	r2, #33	@ 0x21
 800f20e:	2104      	movs	r1, #4
 800f210:	4620      	mov	r0, r4
 800f212:	f001 fd1b 	bl	8010c4c <_calloc_r>
 800f216:	69e3      	ldr	r3, [r4, #28]
 800f218:	60f0      	str	r0, [r6, #12]
 800f21a:	68db      	ldr	r3, [r3, #12]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d1e4      	bne.n	800f1ea <_Balloc+0x2e>
 800f220:	2000      	movs	r0, #0
 800f222:	bd70      	pop	{r4, r5, r6, pc}
 800f224:	6802      	ldr	r2, [r0, #0]
 800f226:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f22a:	2300      	movs	r3, #0
 800f22c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f230:	e7f7      	b.n	800f222 <_Balloc+0x66>
 800f232:	bf00      	nop
 800f234:	08011a86 	.word	0x08011a86
 800f238:	08011b06 	.word	0x08011b06

0800f23c <_Bfree>:
 800f23c:	b570      	push	{r4, r5, r6, lr}
 800f23e:	69c6      	ldr	r6, [r0, #28]
 800f240:	4605      	mov	r5, r0
 800f242:	460c      	mov	r4, r1
 800f244:	b976      	cbnz	r6, 800f264 <_Bfree+0x28>
 800f246:	2010      	movs	r0, #16
 800f248:	f7ff ff02 	bl	800f050 <malloc>
 800f24c:	4602      	mov	r2, r0
 800f24e:	61e8      	str	r0, [r5, #28]
 800f250:	b920      	cbnz	r0, 800f25c <_Bfree+0x20>
 800f252:	4b09      	ldr	r3, [pc, #36]	@ (800f278 <_Bfree+0x3c>)
 800f254:	4809      	ldr	r0, [pc, #36]	@ (800f27c <_Bfree+0x40>)
 800f256:	218f      	movs	r1, #143	@ 0x8f
 800f258:	f001 fcda 	bl	8010c10 <__assert_func>
 800f25c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f260:	6006      	str	r6, [r0, #0]
 800f262:	60c6      	str	r6, [r0, #12]
 800f264:	b13c      	cbz	r4, 800f276 <_Bfree+0x3a>
 800f266:	69eb      	ldr	r3, [r5, #28]
 800f268:	6862      	ldr	r2, [r4, #4]
 800f26a:	68db      	ldr	r3, [r3, #12]
 800f26c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f270:	6021      	str	r1, [r4, #0]
 800f272:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f276:	bd70      	pop	{r4, r5, r6, pc}
 800f278:	08011a86 	.word	0x08011a86
 800f27c:	08011b06 	.word	0x08011b06

0800f280 <__multadd>:
 800f280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f284:	690d      	ldr	r5, [r1, #16]
 800f286:	4607      	mov	r7, r0
 800f288:	460c      	mov	r4, r1
 800f28a:	461e      	mov	r6, r3
 800f28c:	f101 0c14 	add.w	ip, r1, #20
 800f290:	2000      	movs	r0, #0
 800f292:	f8dc 3000 	ldr.w	r3, [ip]
 800f296:	b299      	uxth	r1, r3
 800f298:	fb02 6101 	mla	r1, r2, r1, r6
 800f29c:	0c1e      	lsrs	r6, r3, #16
 800f29e:	0c0b      	lsrs	r3, r1, #16
 800f2a0:	fb02 3306 	mla	r3, r2, r6, r3
 800f2a4:	b289      	uxth	r1, r1
 800f2a6:	3001      	adds	r0, #1
 800f2a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f2ac:	4285      	cmp	r5, r0
 800f2ae:	f84c 1b04 	str.w	r1, [ip], #4
 800f2b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f2b6:	dcec      	bgt.n	800f292 <__multadd+0x12>
 800f2b8:	b30e      	cbz	r6, 800f2fe <__multadd+0x7e>
 800f2ba:	68a3      	ldr	r3, [r4, #8]
 800f2bc:	42ab      	cmp	r3, r5
 800f2be:	dc19      	bgt.n	800f2f4 <__multadd+0x74>
 800f2c0:	6861      	ldr	r1, [r4, #4]
 800f2c2:	4638      	mov	r0, r7
 800f2c4:	3101      	adds	r1, #1
 800f2c6:	f7ff ff79 	bl	800f1bc <_Balloc>
 800f2ca:	4680      	mov	r8, r0
 800f2cc:	b928      	cbnz	r0, 800f2da <__multadd+0x5a>
 800f2ce:	4602      	mov	r2, r0
 800f2d0:	4b0c      	ldr	r3, [pc, #48]	@ (800f304 <__multadd+0x84>)
 800f2d2:	480d      	ldr	r0, [pc, #52]	@ (800f308 <__multadd+0x88>)
 800f2d4:	21ba      	movs	r1, #186	@ 0xba
 800f2d6:	f001 fc9b 	bl	8010c10 <__assert_func>
 800f2da:	6922      	ldr	r2, [r4, #16]
 800f2dc:	3202      	adds	r2, #2
 800f2de:	f104 010c 	add.w	r1, r4, #12
 800f2e2:	0092      	lsls	r2, r2, #2
 800f2e4:	300c      	adds	r0, #12
 800f2e6:	f7ff f874 	bl	800e3d2 <memcpy>
 800f2ea:	4621      	mov	r1, r4
 800f2ec:	4638      	mov	r0, r7
 800f2ee:	f7ff ffa5 	bl	800f23c <_Bfree>
 800f2f2:	4644      	mov	r4, r8
 800f2f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f2f8:	3501      	adds	r5, #1
 800f2fa:	615e      	str	r6, [r3, #20]
 800f2fc:	6125      	str	r5, [r4, #16]
 800f2fe:	4620      	mov	r0, r4
 800f300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f304:	08011af5 	.word	0x08011af5
 800f308:	08011b06 	.word	0x08011b06

0800f30c <__s2b>:
 800f30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f310:	460c      	mov	r4, r1
 800f312:	4615      	mov	r5, r2
 800f314:	461f      	mov	r7, r3
 800f316:	2209      	movs	r2, #9
 800f318:	3308      	adds	r3, #8
 800f31a:	4606      	mov	r6, r0
 800f31c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f320:	2100      	movs	r1, #0
 800f322:	2201      	movs	r2, #1
 800f324:	429a      	cmp	r2, r3
 800f326:	db09      	blt.n	800f33c <__s2b+0x30>
 800f328:	4630      	mov	r0, r6
 800f32a:	f7ff ff47 	bl	800f1bc <_Balloc>
 800f32e:	b940      	cbnz	r0, 800f342 <__s2b+0x36>
 800f330:	4602      	mov	r2, r0
 800f332:	4b19      	ldr	r3, [pc, #100]	@ (800f398 <__s2b+0x8c>)
 800f334:	4819      	ldr	r0, [pc, #100]	@ (800f39c <__s2b+0x90>)
 800f336:	21d3      	movs	r1, #211	@ 0xd3
 800f338:	f001 fc6a 	bl	8010c10 <__assert_func>
 800f33c:	0052      	lsls	r2, r2, #1
 800f33e:	3101      	adds	r1, #1
 800f340:	e7f0      	b.n	800f324 <__s2b+0x18>
 800f342:	9b08      	ldr	r3, [sp, #32]
 800f344:	6143      	str	r3, [r0, #20]
 800f346:	2d09      	cmp	r5, #9
 800f348:	f04f 0301 	mov.w	r3, #1
 800f34c:	6103      	str	r3, [r0, #16]
 800f34e:	dd16      	ble.n	800f37e <__s2b+0x72>
 800f350:	f104 0909 	add.w	r9, r4, #9
 800f354:	46c8      	mov	r8, r9
 800f356:	442c      	add	r4, r5
 800f358:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f35c:	4601      	mov	r1, r0
 800f35e:	3b30      	subs	r3, #48	@ 0x30
 800f360:	220a      	movs	r2, #10
 800f362:	4630      	mov	r0, r6
 800f364:	f7ff ff8c 	bl	800f280 <__multadd>
 800f368:	45a0      	cmp	r8, r4
 800f36a:	d1f5      	bne.n	800f358 <__s2b+0x4c>
 800f36c:	f1a5 0408 	sub.w	r4, r5, #8
 800f370:	444c      	add	r4, r9
 800f372:	1b2d      	subs	r5, r5, r4
 800f374:	1963      	adds	r3, r4, r5
 800f376:	42bb      	cmp	r3, r7
 800f378:	db04      	blt.n	800f384 <__s2b+0x78>
 800f37a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f37e:	340a      	adds	r4, #10
 800f380:	2509      	movs	r5, #9
 800f382:	e7f6      	b.n	800f372 <__s2b+0x66>
 800f384:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f388:	4601      	mov	r1, r0
 800f38a:	3b30      	subs	r3, #48	@ 0x30
 800f38c:	220a      	movs	r2, #10
 800f38e:	4630      	mov	r0, r6
 800f390:	f7ff ff76 	bl	800f280 <__multadd>
 800f394:	e7ee      	b.n	800f374 <__s2b+0x68>
 800f396:	bf00      	nop
 800f398:	08011af5 	.word	0x08011af5
 800f39c:	08011b06 	.word	0x08011b06

0800f3a0 <__hi0bits>:
 800f3a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	bf36      	itet	cc
 800f3a8:	0403      	lslcc	r3, r0, #16
 800f3aa:	2000      	movcs	r0, #0
 800f3ac:	2010      	movcc	r0, #16
 800f3ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f3b2:	bf3c      	itt	cc
 800f3b4:	021b      	lslcc	r3, r3, #8
 800f3b6:	3008      	addcc	r0, #8
 800f3b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f3bc:	bf3c      	itt	cc
 800f3be:	011b      	lslcc	r3, r3, #4
 800f3c0:	3004      	addcc	r0, #4
 800f3c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3c6:	bf3c      	itt	cc
 800f3c8:	009b      	lslcc	r3, r3, #2
 800f3ca:	3002      	addcc	r0, #2
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	db05      	blt.n	800f3dc <__hi0bits+0x3c>
 800f3d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f3d4:	f100 0001 	add.w	r0, r0, #1
 800f3d8:	bf08      	it	eq
 800f3da:	2020      	moveq	r0, #32
 800f3dc:	4770      	bx	lr

0800f3de <__lo0bits>:
 800f3de:	6803      	ldr	r3, [r0, #0]
 800f3e0:	4602      	mov	r2, r0
 800f3e2:	f013 0007 	ands.w	r0, r3, #7
 800f3e6:	d00b      	beq.n	800f400 <__lo0bits+0x22>
 800f3e8:	07d9      	lsls	r1, r3, #31
 800f3ea:	d421      	bmi.n	800f430 <__lo0bits+0x52>
 800f3ec:	0798      	lsls	r0, r3, #30
 800f3ee:	bf49      	itett	mi
 800f3f0:	085b      	lsrmi	r3, r3, #1
 800f3f2:	089b      	lsrpl	r3, r3, #2
 800f3f4:	2001      	movmi	r0, #1
 800f3f6:	6013      	strmi	r3, [r2, #0]
 800f3f8:	bf5c      	itt	pl
 800f3fa:	6013      	strpl	r3, [r2, #0]
 800f3fc:	2002      	movpl	r0, #2
 800f3fe:	4770      	bx	lr
 800f400:	b299      	uxth	r1, r3
 800f402:	b909      	cbnz	r1, 800f408 <__lo0bits+0x2a>
 800f404:	0c1b      	lsrs	r3, r3, #16
 800f406:	2010      	movs	r0, #16
 800f408:	b2d9      	uxtb	r1, r3
 800f40a:	b909      	cbnz	r1, 800f410 <__lo0bits+0x32>
 800f40c:	3008      	adds	r0, #8
 800f40e:	0a1b      	lsrs	r3, r3, #8
 800f410:	0719      	lsls	r1, r3, #28
 800f412:	bf04      	itt	eq
 800f414:	091b      	lsreq	r3, r3, #4
 800f416:	3004      	addeq	r0, #4
 800f418:	0799      	lsls	r1, r3, #30
 800f41a:	bf04      	itt	eq
 800f41c:	089b      	lsreq	r3, r3, #2
 800f41e:	3002      	addeq	r0, #2
 800f420:	07d9      	lsls	r1, r3, #31
 800f422:	d403      	bmi.n	800f42c <__lo0bits+0x4e>
 800f424:	085b      	lsrs	r3, r3, #1
 800f426:	f100 0001 	add.w	r0, r0, #1
 800f42a:	d003      	beq.n	800f434 <__lo0bits+0x56>
 800f42c:	6013      	str	r3, [r2, #0]
 800f42e:	4770      	bx	lr
 800f430:	2000      	movs	r0, #0
 800f432:	4770      	bx	lr
 800f434:	2020      	movs	r0, #32
 800f436:	4770      	bx	lr

0800f438 <__i2b>:
 800f438:	b510      	push	{r4, lr}
 800f43a:	460c      	mov	r4, r1
 800f43c:	2101      	movs	r1, #1
 800f43e:	f7ff febd 	bl	800f1bc <_Balloc>
 800f442:	4602      	mov	r2, r0
 800f444:	b928      	cbnz	r0, 800f452 <__i2b+0x1a>
 800f446:	4b05      	ldr	r3, [pc, #20]	@ (800f45c <__i2b+0x24>)
 800f448:	4805      	ldr	r0, [pc, #20]	@ (800f460 <__i2b+0x28>)
 800f44a:	f240 1145 	movw	r1, #325	@ 0x145
 800f44e:	f001 fbdf 	bl	8010c10 <__assert_func>
 800f452:	2301      	movs	r3, #1
 800f454:	6144      	str	r4, [r0, #20]
 800f456:	6103      	str	r3, [r0, #16]
 800f458:	bd10      	pop	{r4, pc}
 800f45a:	bf00      	nop
 800f45c:	08011af5 	.word	0x08011af5
 800f460:	08011b06 	.word	0x08011b06

0800f464 <__multiply>:
 800f464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f468:	4614      	mov	r4, r2
 800f46a:	690a      	ldr	r2, [r1, #16]
 800f46c:	6923      	ldr	r3, [r4, #16]
 800f46e:	429a      	cmp	r2, r3
 800f470:	bfa8      	it	ge
 800f472:	4623      	movge	r3, r4
 800f474:	460f      	mov	r7, r1
 800f476:	bfa4      	itt	ge
 800f478:	460c      	movge	r4, r1
 800f47a:	461f      	movge	r7, r3
 800f47c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f480:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f484:	68a3      	ldr	r3, [r4, #8]
 800f486:	6861      	ldr	r1, [r4, #4]
 800f488:	eb0a 0609 	add.w	r6, sl, r9
 800f48c:	42b3      	cmp	r3, r6
 800f48e:	b085      	sub	sp, #20
 800f490:	bfb8      	it	lt
 800f492:	3101      	addlt	r1, #1
 800f494:	f7ff fe92 	bl	800f1bc <_Balloc>
 800f498:	b930      	cbnz	r0, 800f4a8 <__multiply+0x44>
 800f49a:	4602      	mov	r2, r0
 800f49c:	4b44      	ldr	r3, [pc, #272]	@ (800f5b0 <__multiply+0x14c>)
 800f49e:	4845      	ldr	r0, [pc, #276]	@ (800f5b4 <__multiply+0x150>)
 800f4a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f4a4:	f001 fbb4 	bl	8010c10 <__assert_func>
 800f4a8:	f100 0514 	add.w	r5, r0, #20
 800f4ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f4b0:	462b      	mov	r3, r5
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	4543      	cmp	r3, r8
 800f4b6:	d321      	bcc.n	800f4fc <__multiply+0x98>
 800f4b8:	f107 0114 	add.w	r1, r7, #20
 800f4bc:	f104 0214 	add.w	r2, r4, #20
 800f4c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f4c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f4c8:	9302      	str	r3, [sp, #8]
 800f4ca:	1b13      	subs	r3, r2, r4
 800f4cc:	3b15      	subs	r3, #21
 800f4ce:	f023 0303 	bic.w	r3, r3, #3
 800f4d2:	3304      	adds	r3, #4
 800f4d4:	f104 0715 	add.w	r7, r4, #21
 800f4d8:	42ba      	cmp	r2, r7
 800f4da:	bf38      	it	cc
 800f4dc:	2304      	movcc	r3, #4
 800f4de:	9301      	str	r3, [sp, #4]
 800f4e0:	9b02      	ldr	r3, [sp, #8]
 800f4e2:	9103      	str	r1, [sp, #12]
 800f4e4:	428b      	cmp	r3, r1
 800f4e6:	d80c      	bhi.n	800f502 <__multiply+0x9e>
 800f4e8:	2e00      	cmp	r6, #0
 800f4ea:	dd03      	ble.n	800f4f4 <__multiply+0x90>
 800f4ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d05b      	beq.n	800f5ac <__multiply+0x148>
 800f4f4:	6106      	str	r6, [r0, #16]
 800f4f6:	b005      	add	sp, #20
 800f4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4fc:	f843 2b04 	str.w	r2, [r3], #4
 800f500:	e7d8      	b.n	800f4b4 <__multiply+0x50>
 800f502:	f8b1 a000 	ldrh.w	sl, [r1]
 800f506:	f1ba 0f00 	cmp.w	sl, #0
 800f50a:	d024      	beq.n	800f556 <__multiply+0xf2>
 800f50c:	f104 0e14 	add.w	lr, r4, #20
 800f510:	46a9      	mov	r9, r5
 800f512:	f04f 0c00 	mov.w	ip, #0
 800f516:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f51a:	f8d9 3000 	ldr.w	r3, [r9]
 800f51e:	fa1f fb87 	uxth.w	fp, r7
 800f522:	b29b      	uxth	r3, r3
 800f524:	fb0a 330b 	mla	r3, sl, fp, r3
 800f528:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f52c:	f8d9 7000 	ldr.w	r7, [r9]
 800f530:	4463      	add	r3, ip
 800f532:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f536:	fb0a c70b 	mla	r7, sl, fp, ip
 800f53a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f53e:	b29b      	uxth	r3, r3
 800f540:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f544:	4572      	cmp	r2, lr
 800f546:	f849 3b04 	str.w	r3, [r9], #4
 800f54a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f54e:	d8e2      	bhi.n	800f516 <__multiply+0xb2>
 800f550:	9b01      	ldr	r3, [sp, #4]
 800f552:	f845 c003 	str.w	ip, [r5, r3]
 800f556:	9b03      	ldr	r3, [sp, #12]
 800f558:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f55c:	3104      	adds	r1, #4
 800f55e:	f1b9 0f00 	cmp.w	r9, #0
 800f562:	d021      	beq.n	800f5a8 <__multiply+0x144>
 800f564:	682b      	ldr	r3, [r5, #0]
 800f566:	f104 0c14 	add.w	ip, r4, #20
 800f56a:	46ae      	mov	lr, r5
 800f56c:	f04f 0a00 	mov.w	sl, #0
 800f570:	f8bc b000 	ldrh.w	fp, [ip]
 800f574:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f578:	fb09 770b 	mla	r7, r9, fp, r7
 800f57c:	4457      	add	r7, sl
 800f57e:	b29b      	uxth	r3, r3
 800f580:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f584:	f84e 3b04 	str.w	r3, [lr], #4
 800f588:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f58c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f590:	f8be 3000 	ldrh.w	r3, [lr]
 800f594:	fb09 330a 	mla	r3, r9, sl, r3
 800f598:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f59c:	4562      	cmp	r2, ip
 800f59e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f5a2:	d8e5      	bhi.n	800f570 <__multiply+0x10c>
 800f5a4:	9f01      	ldr	r7, [sp, #4]
 800f5a6:	51eb      	str	r3, [r5, r7]
 800f5a8:	3504      	adds	r5, #4
 800f5aa:	e799      	b.n	800f4e0 <__multiply+0x7c>
 800f5ac:	3e01      	subs	r6, #1
 800f5ae:	e79b      	b.n	800f4e8 <__multiply+0x84>
 800f5b0:	08011af5 	.word	0x08011af5
 800f5b4:	08011b06 	.word	0x08011b06

0800f5b8 <__pow5mult>:
 800f5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5bc:	4615      	mov	r5, r2
 800f5be:	f012 0203 	ands.w	r2, r2, #3
 800f5c2:	4607      	mov	r7, r0
 800f5c4:	460e      	mov	r6, r1
 800f5c6:	d007      	beq.n	800f5d8 <__pow5mult+0x20>
 800f5c8:	4c25      	ldr	r4, [pc, #148]	@ (800f660 <__pow5mult+0xa8>)
 800f5ca:	3a01      	subs	r2, #1
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f5d2:	f7ff fe55 	bl	800f280 <__multadd>
 800f5d6:	4606      	mov	r6, r0
 800f5d8:	10ad      	asrs	r5, r5, #2
 800f5da:	d03d      	beq.n	800f658 <__pow5mult+0xa0>
 800f5dc:	69fc      	ldr	r4, [r7, #28]
 800f5de:	b97c      	cbnz	r4, 800f600 <__pow5mult+0x48>
 800f5e0:	2010      	movs	r0, #16
 800f5e2:	f7ff fd35 	bl	800f050 <malloc>
 800f5e6:	4602      	mov	r2, r0
 800f5e8:	61f8      	str	r0, [r7, #28]
 800f5ea:	b928      	cbnz	r0, 800f5f8 <__pow5mult+0x40>
 800f5ec:	4b1d      	ldr	r3, [pc, #116]	@ (800f664 <__pow5mult+0xac>)
 800f5ee:	481e      	ldr	r0, [pc, #120]	@ (800f668 <__pow5mult+0xb0>)
 800f5f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f5f4:	f001 fb0c 	bl	8010c10 <__assert_func>
 800f5f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f5fc:	6004      	str	r4, [r0, #0]
 800f5fe:	60c4      	str	r4, [r0, #12]
 800f600:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f604:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f608:	b94c      	cbnz	r4, 800f61e <__pow5mult+0x66>
 800f60a:	f240 2171 	movw	r1, #625	@ 0x271
 800f60e:	4638      	mov	r0, r7
 800f610:	f7ff ff12 	bl	800f438 <__i2b>
 800f614:	2300      	movs	r3, #0
 800f616:	f8c8 0008 	str.w	r0, [r8, #8]
 800f61a:	4604      	mov	r4, r0
 800f61c:	6003      	str	r3, [r0, #0]
 800f61e:	f04f 0900 	mov.w	r9, #0
 800f622:	07eb      	lsls	r3, r5, #31
 800f624:	d50a      	bpl.n	800f63c <__pow5mult+0x84>
 800f626:	4631      	mov	r1, r6
 800f628:	4622      	mov	r2, r4
 800f62a:	4638      	mov	r0, r7
 800f62c:	f7ff ff1a 	bl	800f464 <__multiply>
 800f630:	4631      	mov	r1, r6
 800f632:	4680      	mov	r8, r0
 800f634:	4638      	mov	r0, r7
 800f636:	f7ff fe01 	bl	800f23c <_Bfree>
 800f63a:	4646      	mov	r6, r8
 800f63c:	106d      	asrs	r5, r5, #1
 800f63e:	d00b      	beq.n	800f658 <__pow5mult+0xa0>
 800f640:	6820      	ldr	r0, [r4, #0]
 800f642:	b938      	cbnz	r0, 800f654 <__pow5mult+0x9c>
 800f644:	4622      	mov	r2, r4
 800f646:	4621      	mov	r1, r4
 800f648:	4638      	mov	r0, r7
 800f64a:	f7ff ff0b 	bl	800f464 <__multiply>
 800f64e:	6020      	str	r0, [r4, #0]
 800f650:	f8c0 9000 	str.w	r9, [r0]
 800f654:	4604      	mov	r4, r0
 800f656:	e7e4      	b.n	800f622 <__pow5mult+0x6a>
 800f658:	4630      	mov	r0, r6
 800f65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f65e:	bf00      	nop
 800f660:	08011b60 	.word	0x08011b60
 800f664:	08011a86 	.word	0x08011a86
 800f668:	08011b06 	.word	0x08011b06

0800f66c <__lshift>:
 800f66c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f670:	460c      	mov	r4, r1
 800f672:	6849      	ldr	r1, [r1, #4]
 800f674:	6923      	ldr	r3, [r4, #16]
 800f676:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f67a:	68a3      	ldr	r3, [r4, #8]
 800f67c:	4607      	mov	r7, r0
 800f67e:	4691      	mov	r9, r2
 800f680:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f684:	f108 0601 	add.w	r6, r8, #1
 800f688:	42b3      	cmp	r3, r6
 800f68a:	db0b      	blt.n	800f6a4 <__lshift+0x38>
 800f68c:	4638      	mov	r0, r7
 800f68e:	f7ff fd95 	bl	800f1bc <_Balloc>
 800f692:	4605      	mov	r5, r0
 800f694:	b948      	cbnz	r0, 800f6aa <__lshift+0x3e>
 800f696:	4602      	mov	r2, r0
 800f698:	4b28      	ldr	r3, [pc, #160]	@ (800f73c <__lshift+0xd0>)
 800f69a:	4829      	ldr	r0, [pc, #164]	@ (800f740 <__lshift+0xd4>)
 800f69c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f6a0:	f001 fab6 	bl	8010c10 <__assert_func>
 800f6a4:	3101      	adds	r1, #1
 800f6a6:	005b      	lsls	r3, r3, #1
 800f6a8:	e7ee      	b.n	800f688 <__lshift+0x1c>
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	f100 0114 	add.w	r1, r0, #20
 800f6b0:	f100 0210 	add.w	r2, r0, #16
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	4553      	cmp	r3, sl
 800f6b8:	db33      	blt.n	800f722 <__lshift+0xb6>
 800f6ba:	6920      	ldr	r0, [r4, #16]
 800f6bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f6c0:	f104 0314 	add.w	r3, r4, #20
 800f6c4:	f019 091f 	ands.w	r9, r9, #31
 800f6c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f6cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f6d0:	d02b      	beq.n	800f72a <__lshift+0xbe>
 800f6d2:	f1c9 0e20 	rsb	lr, r9, #32
 800f6d6:	468a      	mov	sl, r1
 800f6d8:	2200      	movs	r2, #0
 800f6da:	6818      	ldr	r0, [r3, #0]
 800f6dc:	fa00 f009 	lsl.w	r0, r0, r9
 800f6e0:	4310      	orrs	r0, r2
 800f6e2:	f84a 0b04 	str.w	r0, [sl], #4
 800f6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6ea:	459c      	cmp	ip, r3
 800f6ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800f6f0:	d8f3      	bhi.n	800f6da <__lshift+0x6e>
 800f6f2:	ebac 0304 	sub.w	r3, ip, r4
 800f6f6:	3b15      	subs	r3, #21
 800f6f8:	f023 0303 	bic.w	r3, r3, #3
 800f6fc:	3304      	adds	r3, #4
 800f6fe:	f104 0015 	add.w	r0, r4, #21
 800f702:	4584      	cmp	ip, r0
 800f704:	bf38      	it	cc
 800f706:	2304      	movcc	r3, #4
 800f708:	50ca      	str	r2, [r1, r3]
 800f70a:	b10a      	cbz	r2, 800f710 <__lshift+0xa4>
 800f70c:	f108 0602 	add.w	r6, r8, #2
 800f710:	3e01      	subs	r6, #1
 800f712:	4638      	mov	r0, r7
 800f714:	612e      	str	r6, [r5, #16]
 800f716:	4621      	mov	r1, r4
 800f718:	f7ff fd90 	bl	800f23c <_Bfree>
 800f71c:	4628      	mov	r0, r5
 800f71e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f722:	f842 0f04 	str.w	r0, [r2, #4]!
 800f726:	3301      	adds	r3, #1
 800f728:	e7c5      	b.n	800f6b6 <__lshift+0x4a>
 800f72a:	3904      	subs	r1, #4
 800f72c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f730:	f841 2f04 	str.w	r2, [r1, #4]!
 800f734:	459c      	cmp	ip, r3
 800f736:	d8f9      	bhi.n	800f72c <__lshift+0xc0>
 800f738:	e7ea      	b.n	800f710 <__lshift+0xa4>
 800f73a:	bf00      	nop
 800f73c:	08011af5 	.word	0x08011af5
 800f740:	08011b06 	.word	0x08011b06

0800f744 <__mcmp>:
 800f744:	690a      	ldr	r2, [r1, #16]
 800f746:	4603      	mov	r3, r0
 800f748:	6900      	ldr	r0, [r0, #16]
 800f74a:	1a80      	subs	r0, r0, r2
 800f74c:	b530      	push	{r4, r5, lr}
 800f74e:	d10e      	bne.n	800f76e <__mcmp+0x2a>
 800f750:	3314      	adds	r3, #20
 800f752:	3114      	adds	r1, #20
 800f754:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f758:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f75c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f760:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f764:	4295      	cmp	r5, r2
 800f766:	d003      	beq.n	800f770 <__mcmp+0x2c>
 800f768:	d205      	bcs.n	800f776 <__mcmp+0x32>
 800f76a:	f04f 30ff 	mov.w	r0, #4294967295
 800f76e:	bd30      	pop	{r4, r5, pc}
 800f770:	42a3      	cmp	r3, r4
 800f772:	d3f3      	bcc.n	800f75c <__mcmp+0x18>
 800f774:	e7fb      	b.n	800f76e <__mcmp+0x2a>
 800f776:	2001      	movs	r0, #1
 800f778:	e7f9      	b.n	800f76e <__mcmp+0x2a>
	...

0800f77c <__mdiff>:
 800f77c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f780:	4689      	mov	r9, r1
 800f782:	4606      	mov	r6, r0
 800f784:	4611      	mov	r1, r2
 800f786:	4648      	mov	r0, r9
 800f788:	4614      	mov	r4, r2
 800f78a:	f7ff ffdb 	bl	800f744 <__mcmp>
 800f78e:	1e05      	subs	r5, r0, #0
 800f790:	d112      	bne.n	800f7b8 <__mdiff+0x3c>
 800f792:	4629      	mov	r1, r5
 800f794:	4630      	mov	r0, r6
 800f796:	f7ff fd11 	bl	800f1bc <_Balloc>
 800f79a:	4602      	mov	r2, r0
 800f79c:	b928      	cbnz	r0, 800f7aa <__mdiff+0x2e>
 800f79e:	4b3f      	ldr	r3, [pc, #252]	@ (800f89c <__mdiff+0x120>)
 800f7a0:	f240 2137 	movw	r1, #567	@ 0x237
 800f7a4:	483e      	ldr	r0, [pc, #248]	@ (800f8a0 <__mdiff+0x124>)
 800f7a6:	f001 fa33 	bl	8010c10 <__assert_func>
 800f7aa:	2301      	movs	r3, #1
 800f7ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f7b0:	4610      	mov	r0, r2
 800f7b2:	b003      	add	sp, #12
 800f7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7b8:	bfbc      	itt	lt
 800f7ba:	464b      	movlt	r3, r9
 800f7bc:	46a1      	movlt	r9, r4
 800f7be:	4630      	mov	r0, r6
 800f7c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f7c4:	bfba      	itte	lt
 800f7c6:	461c      	movlt	r4, r3
 800f7c8:	2501      	movlt	r5, #1
 800f7ca:	2500      	movge	r5, #0
 800f7cc:	f7ff fcf6 	bl	800f1bc <_Balloc>
 800f7d0:	4602      	mov	r2, r0
 800f7d2:	b918      	cbnz	r0, 800f7dc <__mdiff+0x60>
 800f7d4:	4b31      	ldr	r3, [pc, #196]	@ (800f89c <__mdiff+0x120>)
 800f7d6:	f240 2145 	movw	r1, #581	@ 0x245
 800f7da:	e7e3      	b.n	800f7a4 <__mdiff+0x28>
 800f7dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f7e0:	6926      	ldr	r6, [r4, #16]
 800f7e2:	60c5      	str	r5, [r0, #12]
 800f7e4:	f109 0310 	add.w	r3, r9, #16
 800f7e8:	f109 0514 	add.w	r5, r9, #20
 800f7ec:	f104 0e14 	add.w	lr, r4, #20
 800f7f0:	f100 0b14 	add.w	fp, r0, #20
 800f7f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f7f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f7fc:	9301      	str	r3, [sp, #4]
 800f7fe:	46d9      	mov	r9, fp
 800f800:	f04f 0c00 	mov.w	ip, #0
 800f804:	9b01      	ldr	r3, [sp, #4]
 800f806:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f80a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f80e:	9301      	str	r3, [sp, #4]
 800f810:	fa1f f38a 	uxth.w	r3, sl
 800f814:	4619      	mov	r1, r3
 800f816:	b283      	uxth	r3, r0
 800f818:	1acb      	subs	r3, r1, r3
 800f81a:	0c00      	lsrs	r0, r0, #16
 800f81c:	4463      	add	r3, ip
 800f81e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f822:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f826:	b29b      	uxth	r3, r3
 800f828:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f82c:	4576      	cmp	r6, lr
 800f82e:	f849 3b04 	str.w	r3, [r9], #4
 800f832:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f836:	d8e5      	bhi.n	800f804 <__mdiff+0x88>
 800f838:	1b33      	subs	r3, r6, r4
 800f83a:	3b15      	subs	r3, #21
 800f83c:	f023 0303 	bic.w	r3, r3, #3
 800f840:	3415      	adds	r4, #21
 800f842:	3304      	adds	r3, #4
 800f844:	42a6      	cmp	r6, r4
 800f846:	bf38      	it	cc
 800f848:	2304      	movcc	r3, #4
 800f84a:	441d      	add	r5, r3
 800f84c:	445b      	add	r3, fp
 800f84e:	461e      	mov	r6, r3
 800f850:	462c      	mov	r4, r5
 800f852:	4544      	cmp	r4, r8
 800f854:	d30e      	bcc.n	800f874 <__mdiff+0xf8>
 800f856:	f108 0103 	add.w	r1, r8, #3
 800f85a:	1b49      	subs	r1, r1, r5
 800f85c:	f021 0103 	bic.w	r1, r1, #3
 800f860:	3d03      	subs	r5, #3
 800f862:	45a8      	cmp	r8, r5
 800f864:	bf38      	it	cc
 800f866:	2100      	movcc	r1, #0
 800f868:	440b      	add	r3, r1
 800f86a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f86e:	b191      	cbz	r1, 800f896 <__mdiff+0x11a>
 800f870:	6117      	str	r7, [r2, #16]
 800f872:	e79d      	b.n	800f7b0 <__mdiff+0x34>
 800f874:	f854 1b04 	ldr.w	r1, [r4], #4
 800f878:	46e6      	mov	lr, ip
 800f87a:	0c08      	lsrs	r0, r1, #16
 800f87c:	fa1c fc81 	uxtah	ip, ip, r1
 800f880:	4471      	add	r1, lr
 800f882:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f886:	b289      	uxth	r1, r1
 800f888:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f88c:	f846 1b04 	str.w	r1, [r6], #4
 800f890:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f894:	e7dd      	b.n	800f852 <__mdiff+0xd6>
 800f896:	3f01      	subs	r7, #1
 800f898:	e7e7      	b.n	800f86a <__mdiff+0xee>
 800f89a:	bf00      	nop
 800f89c:	08011af5 	.word	0x08011af5
 800f8a0:	08011b06 	.word	0x08011b06

0800f8a4 <__ulp>:
 800f8a4:	b082      	sub	sp, #8
 800f8a6:	ed8d 0b00 	vstr	d0, [sp]
 800f8aa:	9a01      	ldr	r2, [sp, #4]
 800f8ac:	4b0f      	ldr	r3, [pc, #60]	@ (800f8ec <__ulp+0x48>)
 800f8ae:	4013      	ands	r3, r2
 800f8b0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	dc08      	bgt.n	800f8ca <__ulp+0x26>
 800f8b8:	425b      	negs	r3, r3
 800f8ba:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f8be:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f8c2:	da04      	bge.n	800f8ce <__ulp+0x2a>
 800f8c4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f8c8:	4113      	asrs	r3, r2
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	e008      	b.n	800f8e0 <__ulp+0x3c>
 800f8ce:	f1a2 0314 	sub.w	r3, r2, #20
 800f8d2:	2b1e      	cmp	r3, #30
 800f8d4:	bfda      	itte	le
 800f8d6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f8da:	40da      	lsrle	r2, r3
 800f8dc:	2201      	movgt	r2, #1
 800f8de:	2300      	movs	r3, #0
 800f8e0:	4619      	mov	r1, r3
 800f8e2:	4610      	mov	r0, r2
 800f8e4:	ec41 0b10 	vmov	d0, r0, r1
 800f8e8:	b002      	add	sp, #8
 800f8ea:	4770      	bx	lr
 800f8ec:	7ff00000 	.word	0x7ff00000

0800f8f0 <__b2d>:
 800f8f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8f4:	6906      	ldr	r6, [r0, #16]
 800f8f6:	f100 0814 	add.w	r8, r0, #20
 800f8fa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f8fe:	1f37      	subs	r7, r6, #4
 800f900:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f904:	4610      	mov	r0, r2
 800f906:	f7ff fd4b 	bl	800f3a0 <__hi0bits>
 800f90a:	f1c0 0320 	rsb	r3, r0, #32
 800f90e:	280a      	cmp	r0, #10
 800f910:	600b      	str	r3, [r1, #0]
 800f912:	491b      	ldr	r1, [pc, #108]	@ (800f980 <__b2d+0x90>)
 800f914:	dc15      	bgt.n	800f942 <__b2d+0x52>
 800f916:	f1c0 0c0b 	rsb	ip, r0, #11
 800f91a:	fa22 f30c 	lsr.w	r3, r2, ip
 800f91e:	45b8      	cmp	r8, r7
 800f920:	ea43 0501 	orr.w	r5, r3, r1
 800f924:	bf34      	ite	cc
 800f926:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f92a:	2300      	movcs	r3, #0
 800f92c:	3015      	adds	r0, #21
 800f92e:	fa02 f000 	lsl.w	r0, r2, r0
 800f932:	fa23 f30c 	lsr.w	r3, r3, ip
 800f936:	4303      	orrs	r3, r0
 800f938:	461c      	mov	r4, r3
 800f93a:	ec45 4b10 	vmov	d0, r4, r5
 800f93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f942:	45b8      	cmp	r8, r7
 800f944:	bf3a      	itte	cc
 800f946:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f94a:	f1a6 0708 	subcc.w	r7, r6, #8
 800f94e:	2300      	movcs	r3, #0
 800f950:	380b      	subs	r0, #11
 800f952:	d012      	beq.n	800f97a <__b2d+0x8a>
 800f954:	f1c0 0120 	rsb	r1, r0, #32
 800f958:	fa23 f401 	lsr.w	r4, r3, r1
 800f95c:	4082      	lsls	r2, r0
 800f95e:	4322      	orrs	r2, r4
 800f960:	4547      	cmp	r7, r8
 800f962:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f966:	bf8c      	ite	hi
 800f968:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f96c:	2200      	movls	r2, #0
 800f96e:	4083      	lsls	r3, r0
 800f970:	40ca      	lsrs	r2, r1
 800f972:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f976:	4313      	orrs	r3, r2
 800f978:	e7de      	b.n	800f938 <__b2d+0x48>
 800f97a:	ea42 0501 	orr.w	r5, r2, r1
 800f97e:	e7db      	b.n	800f938 <__b2d+0x48>
 800f980:	3ff00000 	.word	0x3ff00000

0800f984 <__d2b>:
 800f984:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f988:	460f      	mov	r7, r1
 800f98a:	2101      	movs	r1, #1
 800f98c:	ec59 8b10 	vmov	r8, r9, d0
 800f990:	4616      	mov	r6, r2
 800f992:	f7ff fc13 	bl	800f1bc <_Balloc>
 800f996:	4604      	mov	r4, r0
 800f998:	b930      	cbnz	r0, 800f9a8 <__d2b+0x24>
 800f99a:	4602      	mov	r2, r0
 800f99c:	4b23      	ldr	r3, [pc, #140]	@ (800fa2c <__d2b+0xa8>)
 800f99e:	4824      	ldr	r0, [pc, #144]	@ (800fa30 <__d2b+0xac>)
 800f9a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800f9a4:	f001 f934 	bl	8010c10 <__assert_func>
 800f9a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f9ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f9b0:	b10d      	cbz	r5, 800f9b6 <__d2b+0x32>
 800f9b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f9b6:	9301      	str	r3, [sp, #4]
 800f9b8:	f1b8 0300 	subs.w	r3, r8, #0
 800f9bc:	d023      	beq.n	800fa06 <__d2b+0x82>
 800f9be:	4668      	mov	r0, sp
 800f9c0:	9300      	str	r3, [sp, #0]
 800f9c2:	f7ff fd0c 	bl	800f3de <__lo0bits>
 800f9c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f9ca:	b1d0      	cbz	r0, 800fa02 <__d2b+0x7e>
 800f9cc:	f1c0 0320 	rsb	r3, r0, #32
 800f9d0:	fa02 f303 	lsl.w	r3, r2, r3
 800f9d4:	430b      	orrs	r3, r1
 800f9d6:	40c2      	lsrs	r2, r0
 800f9d8:	6163      	str	r3, [r4, #20]
 800f9da:	9201      	str	r2, [sp, #4]
 800f9dc:	9b01      	ldr	r3, [sp, #4]
 800f9de:	61a3      	str	r3, [r4, #24]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	bf0c      	ite	eq
 800f9e4:	2201      	moveq	r2, #1
 800f9e6:	2202      	movne	r2, #2
 800f9e8:	6122      	str	r2, [r4, #16]
 800f9ea:	b1a5      	cbz	r5, 800fa16 <__d2b+0x92>
 800f9ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f9f0:	4405      	add	r5, r0
 800f9f2:	603d      	str	r5, [r7, #0]
 800f9f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f9f8:	6030      	str	r0, [r6, #0]
 800f9fa:	4620      	mov	r0, r4
 800f9fc:	b003      	add	sp, #12
 800f9fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa02:	6161      	str	r1, [r4, #20]
 800fa04:	e7ea      	b.n	800f9dc <__d2b+0x58>
 800fa06:	a801      	add	r0, sp, #4
 800fa08:	f7ff fce9 	bl	800f3de <__lo0bits>
 800fa0c:	9b01      	ldr	r3, [sp, #4]
 800fa0e:	6163      	str	r3, [r4, #20]
 800fa10:	3020      	adds	r0, #32
 800fa12:	2201      	movs	r2, #1
 800fa14:	e7e8      	b.n	800f9e8 <__d2b+0x64>
 800fa16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fa1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fa1e:	6038      	str	r0, [r7, #0]
 800fa20:	6918      	ldr	r0, [r3, #16]
 800fa22:	f7ff fcbd 	bl	800f3a0 <__hi0bits>
 800fa26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fa2a:	e7e5      	b.n	800f9f8 <__d2b+0x74>
 800fa2c:	08011af5 	.word	0x08011af5
 800fa30:	08011b06 	.word	0x08011b06

0800fa34 <__ratio>:
 800fa34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa38:	4688      	mov	r8, r1
 800fa3a:	4669      	mov	r1, sp
 800fa3c:	4681      	mov	r9, r0
 800fa3e:	f7ff ff57 	bl	800f8f0 <__b2d>
 800fa42:	a901      	add	r1, sp, #4
 800fa44:	4640      	mov	r0, r8
 800fa46:	ec55 4b10 	vmov	r4, r5, d0
 800fa4a:	f7ff ff51 	bl	800f8f0 <__b2d>
 800fa4e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800fa52:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800fa56:	1ad2      	subs	r2, r2, r3
 800fa58:	e9dd 3100 	ldrd	r3, r1, [sp]
 800fa5c:	1a5b      	subs	r3, r3, r1
 800fa5e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800fa62:	ec57 6b10 	vmov	r6, r7, d0
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	bfd6      	itet	le
 800fa6a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fa6e:	462a      	movgt	r2, r5
 800fa70:	463a      	movle	r2, r7
 800fa72:	46ab      	mov	fp, r5
 800fa74:	46a2      	mov	sl, r4
 800fa76:	bfce      	itee	gt
 800fa78:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800fa7c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800fa80:	ee00 3a90 	vmovle	s1, r3
 800fa84:	ec4b ab17 	vmov	d7, sl, fp
 800fa88:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800fa8c:	b003      	add	sp, #12
 800fa8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fa92 <__copybits>:
 800fa92:	3901      	subs	r1, #1
 800fa94:	b570      	push	{r4, r5, r6, lr}
 800fa96:	1149      	asrs	r1, r1, #5
 800fa98:	6914      	ldr	r4, [r2, #16]
 800fa9a:	3101      	adds	r1, #1
 800fa9c:	f102 0314 	add.w	r3, r2, #20
 800faa0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800faa4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800faa8:	1f05      	subs	r5, r0, #4
 800faaa:	42a3      	cmp	r3, r4
 800faac:	d30c      	bcc.n	800fac8 <__copybits+0x36>
 800faae:	1aa3      	subs	r3, r4, r2
 800fab0:	3b11      	subs	r3, #17
 800fab2:	f023 0303 	bic.w	r3, r3, #3
 800fab6:	3211      	adds	r2, #17
 800fab8:	42a2      	cmp	r2, r4
 800faba:	bf88      	it	hi
 800fabc:	2300      	movhi	r3, #0
 800fabe:	4418      	add	r0, r3
 800fac0:	2300      	movs	r3, #0
 800fac2:	4288      	cmp	r0, r1
 800fac4:	d305      	bcc.n	800fad2 <__copybits+0x40>
 800fac6:	bd70      	pop	{r4, r5, r6, pc}
 800fac8:	f853 6b04 	ldr.w	r6, [r3], #4
 800facc:	f845 6f04 	str.w	r6, [r5, #4]!
 800fad0:	e7eb      	b.n	800faaa <__copybits+0x18>
 800fad2:	f840 3b04 	str.w	r3, [r0], #4
 800fad6:	e7f4      	b.n	800fac2 <__copybits+0x30>

0800fad8 <__any_on>:
 800fad8:	f100 0214 	add.w	r2, r0, #20
 800fadc:	6900      	ldr	r0, [r0, #16]
 800fade:	114b      	asrs	r3, r1, #5
 800fae0:	4298      	cmp	r0, r3
 800fae2:	b510      	push	{r4, lr}
 800fae4:	db11      	blt.n	800fb0a <__any_on+0x32>
 800fae6:	dd0a      	ble.n	800fafe <__any_on+0x26>
 800fae8:	f011 011f 	ands.w	r1, r1, #31
 800faec:	d007      	beq.n	800fafe <__any_on+0x26>
 800faee:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800faf2:	fa24 f001 	lsr.w	r0, r4, r1
 800faf6:	fa00 f101 	lsl.w	r1, r0, r1
 800fafa:	428c      	cmp	r4, r1
 800fafc:	d10b      	bne.n	800fb16 <__any_on+0x3e>
 800fafe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fb02:	4293      	cmp	r3, r2
 800fb04:	d803      	bhi.n	800fb0e <__any_on+0x36>
 800fb06:	2000      	movs	r0, #0
 800fb08:	bd10      	pop	{r4, pc}
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	e7f7      	b.n	800fafe <__any_on+0x26>
 800fb0e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fb12:	2900      	cmp	r1, #0
 800fb14:	d0f5      	beq.n	800fb02 <__any_on+0x2a>
 800fb16:	2001      	movs	r0, #1
 800fb18:	e7f6      	b.n	800fb08 <__any_on+0x30>

0800fb1a <sulp>:
 800fb1a:	b570      	push	{r4, r5, r6, lr}
 800fb1c:	4604      	mov	r4, r0
 800fb1e:	460d      	mov	r5, r1
 800fb20:	4616      	mov	r6, r2
 800fb22:	ec45 4b10 	vmov	d0, r4, r5
 800fb26:	f7ff febd 	bl	800f8a4 <__ulp>
 800fb2a:	b17e      	cbz	r6, 800fb4c <sulp+0x32>
 800fb2c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fb30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	dd09      	ble.n	800fb4c <sulp+0x32>
 800fb38:	051b      	lsls	r3, r3, #20
 800fb3a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800fb3e:	2000      	movs	r0, #0
 800fb40:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800fb44:	ec41 0b17 	vmov	d7, r0, r1
 800fb48:	ee20 0b07 	vmul.f64	d0, d0, d7
 800fb4c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fb50 <_strtod_l>:
 800fb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb54:	ed2d 8b0a 	vpush	{d8-d12}
 800fb58:	b097      	sub	sp, #92	@ 0x5c
 800fb5a:	4688      	mov	r8, r1
 800fb5c:	920e      	str	r2, [sp, #56]	@ 0x38
 800fb5e:	2200      	movs	r2, #0
 800fb60:	9212      	str	r2, [sp, #72]	@ 0x48
 800fb62:	9005      	str	r0, [sp, #20]
 800fb64:	f04f 0a00 	mov.w	sl, #0
 800fb68:	f04f 0b00 	mov.w	fp, #0
 800fb6c:	460a      	mov	r2, r1
 800fb6e:	9211      	str	r2, [sp, #68]	@ 0x44
 800fb70:	7811      	ldrb	r1, [r2, #0]
 800fb72:	292b      	cmp	r1, #43	@ 0x2b
 800fb74:	d04c      	beq.n	800fc10 <_strtod_l+0xc0>
 800fb76:	d839      	bhi.n	800fbec <_strtod_l+0x9c>
 800fb78:	290d      	cmp	r1, #13
 800fb7a:	d833      	bhi.n	800fbe4 <_strtod_l+0x94>
 800fb7c:	2908      	cmp	r1, #8
 800fb7e:	d833      	bhi.n	800fbe8 <_strtod_l+0x98>
 800fb80:	2900      	cmp	r1, #0
 800fb82:	d03c      	beq.n	800fbfe <_strtod_l+0xae>
 800fb84:	2200      	movs	r2, #0
 800fb86:	9208      	str	r2, [sp, #32]
 800fb88:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800fb8a:	782a      	ldrb	r2, [r5, #0]
 800fb8c:	2a30      	cmp	r2, #48	@ 0x30
 800fb8e:	f040 80b5 	bne.w	800fcfc <_strtod_l+0x1ac>
 800fb92:	786a      	ldrb	r2, [r5, #1]
 800fb94:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fb98:	2a58      	cmp	r2, #88	@ 0x58
 800fb9a:	d170      	bne.n	800fc7e <_strtod_l+0x12e>
 800fb9c:	9302      	str	r3, [sp, #8]
 800fb9e:	9b08      	ldr	r3, [sp, #32]
 800fba0:	9301      	str	r3, [sp, #4]
 800fba2:	ab12      	add	r3, sp, #72	@ 0x48
 800fba4:	9300      	str	r3, [sp, #0]
 800fba6:	4a8b      	ldr	r2, [pc, #556]	@ (800fdd4 <_strtod_l+0x284>)
 800fba8:	9805      	ldr	r0, [sp, #20]
 800fbaa:	ab13      	add	r3, sp, #76	@ 0x4c
 800fbac:	a911      	add	r1, sp, #68	@ 0x44
 800fbae:	f001 f8c9 	bl	8010d44 <__gethex>
 800fbb2:	f010 060f 	ands.w	r6, r0, #15
 800fbb6:	4604      	mov	r4, r0
 800fbb8:	d005      	beq.n	800fbc6 <_strtod_l+0x76>
 800fbba:	2e06      	cmp	r6, #6
 800fbbc:	d12a      	bne.n	800fc14 <_strtod_l+0xc4>
 800fbbe:	3501      	adds	r5, #1
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	9511      	str	r5, [sp, #68]	@ 0x44
 800fbc4:	9308      	str	r3, [sp, #32]
 800fbc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	f040 852f 	bne.w	801062c <_strtod_l+0xadc>
 800fbce:	9b08      	ldr	r3, [sp, #32]
 800fbd0:	ec4b ab10 	vmov	d0, sl, fp
 800fbd4:	b1cb      	cbz	r3, 800fc0a <_strtod_l+0xba>
 800fbd6:	eeb1 0b40 	vneg.f64	d0, d0
 800fbda:	b017      	add	sp, #92	@ 0x5c
 800fbdc:	ecbd 8b0a 	vpop	{d8-d12}
 800fbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbe4:	2920      	cmp	r1, #32
 800fbe6:	d1cd      	bne.n	800fb84 <_strtod_l+0x34>
 800fbe8:	3201      	adds	r2, #1
 800fbea:	e7c0      	b.n	800fb6e <_strtod_l+0x1e>
 800fbec:	292d      	cmp	r1, #45	@ 0x2d
 800fbee:	d1c9      	bne.n	800fb84 <_strtod_l+0x34>
 800fbf0:	2101      	movs	r1, #1
 800fbf2:	9108      	str	r1, [sp, #32]
 800fbf4:	1c51      	adds	r1, r2, #1
 800fbf6:	9111      	str	r1, [sp, #68]	@ 0x44
 800fbf8:	7852      	ldrb	r2, [r2, #1]
 800fbfa:	2a00      	cmp	r2, #0
 800fbfc:	d1c4      	bne.n	800fb88 <_strtod_l+0x38>
 800fbfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fc00:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	f040 850f 	bne.w	8010628 <_strtod_l+0xad8>
 800fc0a:	ec4b ab10 	vmov	d0, sl, fp
 800fc0e:	e7e4      	b.n	800fbda <_strtod_l+0x8a>
 800fc10:	2100      	movs	r1, #0
 800fc12:	e7ee      	b.n	800fbf2 <_strtod_l+0xa2>
 800fc14:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fc16:	b13a      	cbz	r2, 800fc28 <_strtod_l+0xd8>
 800fc18:	2135      	movs	r1, #53	@ 0x35
 800fc1a:	a814      	add	r0, sp, #80	@ 0x50
 800fc1c:	f7ff ff39 	bl	800fa92 <__copybits>
 800fc20:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fc22:	9805      	ldr	r0, [sp, #20]
 800fc24:	f7ff fb0a 	bl	800f23c <_Bfree>
 800fc28:	1e73      	subs	r3, r6, #1
 800fc2a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800fc2c:	2b04      	cmp	r3, #4
 800fc2e:	d806      	bhi.n	800fc3e <_strtod_l+0xee>
 800fc30:	e8df f003 	tbb	[pc, r3]
 800fc34:	201d0314 	.word	0x201d0314
 800fc38:	14          	.byte	0x14
 800fc39:	00          	.byte	0x00
 800fc3a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800fc3e:	05e3      	lsls	r3, r4, #23
 800fc40:	bf48      	it	mi
 800fc42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800fc46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fc4a:	0d1b      	lsrs	r3, r3, #20
 800fc4c:	051b      	lsls	r3, r3, #20
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d1b9      	bne.n	800fbc6 <_strtod_l+0x76>
 800fc52:	f7fe fb91 	bl	800e378 <__errno>
 800fc56:	2322      	movs	r3, #34	@ 0x22
 800fc58:	6003      	str	r3, [r0, #0]
 800fc5a:	e7b4      	b.n	800fbc6 <_strtod_l+0x76>
 800fc5c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800fc60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800fc64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800fc68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fc6c:	e7e7      	b.n	800fc3e <_strtod_l+0xee>
 800fc6e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800fddc <_strtod_l+0x28c>
 800fc72:	e7e4      	b.n	800fc3e <_strtod_l+0xee>
 800fc74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800fc78:	f04f 3aff 	mov.w	sl, #4294967295
 800fc7c:	e7df      	b.n	800fc3e <_strtod_l+0xee>
 800fc7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fc80:	1c5a      	adds	r2, r3, #1
 800fc82:	9211      	str	r2, [sp, #68]	@ 0x44
 800fc84:	785b      	ldrb	r3, [r3, #1]
 800fc86:	2b30      	cmp	r3, #48	@ 0x30
 800fc88:	d0f9      	beq.n	800fc7e <_strtod_l+0x12e>
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d09b      	beq.n	800fbc6 <_strtod_l+0x76>
 800fc8e:	2301      	movs	r3, #1
 800fc90:	2600      	movs	r6, #0
 800fc92:	9307      	str	r3, [sp, #28]
 800fc94:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fc96:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc98:	46b1      	mov	r9, r6
 800fc9a:	4635      	mov	r5, r6
 800fc9c:	220a      	movs	r2, #10
 800fc9e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800fca0:	7804      	ldrb	r4, [r0, #0]
 800fca2:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800fca6:	b2d9      	uxtb	r1, r3
 800fca8:	2909      	cmp	r1, #9
 800fcaa:	d929      	bls.n	800fd00 <_strtod_l+0x1b0>
 800fcac:	494a      	ldr	r1, [pc, #296]	@ (800fdd8 <_strtod_l+0x288>)
 800fcae:	2201      	movs	r2, #1
 800fcb0:	f000 ff84 	bl	8010bbc <strncmp>
 800fcb4:	b378      	cbz	r0, 800fd16 <_strtod_l+0x1c6>
 800fcb6:	2000      	movs	r0, #0
 800fcb8:	4622      	mov	r2, r4
 800fcba:	462b      	mov	r3, r5
 800fcbc:	4607      	mov	r7, r0
 800fcbe:	9006      	str	r0, [sp, #24]
 800fcc0:	2a65      	cmp	r2, #101	@ 0x65
 800fcc2:	d001      	beq.n	800fcc8 <_strtod_l+0x178>
 800fcc4:	2a45      	cmp	r2, #69	@ 0x45
 800fcc6:	d117      	bne.n	800fcf8 <_strtod_l+0x1a8>
 800fcc8:	b91b      	cbnz	r3, 800fcd2 <_strtod_l+0x182>
 800fcca:	9b07      	ldr	r3, [sp, #28]
 800fccc:	4303      	orrs	r3, r0
 800fcce:	d096      	beq.n	800fbfe <_strtod_l+0xae>
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800fcd6:	f108 0201 	add.w	r2, r8, #1
 800fcda:	9211      	str	r2, [sp, #68]	@ 0x44
 800fcdc:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fce0:	2a2b      	cmp	r2, #43	@ 0x2b
 800fce2:	d06b      	beq.n	800fdbc <_strtod_l+0x26c>
 800fce4:	2a2d      	cmp	r2, #45	@ 0x2d
 800fce6:	d071      	beq.n	800fdcc <_strtod_l+0x27c>
 800fce8:	f04f 0e00 	mov.w	lr, #0
 800fcec:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800fcf0:	2c09      	cmp	r4, #9
 800fcf2:	d979      	bls.n	800fde8 <_strtod_l+0x298>
 800fcf4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800fcf8:	2400      	movs	r4, #0
 800fcfa:	e094      	b.n	800fe26 <_strtod_l+0x2d6>
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	e7c7      	b.n	800fc90 <_strtod_l+0x140>
 800fd00:	2d08      	cmp	r5, #8
 800fd02:	f100 0001 	add.w	r0, r0, #1
 800fd06:	bfd4      	ite	le
 800fd08:	fb02 3909 	mlale	r9, r2, r9, r3
 800fd0c:	fb02 3606 	mlagt	r6, r2, r6, r3
 800fd10:	3501      	adds	r5, #1
 800fd12:	9011      	str	r0, [sp, #68]	@ 0x44
 800fd14:	e7c3      	b.n	800fc9e <_strtod_l+0x14e>
 800fd16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fd18:	1c5a      	adds	r2, r3, #1
 800fd1a:	9211      	str	r2, [sp, #68]	@ 0x44
 800fd1c:	785a      	ldrb	r2, [r3, #1]
 800fd1e:	b375      	cbz	r5, 800fd7e <_strtod_l+0x22e>
 800fd20:	4607      	mov	r7, r0
 800fd22:	462b      	mov	r3, r5
 800fd24:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800fd28:	2909      	cmp	r1, #9
 800fd2a:	d913      	bls.n	800fd54 <_strtod_l+0x204>
 800fd2c:	2101      	movs	r1, #1
 800fd2e:	9106      	str	r1, [sp, #24]
 800fd30:	e7c6      	b.n	800fcc0 <_strtod_l+0x170>
 800fd32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fd34:	1c5a      	adds	r2, r3, #1
 800fd36:	9211      	str	r2, [sp, #68]	@ 0x44
 800fd38:	785a      	ldrb	r2, [r3, #1]
 800fd3a:	3001      	adds	r0, #1
 800fd3c:	2a30      	cmp	r2, #48	@ 0x30
 800fd3e:	d0f8      	beq.n	800fd32 <_strtod_l+0x1e2>
 800fd40:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fd44:	2b08      	cmp	r3, #8
 800fd46:	f200 8476 	bhi.w	8010636 <_strtod_l+0xae6>
 800fd4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fd4c:	930a      	str	r3, [sp, #40]	@ 0x28
 800fd4e:	4607      	mov	r7, r0
 800fd50:	2000      	movs	r0, #0
 800fd52:	4603      	mov	r3, r0
 800fd54:	3a30      	subs	r2, #48	@ 0x30
 800fd56:	f100 0101 	add.w	r1, r0, #1
 800fd5a:	d023      	beq.n	800fda4 <_strtod_l+0x254>
 800fd5c:	440f      	add	r7, r1
 800fd5e:	eb00 0c03 	add.w	ip, r0, r3
 800fd62:	4619      	mov	r1, r3
 800fd64:	240a      	movs	r4, #10
 800fd66:	4561      	cmp	r1, ip
 800fd68:	d10b      	bne.n	800fd82 <_strtod_l+0x232>
 800fd6a:	1c5c      	adds	r4, r3, #1
 800fd6c:	4403      	add	r3, r0
 800fd6e:	2b08      	cmp	r3, #8
 800fd70:	4404      	add	r4, r0
 800fd72:	dc11      	bgt.n	800fd98 <_strtod_l+0x248>
 800fd74:	230a      	movs	r3, #10
 800fd76:	fb03 2909 	mla	r9, r3, r9, r2
 800fd7a:	2100      	movs	r1, #0
 800fd7c:	e013      	b.n	800fda6 <_strtod_l+0x256>
 800fd7e:	4628      	mov	r0, r5
 800fd80:	e7dc      	b.n	800fd3c <_strtod_l+0x1ec>
 800fd82:	2908      	cmp	r1, #8
 800fd84:	f101 0101 	add.w	r1, r1, #1
 800fd88:	dc02      	bgt.n	800fd90 <_strtod_l+0x240>
 800fd8a:	fb04 f909 	mul.w	r9, r4, r9
 800fd8e:	e7ea      	b.n	800fd66 <_strtod_l+0x216>
 800fd90:	2910      	cmp	r1, #16
 800fd92:	bfd8      	it	le
 800fd94:	4366      	mulle	r6, r4
 800fd96:	e7e6      	b.n	800fd66 <_strtod_l+0x216>
 800fd98:	2b0f      	cmp	r3, #15
 800fd9a:	dcee      	bgt.n	800fd7a <_strtod_l+0x22a>
 800fd9c:	230a      	movs	r3, #10
 800fd9e:	fb03 2606 	mla	r6, r3, r6, r2
 800fda2:	e7ea      	b.n	800fd7a <_strtod_l+0x22a>
 800fda4:	461c      	mov	r4, r3
 800fda6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fda8:	1c5a      	adds	r2, r3, #1
 800fdaa:	9211      	str	r2, [sp, #68]	@ 0x44
 800fdac:	785a      	ldrb	r2, [r3, #1]
 800fdae:	4608      	mov	r0, r1
 800fdb0:	4623      	mov	r3, r4
 800fdb2:	e7b7      	b.n	800fd24 <_strtod_l+0x1d4>
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	2700      	movs	r7, #0
 800fdb8:	9306      	str	r3, [sp, #24]
 800fdba:	e786      	b.n	800fcca <_strtod_l+0x17a>
 800fdbc:	f04f 0e00 	mov.w	lr, #0
 800fdc0:	f108 0202 	add.w	r2, r8, #2
 800fdc4:	9211      	str	r2, [sp, #68]	@ 0x44
 800fdc6:	f898 2002 	ldrb.w	r2, [r8, #2]
 800fdca:	e78f      	b.n	800fcec <_strtod_l+0x19c>
 800fdcc:	f04f 0e01 	mov.w	lr, #1
 800fdd0:	e7f6      	b.n	800fdc0 <_strtod_l+0x270>
 800fdd2:	bf00      	nop
 800fdd4:	08011c78 	.word	0x08011c78
 800fdd8:	08011c60 	.word	0x08011c60
 800fddc:	7ff00000 	.word	0x7ff00000
 800fde0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fde2:	1c54      	adds	r4, r2, #1
 800fde4:	9411      	str	r4, [sp, #68]	@ 0x44
 800fde6:	7852      	ldrb	r2, [r2, #1]
 800fde8:	2a30      	cmp	r2, #48	@ 0x30
 800fdea:	d0f9      	beq.n	800fde0 <_strtod_l+0x290>
 800fdec:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800fdf0:	2c08      	cmp	r4, #8
 800fdf2:	d881      	bhi.n	800fcf8 <_strtod_l+0x1a8>
 800fdf4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800fdf8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fdfa:	9209      	str	r2, [sp, #36]	@ 0x24
 800fdfc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fdfe:	1c51      	adds	r1, r2, #1
 800fe00:	9111      	str	r1, [sp, #68]	@ 0x44
 800fe02:	7852      	ldrb	r2, [r2, #1]
 800fe04:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800fe08:	2c09      	cmp	r4, #9
 800fe0a:	d938      	bls.n	800fe7e <_strtod_l+0x32e>
 800fe0c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800fe0e:	1b0c      	subs	r4, r1, r4
 800fe10:	2c08      	cmp	r4, #8
 800fe12:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800fe16:	dc02      	bgt.n	800fe1e <_strtod_l+0x2ce>
 800fe18:	4564      	cmp	r4, ip
 800fe1a:	bfa8      	it	ge
 800fe1c:	4664      	movge	r4, ip
 800fe1e:	f1be 0f00 	cmp.w	lr, #0
 800fe22:	d000      	beq.n	800fe26 <_strtod_l+0x2d6>
 800fe24:	4264      	negs	r4, r4
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d14e      	bne.n	800fec8 <_strtod_l+0x378>
 800fe2a:	9b07      	ldr	r3, [sp, #28]
 800fe2c:	4318      	orrs	r0, r3
 800fe2e:	f47f aeca 	bne.w	800fbc6 <_strtod_l+0x76>
 800fe32:	9b06      	ldr	r3, [sp, #24]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f47f aee2 	bne.w	800fbfe <_strtod_l+0xae>
 800fe3a:	2a69      	cmp	r2, #105	@ 0x69
 800fe3c:	d027      	beq.n	800fe8e <_strtod_l+0x33e>
 800fe3e:	dc24      	bgt.n	800fe8a <_strtod_l+0x33a>
 800fe40:	2a49      	cmp	r2, #73	@ 0x49
 800fe42:	d024      	beq.n	800fe8e <_strtod_l+0x33e>
 800fe44:	2a4e      	cmp	r2, #78	@ 0x4e
 800fe46:	f47f aeda 	bne.w	800fbfe <_strtod_l+0xae>
 800fe4a:	4997      	ldr	r1, [pc, #604]	@ (80100a8 <_strtod_l+0x558>)
 800fe4c:	a811      	add	r0, sp, #68	@ 0x44
 800fe4e:	f001 f99b 	bl	8011188 <__match>
 800fe52:	2800      	cmp	r0, #0
 800fe54:	f43f aed3 	beq.w	800fbfe <_strtod_l+0xae>
 800fe58:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fe5a:	781b      	ldrb	r3, [r3, #0]
 800fe5c:	2b28      	cmp	r3, #40	@ 0x28
 800fe5e:	d12d      	bne.n	800febc <_strtod_l+0x36c>
 800fe60:	4992      	ldr	r1, [pc, #584]	@ (80100ac <_strtod_l+0x55c>)
 800fe62:	aa14      	add	r2, sp, #80	@ 0x50
 800fe64:	a811      	add	r0, sp, #68	@ 0x44
 800fe66:	f001 f9a3 	bl	80111b0 <__hexnan>
 800fe6a:	2805      	cmp	r0, #5
 800fe6c:	d126      	bne.n	800febc <_strtod_l+0x36c>
 800fe6e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800fe70:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800fe74:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fe78:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fe7c:	e6a3      	b.n	800fbc6 <_strtod_l+0x76>
 800fe7e:	240a      	movs	r4, #10
 800fe80:	fb04 2c0c 	mla	ip, r4, ip, r2
 800fe84:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800fe88:	e7b8      	b.n	800fdfc <_strtod_l+0x2ac>
 800fe8a:	2a6e      	cmp	r2, #110	@ 0x6e
 800fe8c:	e7db      	b.n	800fe46 <_strtod_l+0x2f6>
 800fe8e:	4988      	ldr	r1, [pc, #544]	@ (80100b0 <_strtod_l+0x560>)
 800fe90:	a811      	add	r0, sp, #68	@ 0x44
 800fe92:	f001 f979 	bl	8011188 <__match>
 800fe96:	2800      	cmp	r0, #0
 800fe98:	f43f aeb1 	beq.w	800fbfe <_strtod_l+0xae>
 800fe9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fe9e:	4985      	ldr	r1, [pc, #532]	@ (80100b4 <_strtod_l+0x564>)
 800fea0:	3b01      	subs	r3, #1
 800fea2:	a811      	add	r0, sp, #68	@ 0x44
 800fea4:	9311      	str	r3, [sp, #68]	@ 0x44
 800fea6:	f001 f96f 	bl	8011188 <__match>
 800feaa:	b910      	cbnz	r0, 800feb2 <_strtod_l+0x362>
 800feac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800feae:	3301      	adds	r3, #1
 800feb0:	9311      	str	r3, [sp, #68]	@ 0x44
 800feb2:	f8df b214 	ldr.w	fp, [pc, #532]	@ 80100c8 <_strtod_l+0x578>
 800feb6:	f04f 0a00 	mov.w	sl, #0
 800feba:	e684      	b.n	800fbc6 <_strtod_l+0x76>
 800febc:	487e      	ldr	r0, [pc, #504]	@ (80100b8 <_strtod_l+0x568>)
 800febe:	f000 fe9f 	bl	8010c00 <nan>
 800fec2:	ec5b ab10 	vmov	sl, fp, d0
 800fec6:	e67e      	b.n	800fbc6 <_strtod_l+0x76>
 800fec8:	ee07 9a90 	vmov	s15, r9
 800fecc:	1be2      	subs	r2, r4, r7
 800fece:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800fed2:	2d00      	cmp	r5, #0
 800fed4:	bf08      	it	eq
 800fed6:	461d      	moveq	r5, r3
 800fed8:	2b10      	cmp	r3, #16
 800feda:	9209      	str	r2, [sp, #36]	@ 0x24
 800fedc:	461a      	mov	r2, r3
 800fede:	bfa8      	it	ge
 800fee0:	2210      	movge	r2, #16
 800fee2:	2b09      	cmp	r3, #9
 800fee4:	ec5b ab17 	vmov	sl, fp, d7
 800fee8:	dc15      	bgt.n	800ff16 <_strtod_l+0x3c6>
 800feea:	1be1      	subs	r1, r4, r7
 800feec:	2900      	cmp	r1, #0
 800feee:	f43f ae6a 	beq.w	800fbc6 <_strtod_l+0x76>
 800fef2:	eba4 0107 	sub.w	r1, r4, r7
 800fef6:	dd72      	ble.n	800ffde <_strtod_l+0x48e>
 800fef8:	2916      	cmp	r1, #22
 800fefa:	dc59      	bgt.n	800ffb0 <_strtod_l+0x460>
 800fefc:	4b6f      	ldr	r3, [pc, #444]	@ (80100bc <_strtod_l+0x56c>)
 800fefe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ff00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff04:	ed93 7b00 	vldr	d7, [r3]
 800ff08:	ec4b ab16 	vmov	d6, sl, fp
 800ff0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ff10:	ec5b ab17 	vmov	sl, fp, d7
 800ff14:	e657      	b.n	800fbc6 <_strtod_l+0x76>
 800ff16:	4969      	ldr	r1, [pc, #420]	@ (80100bc <_strtod_l+0x56c>)
 800ff18:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ff1c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800ff20:	ee06 6a90 	vmov	s13, r6
 800ff24:	2b0f      	cmp	r3, #15
 800ff26:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800ff2a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ff2e:	ec5b ab16 	vmov	sl, fp, d6
 800ff32:	ddda      	ble.n	800feea <_strtod_l+0x39a>
 800ff34:	1a9a      	subs	r2, r3, r2
 800ff36:	1be1      	subs	r1, r4, r7
 800ff38:	440a      	add	r2, r1
 800ff3a:	2a00      	cmp	r2, #0
 800ff3c:	f340 8094 	ble.w	8010068 <_strtod_l+0x518>
 800ff40:	f012 000f 	ands.w	r0, r2, #15
 800ff44:	d00a      	beq.n	800ff5c <_strtod_l+0x40c>
 800ff46:	495d      	ldr	r1, [pc, #372]	@ (80100bc <_strtod_l+0x56c>)
 800ff48:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ff4c:	ed91 7b00 	vldr	d7, [r1]
 800ff50:	ec4b ab16 	vmov	d6, sl, fp
 800ff54:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ff58:	ec5b ab17 	vmov	sl, fp, d7
 800ff5c:	f032 020f 	bics.w	r2, r2, #15
 800ff60:	d073      	beq.n	801004a <_strtod_l+0x4fa>
 800ff62:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800ff66:	dd47      	ble.n	800fff8 <_strtod_l+0x4a8>
 800ff68:	2400      	movs	r4, #0
 800ff6a:	4625      	mov	r5, r4
 800ff6c:	9407      	str	r4, [sp, #28]
 800ff6e:	4626      	mov	r6, r4
 800ff70:	9a05      	ldr	r2, [sp, #20]
 800ff72:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80100c8 <_strtod_l+0x578>
 800ff76:	2322      	movs	r3, #34	@ 0x22
 800ff78:	6013      	str	r3, [r2, #0]
 800ff7a:	f04f 0a00 	mov.w	sl, #0
 800ff7e:	9b07      	ldr	r3, [sp, #28]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	f43f ae20 	beq.w	800fbc6 <_strtod_l+0x76>
 800ff86:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ff88:	9805      	ldr	r0, [sp, #20]
 800ff8a:	f7ff f957 	bl	800f23c <_Bfree>
 800ff8e:	9805      	ldr	r0, [sp, #20]
 800ff90:	4631      	mov	r1, r6
 800ff92:	f7ff f953 	bl	800f23c <_Bfree>
 800ff96:	9805      	ldr	r0, [sp, #20]
 800ff98:	4629      	mov	r1, r5
 800ff9a:	f7ff f94f 	bl	800f23c <_Bfree>
 800ff9e:	9907      	ldr	r1, [sp, #28]
 800ffa0:	9805      	ldr	r0, [sp, #20]
 800ffa2:	f7ff f94b 	bl	800f23c <_Bfree>
 800ffa6:	9805      	ldr	r0, [sp, #20]
 800ffa8:	4621      	mov	r1, r4
 800ffaa:	f7ff f947 	bl	800f23c <_Bfree>
 800ffae:	e60a      	b.n	800fbc6 <_strtod_l+0x76>
 800ffb0:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ffb4:	1be0      	subs	r0, r4, r7
 800ffb6:	4281      	cmp	r1, r0
 800ffb8:	dbbc      	blt.n	800ff34 <_strtod_l+0x3e4>
 800ffba:	4a40      	ldr	r2, [pc, #256]	@ (80100bc <_strtod_l+0x56c>)
 800ffbc:	f1c3 030f 	rsb	r3, r3, #15
 800ffc0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ffc4:	ed91 7b00 	vldr	d7, [r1]
 800ffc8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ffca:	ec4b ab16 	vmov	d6, sl, fp
 800ffce:	1acb      	subs	r3, r1, r3
 800ffd0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ffd4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ffd8:	ed92 6b00 	vldr	d6, [r2]
 800ffdc:	e796      	b.n	800ff0c <_strtod_l+0x3bc>
 800ffde:	3116      	adds	r1, #22
 800ffe0:	dba8      	blt.n	800ff34 <_strtod_l+0x3e4>
 800ffe2:	4b36      	ldr	r3, [pc, #216]	@ (80100bc <_strtod_l+0x56c>)
 800ffe4:	1b3c      	subs	r4, r7, r4
 800ffe6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800ffea:	ed94 7b00 	vldr	d7, [r4]
 800ffee:	ec4b ab16 	vmov	d6, sl, fp
 800fff2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800fff6:	e78b      	b.n	800ff10 <_strtod_l+0x3c0>
 800fff8:	2000      	movs	r0, #0
 800fffa:	ec4b ab17 	vmov	d7, sl, fp
 800fffe:	4e30      	ldr	r6, [pc, #192]	@ (80100c0 <_strtod_l+0x570>)
 8010000:	1112      	asrs	r2, r2, #4
 8010002:	4601      	mov	r1, r0
 8010004:	2a01      	cmp	r2, #1
 8010006:	dc23      	bgt.n	8010050 <_strtod_l+0x500>
 8010008:	b108      	cbz	r0, 801000e <_strtod_l+0x4be>
 801000a:	ec5b ab17 	vmov	sl, fp, d7
 801000e:	4a2c      	ldr	r2, [pc, #176]	@ (80100c0 <_strtod_l+0x570>)
 8010010:	482c      	ldr	r0, [pc, #176]	@ (80100c4 <_strtod_l+0x574>)
 8010012:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010016:	ed92 7b00 	vldr	d7, [r2]
 801001a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801001e:	ec4b ab16 	vmov	d6, sl, fp
 8010022:	4a29      	ldr	r2, [pc, #164]	@ (80100c8 <_strtod_l+0x578>)
 8010024:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010028:	ee17 1a90 	vmov	r1, s15
 801002c:	400a      	ands	r2, r1
 801002e:	4282      	cmp	r2, r0
 8010030:	ec5b ab17 	vmov	sl, fp, d7
 8010034:	d898      	bhi.n	800ff68 <_strtod_l+0x418>
 8010036:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801003a:	4282      	cmp	r2, r0
 801003c:	bf86      	itte	hi
 801003e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80100cc <_strtod_l+0x57c>
 8010042:	f04f 3aff 	movhi.w	sl, #4294967295
 8010046:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801004a:	2200      	movs	r2, #0
 801004c:	9206      	str	r2, [sp, #24]
 801004e:	e076      	b.n	801013e <_strtod_l+0x5ee>
 8010050:	f012 0f01 	tst.w	r2, #1
 8010054:	d004      	beq.n	8010060 <_strtod_l+0x510>
 8010056:	ed96 6b00 	vldr	d6, [r6]
 801005a:	2001      	movs	r0, #1
 801005c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010060:	3101      	adds	r1, #1
 8010062:	1052      	asrs	r2, r2, #1
 8010064:	3608      	adds	r6, #8
 8010066:	e7cd      	b.n	8010004 <_strtod_l+0x4b4>
 8010068:	d0ef      	beq.n	801004a <_strtod_l+0x4fa>
 801006a:	4252      	negs	r2, r2
 801006c:	f012 000f 	ands.w	r0, r2, #15
 8010070:	d00a      	beq.n	8010088 <_strtod_l+0x538>
 8010072:	4912      	ldr	r1, [pc, #72]	@ (80100bc <_strtod_l+0x56c>)
 8010074:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010078:	ed91 7b00 	vldr	d7, [r1]
 801007c:	ec4b ab16 	vmov	d6, sl, fp
 8010080:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010084:	ec5b ab17 	vmov	sl, fp, d7
 8010088:	1112      	asrs	r2, r2, #4
 801008a:	d0de      	beq.n	801004a <_strtod_l+0x4fa>
 801008c:	2a1f      	cmp	r2, #31
 801008e:	dd1f      	ble.n	80100d0 <_strtod_l+0x580>
 8010090:	2400      	movs	r4, #0
 8010092:	4625      	mov	r5, r4
 8010094:	9407      	str	r4, [sp, #28]
 8010096:	4626      	mov	r6, r4
 8010098:	9a05      	ldr	r2, [sp, #20]
 801009a:	2322      	movs	r3, #34	@ 0x22
 801009c:	f04f 0a00 	mov.w	sl, #0
 80100a0:	f04f 0b00 	mov.w	fp, #0
 80100a4:	6013      	str	r3, [r2, #0]
 80100a6:	e76a      	b.n	800ff7e <_strtod_l+0x42e>
 80100a8:	08011a4d 	.word	0x08011a4d
 80100ac:	08011c64 	.word	0x08011c64
 80100b0:	08011a45 	.word	0x08011a45
 80100b4:	08011a7c 	.word	0x08011a7c
 80100b8:	08011e0d 	.word	0x08011e0d
 80100bc:	08011b98 	.word	0x08011b98
 80100c0:	08011b70 	.word	0x08011b70
 80100c4:	7ca00000 	.word	0x7ca00000
 80100c8:	7ff00000 	.word	0x7ff00000
 80100cc:	7fefffff 	.word	0x7fefffff
 80100d0:	f012 0110 	ands.w	r1, r2, #16
 80100d4:	bf18      	it	ne
 80100d6:	216a      	movne	r1, #106	@ 0x6a
 80100d8:	9106      	str	r1, [sp, #24]
 80100da:	ec4b ab17 	vmov	d7, sl, fp
 80100de:	49b0      	ldr	r1, [pc, #704]	@ (80103a0 <_strtod_l+0x850>)
 80100e0:	2000      	movs	r0, #0
 80100e2:	07d6      	lsls	r6, r2, #31
 80100e4:	d504      	bpl.n	80100f0 <_strtod_l+0x5a0>
 80100e6:	ed91 6b00 	vldr	d6, [r1]
 80100ea:	2001      	movs	r0, #1
 80100ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80100f0:	1052      	asrs	r2, r2, #1
 80100f2:	f101 0108 	add.w	r1, r1, #8
 80100f6:	d1f4      	bne.n	80100e2 <_strtod_l+0x592>
 80100f8:	b108      	cbz	r0, 80100fe <_strtod_l+0x5ae>
 80100fa:	ec5b ab17 	vmov	sl, fp, d7
 80100fe:	9a06      	ldr	r2, [sp, #24]
 8010100:	b1b2      	cbz	r2, 8010130 <_strtod_l+0x5e0>
 8010102:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8010106:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801010a:	2a00      	cmp	r2, #0
 801010c:	4658      	mov	r0, fp
 801010e:	dd0f      	ble.n	8010130 <_strtod_l+0x5e0>
 8010110:	2a1f      	cmp	r2, #31
 8010112:	dd55      	ble.n	80101c0 <_strtod_l+0x670>
 8010114:	2a34      	cmp	r2, #52	@ 0x34
 8010116:	bfde      	ittt	le
 8010118:	f04f 32ff 	movle.w	r2, #4294967295
 801011c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8010120:	408a      	lslle	r2, r1
 8010122:	f04f 0a00 	mov.w	sl, #0
 8010126:	bfcc      	ite	gt
 8010128:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801012c:	ea02 0b00 	andle.w	fp, r2, r0
 8010130:	ec4b ab17 	vmov	d7, sl, fp
 8010134:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801013c:	d0a8      	beq.n	8010090 <_strtod_l+0x540>
 801013e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010140:	9805      	ldr	r0, [sp, #20]
 8010142:	f8cd 9000 	str.w	r9, [sp]
 8010146:	462a      	mov	r2, r5
 8010148:	f7ff f8e0 	bl	800f30c <__s2b>
 801014c:	9007      	str	r0, [sp, #28]
 801014e:	2800      	cmp	r0, #0
 8010150:	f43f af0a 	beq.w	800ff68 <_strtod_l+0x418>
 8010154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010156:	1b3f      	subs	r7, r7, r4
 8010158:	2b00      	cmp	r3, #0
 801015a:	bfb4      	ite	lt
 801015c:	463b      	movlt	r3, r7
 801015e:	2300      	movge	r3, #0
 8010160:	930a      	str	r3, [sp, #40]	@ 0x28
 8010162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010164:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8010390 <_strtod_l+0x840>
 8010168:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801016c:	2400      	movs	r4, #0
 801016e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010170:	4625      	mov	r5, r4
 8010172:	9b07      	ldr	r3, [sp, #28]
 8010174:	9805      	ldr	r0, [sp, #20]
 8010176:	6859      	ldr	r1, [r3, #4]
 8010178:	f7ff f820 	bl	800f1bc <_Balloc>
 801017c:	4606      	mov	r6, r0
 801017e:	2800      	cmp	r0, #0
 8010180:	f43f aef6 	beq.w	800ff70 <_strtod_l+0x420>
 8010184:	9b07      	ldr	r3, [sp, #28]
 8010186:	691a      	ldr	r2, [r3, #16]
 8010188:	ec4b ab19 	vmov	d9, sl, fp
 801018c:	3202      	adds	r2, #2
 801018e:	f103 010c 	add.w	r1, r3, #12
 8010192:	0092      	lsls	r2, r2, #2
 8010194:	300c      	adds	r0, #12
 8010196:	f7fe f91c 	bl	800e3d2 <memcpy>
 801019a:	eeb0 0b49 	vmov.f64	d0, d9
 801019e:	9805      	ldr	r0, [sp, #20]
 80101a0:	aa14      	add	r2, sp, #80	@ 0x50
 80101a2:	a913      	add	r1, sp, #76	@ 0x4c
 80101a4:	f7ff fbee 	bl	800f984 <__d2b>
 80101a8:	9012      	str	r0, [sp, #72]	@ 0x48
 80101aa:	2800      	cmp	r0, #0
 80101ac:	f43f aee0 	beq.w	800ff70 <_strtod_l+0x420>
 80101b0:	9805      	ldr	r0, [sp, #20]
 80101b2:	2101      	movs	r1, #1
 80101b4:	f7ff f940 	bl	800f438 <__i2b>
 80101b8:	4605      	mov	r5, r0
 80101ba:	b940      	cbnz	r0, 80101ce <_strtod_l+0x67e>
 80101bc:	2500      	movs	r5, #0
 80101be:	e6d7      	b.n	800ff70 <_strtod_l+0x420>
 80101c0:	f04f 31ff 	mov.w	r1, #4294967295
 80101c4:	fa01 f202 	lsl.w	r2, r1, r2
 80101c8:	ea02 0a0a 	and.w	sl, r2, sl
 80101cc:	e7b0      	b.n	8010130 <_strtod_l+0x5e0>
 80101ce:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80101d0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80101d2:	2f00      	cmp	r7, #0
 80101d4:	bfab      	itete	ge
 80101d6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 80101d8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 80101da:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 80101de:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 80101e2:	bfac      	ite	ge
 80101e4:	eb07 0903 	addge.w	r9, r7, r3
 80101e8:	eba3 0807 	sublt.w	r8, r3, r7
 80101ec:	9b06      	ldr	r3, [sp, #24]
 80101ee:	1aff      	subs	r7, r7, r3
 80101f0:	4417      	add	r7, r2
 80101f2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 80101f6:	4a6b      	ldr	r2, [pc, #428]	@ (80103a4 <_strtod_l+0x854>)
 80101f8:	3f01      	subs	r7, #1
 80101fa:	4297      	cmp	r7, r2
 80101fc:	da51      	bge.n	80102a2 <_strtod_l+0x752>
 80101fe:	1bd1      	subs	r1, r2, r7
 8010200:	291f      	cmp	r1, #31
 8010202:	eba3 0301 	sub.w	r3, r3, r1
 8010206:	f04f 0201 	mov.w	r2, #1
 801020a:	dc3e      	bgt.n	801028a <_strtod_l+0x73a>
 801020c:	408a      	lsls	r2, r1
 801020e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010210:	2200      	movs	r2, #0
 8010212:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010214:	eb09 0703 	add.w	r7, r9, r3
 8010218:	4498      	add	r8, r3
 801021a:	9b06      	ldr	r3, [sp, #24]
 801021c:	45b9      	cmp	r9, r7
 801021e:	4498      	add	r8, r3
 8010220:	464b      	mov	r3, r9
 8010222:	bfa8      	it	ge
 8010224:	463b      	movge	r3, r7
 8010226:	4543      	cmp	r3, r8
 8010228:	bfa8      	it	ge
 801022a:	4643      	movge	r3, r8
 801022c:	2b00      	cmp	r3, #0
 801022e:	bfc2      	ittt	gt
 8010230:	1aff      	subgt	r7, r7, r3
 8010232:	eba8 0803 	subgt.w	r8, r8, r3
 8010236:	eba9 0903 	subgt.w	r9, r9, r3
 801023a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801023c:	2b00      	cmp	r3, #0
 801023e:	dd16      	ble.n	801026e <_strtod_l+0x71e>
 8010240:	4629      	mov	r1, r5
 8010242:	9805      	ldr	r0, [sp, #20]
 8010244:	461a      	mov	r2, r3
 8010246:	f7ff f9b7 	bl	800f5b8 <__pow5mult>
 801024a:	4605      	mov	r5, r0
 801024c:	2800      	cmp	r0, #0
 801024e:	d0b5      	beq.n	80101bc <_strtod_l+0x66c>
 8010250:	4601      	mov	r1, r0
 8010252:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010254:	9805      	ldr	r0, [sp, #20]
 8010256:	f7ff f905 	bl	800f464 <__multiply>
 801025a:	900f      	str	r0, [sp, #60]	@ 0x3c
 801025c:	2800      	cmp	r0, #0
 801025e:	f43f ae87 	beq.w	800ff70 <_strtod_l+0x420>
 8010262:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010264:	9805      	ldr	r0, [sp, #20]
 8010266:	f7fe ffe9 	bl	800f23c <_Bfree>
 801026a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801026c:	9312      	str	r3, [sp, #72]	@ 0x48
 801026e:	2f00      	cmp	r7, #0
 8010270:	dc1b      	bgt.n	80102aa <_strtod_l+0x75a>
 8010272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010274:	2b00      	cmp	r3, #0
 8010276:	dd21      	ble.n	80102bc <_strtod_l+0x76c>
 8010278:	4631      	mov	r1, r6
 801027a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801027c:	9805      	ldr	r0, [sp, #20]
 801027e:	f7ff f99b 	bl	800f5b8 <__pow5mult>
 8010282:	4606      	mov	r6, r0
 8010284:	b9d0      	cbnz	r0, 80102bc <_strtod_l+0x76c>
 8010286:	2600      	movs	r6, #0
 8010288:	e672      	b.n	800ff70 <_strtod_l+0x420>
 801028a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801028e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8010292:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8010296:	37e2      	adds	r7, #226	@ 0xe2
 8010298:	fa02 f107 	lsl.w	r1, r2, r7
 801029c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801029e:	920c      	str	r2, [sp, #48]	@ 0x30
 80102a0:	e7b8      	b.n	8010214 <_strtod_l+0x6c4>
 80102a2:	2200      	movs	r2, #0
 80102a4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80102a6:	2201      	movs	r2, #1
 80102a8:	e7f9      	b.n	801029e <_strtod_l+0x74e>
 80102aa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80102ac:	9805      	ldr	r0, [sp, #20]
 80102ae:	463a      	mov	r2, r7
 80102b0:	f7ff f9dc 	bl	800f66c <__lshift>
 80102b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80102b6:	2800      	cmp	r0, #0
 80102b8:	d1db      	bne.n	8010272 <_strtod_l+0x722>
 80102ba:	e659      	b.n	800ff70 <_strtod_l+0x420>
 80102bc:	f1b8 0f00 	cmp.w	r8, #0
 80102c0:	dd07      	ble.n	80102d2 <_strtod_l+0x782>
 80102c2:	4631      	mov	r1, r6
 80102c4:	9805      	ldr	r0, [sp, #20]
 80102c6:	4642      	mov	r2, r8
 80102c8:	f7ff f9d0 	bl	800f66c <__lshift>
 80102cc:	4606      	mov	r6, r0
 80102ce:	2800      	cmp	r0, #0
 80102d0:	d0d9      	beq.n	8010286 <_strtod_l+0x736>
 80102d2:	f1b9 0f00 	cmp.w	r9, #0
 80102d6:	dd08      	ble.n	80102ea <_strtod_l+0x79a>
 80102d8:	4629      	mov	r1, r5
 80102da:	9805      	ldr	r0, [sp, #20]
 80102dc:	464a      	mov	r2, r9
 80102de:	f7ff f9c5 	bl	800f66c <__lshift>
 80102e2:	4605      	mov	r5, r0
 80102e4:	2800      	cmp	r0, #0
 80102e6:	f43f ae43 	beq.w	800ff70 <_strtod_l+0x420>
 80102ea:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80102ec:	9805      	ldr	r0, [sp, #20]
 80102ee:	4632      	mov	r2, r6
 80102f0:	f7ff fa44 	bl	800f77c <__mdiff>
 80102f4:	4604      	mov	r4, r0
 80102f6:	2800      	cmp	r0, #0
 80102f8:	f43f ae3a 	beq.w	800ff70 <_strtod_l+0x420>
 80102fc:	2300      	movs	r3, #0
 80102fe:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8010302:	60c3      	str	r3, [r0, #12]
 8010304:	4629      	mov	r1, r5
 8010306:	f7ff fa1d 	bl	800f744 <__mcmp>
 801030a:	2800      	cmp	r0, #0
 801030c:	da4e      	bge.n	80103ac <_strtod_l+0x85c>
 801030e:	ea58 080a 	orrs.w	r8, r8, sl
 8010312:	d174      	bne.n	80103fe <_strtod_l+0x8ae>
 8010314:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010318:	2b00      	cmp	r3, #0
 801031a:	d170      	bne.n	80103fe <_strtod_l+0x8ae>
 801031c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010320:	0d1b      	lsrs	r3, r3, #20
 8010322:	051b      	lsls	r3, r3, #20
 8010324:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010328:	d969      	bls.n	80103fe <_strtod_l+0x8ae>
 801032a:	6963      	ldr	r3, [r4, #20]
 801032c:	b913      	cbnz	r3, 8010334 <_strtod_l+0x7e4>
 801032e:	6923      	ldr	r3, [r4, #16]
 8010330:	2b01      	cmp	r3, #1
 8010332:	dd64      	ble.n	80103fe <_strtod_l+0x8ae>
 8010334:	4621      	mov	r1, r4
 8010336:	2201      	movs	r2, #1
 8010338:	9805      	ldr	r0, [sp, #20]
 801033a:	f7ff f997 	bl	800f66c <__lshift>
 801033e:	4629      	mov	r1, r5
 8010340:	4604      	mov	r4, r0
 8010342:	f7ff f9ff 	bl	800f744 <__mcmp>
 8010346:	2800      	cmp	r0, #0
 8010348:	dd59      	ble.n	80103fe <_strtod_l+0x8ae>
 801034a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801034e:	9a06      	ldr	r2, [sp, #24]
 8010350:	0d1b      	lsrs	r3, r3, #20
 8010352:	051b      	lsls	r3, r3, #20
 8010354:	2a00      	cmp	r2, #0
 8010356:	d070      	beq.n	801043a <_strtod_l+0x8ea>
 8010358:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801035c:	d86d      	bhi.n	801043a <_strtod_l+0x8ea>
 801035e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010362:	f67f ae99 	bls.w	8010098 <_strtod_l+0x548>
 8010366:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8010398 <_strtod_l+0x848>
 801036a:	ec4b ab16 	vmov	d6, sl, fp
 801036e:	4b0e      	ldr	r3, [pc, #56]	@ (80103a8 <_strtod_l+0x858>)
 8010370:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010374:	ee17 2a90 	vmov	r2, s15
 8010378:	4013      	ands	r3, r2
 801037a:	ec5b ab17 	vmov	sl, fp, d7
 801037e:	2b00      	cmp	r3, #0
 8010380:	f47f ae01 	bne.w	800ff86 <_strtod_l+0x436>
 8010384:	9a05      	ldr	r2, [sp, #20]
 8010386:	2322      	movs	r3, #34	@ 0x22
 8010388:	6013      	str	r3, [r2, #0]
 801038a:	e5fc      	b.n	800ff86 <_strtod_l+0x436>
 801038c:	f3af 8000 	nop.w
 8010390:	ffc00000 	.word	0xffc00000
 8010394:	41dfffff 	.word	0x41dfffff
 8010398:	00000000 	.word	0x00000000
 801039c:	39500000 	.word	0x39500000
 80103a0:	08011c90 	.word	0x08011c90
 80103a4:	fffffc02 	.word	0xfffffc02
 80103a8:	7ff00000 	.word	0x7ff00000
 80103ac:	46d9      	mov	r9, fp
 80103ae:	d15d      	bne.n	801046c <_strtod_l+0x91c>
 80103b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80103b4:	f1b8 0f00 	cmp.w	r8, #0
 80103b8:	d02a      	beq.n	8010410 <_strtod_l+0x8c0>
 80103ba:	4aab      	ldr	r2, [pc, #684]	@ (8010668 <_strtod_l+0xb18>)
 80103bc:	4293      	cmp	r3, r2
 80103be:	d12a      	bne.n	8010416 <_strtod_l+0x8c6>
 80103c0:	9b06      	ldr	r3, [sp, #24]
 80103c2:	4652      	mov	r2, sl
 80103c4:	b1fb      	cbz	r3, 8010406 <_strtod_l+0x8b6>
 80103c6:	4ba9      	ldr	r3, [pc, #676]	@ (801066c <_strtod_l+0xb1c>)
 80103c8:	ea0b 0303 	and.w	r3, fp, r3
 80103cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80103d0:	f04f 31ff 	mov.w	r1, #4294967295
 80103d4:	d81a      	bhi.n	801040c <_strtod_l+0x8bc>
 80103d6:	0d1b      	lsrs	r3, r3, #20
 80103d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80103dc:	fa01 f303 	lsl.w	r3, r1, r3
 80103e0:	429a      	cmp	r2, r3
 80103e2:	d118      	bne.n	8010416 <_strtod_l+0x8c6>
 80103e4:	4ba2      	ldr	r3, [pc, #648]	@ (8010670 <_strtod_l+0xb20>)
 80103e6:	4599      	cmp	r9, r3
 80103e8:	d102      	bne.n	80103f0 <_strtod_l+0x8a0>
 80103ea:	3201      	adds	r2, #1
 80103ec:	f43f adc0 	beq.w	800ff70 <_strtod_l+0x420>
 80103f0:	4b9e      	ldr	r3, [pc, #632]	@ (801066c <_strtod_l+0xb1c>)
 80103f2:	ea09 0303 	and.w	r3, r9, r3
 80103f6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80103fa:	f04f 0a00 	mov.w	sl, #0
 80103fe:	9b06      	ldr	r3, [sp, #24]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d1b0      	bne.n	8010366 <_strtod_l+0x816>
 8010404:	e5bf      	b.n	800ff86 <_strtod_l+0x436>
 8010406:	f04f 33ff 	mov.w	r3, #4294967295
 801040a:	e7e9      	b.n	80103e0 <_strtod_l+0x890>
 801040c:	460b      	mov	r3, r1
 801040e:	e7e7      	b.n	80103e0 <_strtod_l+0x890>
 8010410:	ea53 030a 	orrs.w	r3, r3, sl
 8010414:	d099      	beq.n	801034a <_strtod_l+0x7fa>
 8010416:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010418:	b1c3      	cbz	r3, 801044c <_strtod_l+0x8fc>
 801041a:	ea13 0f09 	tst.w	r3, r9
 801041e:	d0ee      	beq.n	80103fe <_strtod_l+0x8ae>
 8010420:	9a06      	ldr	r2, [sp, #24]
 8010422:	4650      	mov	r0, sl
 8010424:	4659      	mov	r1, fp
 8010426:	f1b8 0f00 	cmp.w	r8, #0
 801042a:	d013      	beq.n	8010454 <_strtod_l+0x904>
 801042c:	f7ff fb75 	bl	800fb1a <sulp>
 8010430:	ee39 7b00 	vadd.f64	d7, d9, d0
 8010434:	ec5b ab17 	vmov	sl, fp, d7
 8010438:	e7e1      	b.n	80103fe <_strtod_l+0x8ae>
 801043a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801043e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010442:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010446:	f04f 3aff 	mov.w	sl, #4294967295
 801044a:	e7d8      	b.n	80103fe <_strtod_l+0x8ae>
 801044c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801044e:	ea13 0f0a 	tst.w	r3, sl
 8010452:	e7e4      	b.n	801041e <_strtod_l+0x8ce>
 8010454:	f7ff fb61 	bl	800fb1a <sulp>
 8010458:	ee39 0b40 	vsub.f64	d0, d9, d0
 801045c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010464:	ec5b ab10 	vmov	sl, fp, d0
 8010468:	d1c9      	bne.n	80103fe <_strtod_l+0x8ae>
 801046a:	e615      	b.n	8010098 <_strtod_l+0x548>
 801046c:	4629      	mov	r1, r5
 801046e:	4620      	mov	r0, r4
 8010470:	f7ff fae0 	bl	800fa34 <__ratio>
 8010474:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010478:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801047c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010480:	d85d      	bhi.n	801053e <_strtod_l+0x9ee>
 8010482:	f1b8 0f00 	cmp.w	r8, #0
 8010486:	d164      	bne.n	8010552 <_strtod_l+0xa02>
 8010488:	f1ba 0f00 	cmp.w	sl, #0
 801048c:	d14b      	bne.n	8010526 <_strtod_l+0x9d6>
 801048e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010492:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010496:	2b00      	cmp	r3, #0
 8010498:	d160      	bne.n	801055c <_strtod_l+0xa0c>
 801049a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801049e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80104a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a6:	d401      	bmi.n	80104ac <_strtod_l+0x95c>
 80104a8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80104ac:	eeb1 ab48 	vneg.f64	d10, d8
 80104b0:	486e      	ldr	r0, [pc, #440]	@ (801066c <_strtod_l+0xb1c>)
 80104b2:	4970      	ldr	r1, [pc, #448]	@ (8010674 <_strtod_l+0xb24>)
 80104b4:	ea09 0700 	and.w	r7, r9, r0
 80104b8:	428f      	cmp	r7, r1
 80104ba:	ec53 2b1a 	vmov	r2, r3, d10
 80104be:	d17d      	bne.n	80105bc <_strtod_l+0xa6c>
 80104c0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80104c4:	ec4b ab1c 	vmov	d12, sl, fp
 80104c8:	eeb0 0b4c 	vmov.f64	d0, d12
 80104cc:	f7ff f9ea 	bl	800f8a4 <__ulp>
 80104d0:	4866      	ldr	r0, [pc, #408]	@ (801066c <_strtod_l+0xb1c>)
 80104d2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80104d6:	ee1c 3a90 	vmov	r3, s25
 80104da:	4a67      	ldr	r2, [pc, #412]	@ (8010678 <_strtod_l+0xb28>)
 80104dc:	ea03 0100 	and.w	r1, r3, r0
 80104e0:	4291      	cmp	r1, r2
 80104e2:	ec5b ab1c 	vmov	sl, fp, d12
 80104e6:	d93c      	bls.n	8010562 <_strtod_l+0xa12>
 80104e8:	ee19 2a90 	vmov	r2, s19
 80104ec:	4b60      	ldr	r3, [pc, #384]	@ (8010670 <_strtod_l+0xb20>)
 80104ee:	429a      	cmp	r2, r3
 80104f0:	d104      	bne.n	80104fc <_strtod_l+0x9ac>
 80104f2:	ee19 3a10 	vmov	r3, s18
 80104f6:	3301      	adds	r3, #1
 80104f8:	f43f ad3a 	beq.w	800ff70 <_strtod_l+0x420>
 80104fc:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8010670 <_strtod_l+0xb20>
 8010500:	f04f 3aff 	mov.w	sl, #4294967295
 8010504:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010506:	9805      	ldr	r0, [sp, #20]
 8010508:	f7fe fe98 	bl	800f23c <_Bfree>
 801050c:	9805      	ldr	r0, [sp, #20]
 801050e:	4631      	mov	r1, r6
 8010510:	f7fe fe94 	bl	800f23c <_Bfree>
 8010514:	9805      	ldr	r0, [sp, #20]
 8010516:	4629      	mov	r1, r5
 8010518:	f7fe fe90 	bl	800f23c <_Bfree>
 801051c:	9805      	ldr	r0, [sp, #20]
 801051e:	4621      	mov	r1, r4
 8010520:	f7fe fe8c 	bl	800f23c <_Bfree>
 8010524:	e625      	b.n	8010172 <_strtod_l+0x622>
 8010526:	f1ba 0f01 	cmp.w	sl, #1
 801052a:	d103      	bne.n	8010534 <_strtod_l+0x9e4>
 801052c:	f1bb 0f00 	cmp.w	fp, #0
 8010530:	f43f adb2 	beq.w	8010098 <_strtod_l+0x548>
 8010534:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010538:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801053c:	e7b8      	b.n	80104b0 <_strtod_l+0x960>
 801053e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010542:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010546:	f1b8 0f00 	cmp.w	r8, #0
 801054a:	d0af      	beq.n	80104ac <_strtod_l+0x95c>
 801054c:	eeb0 ab48 	vmov.f64	d10, d8
 8010550:	e7ae      	b.n	80104b0 <_strtod_l+0x960>
 8010552:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8010556:	eeb0 8b4a 	vmov.f64	d8, d10
 801055a:	e7a9      	b.n	80104b0 <_strtod_l+0x960>
 801055c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010560:	e7a6      	b.n	80104b0 <_strtod_l+0x960>
 8010562:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010566:	9b06      	ldr	r3, [sp, #24]
 8010568:	46d9      	mov	r9, fp
 801056a:	2b00      	cmp	r3, #0
 801056c:	d1ca      	bne.n	8010504 <_strtod_l+0x9b4>
 801056e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010572:	0d1b      	lsrs	r3, r3, #20
 8010574:	051b      	lsls	r3, r3, #20
 8010576:	429f      	cmp	r7, r3
 8010578:	d1c4      	bne.n	8010504 <_strtod_l+0x9b4>
 801057a:	ec51 0b18 	vmov	r0, r1, d8
 801057e:	f7f0 f8db 	bl	8000738 <__aeabi_d2lz>
 8010582:	f7f0 f893 	bl	80006ac <__aeabi_l2d>
 8010586:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801058a:	ec41 0b17 	vmov	d7, r0, r1
 801058e:	ea49 090a 	orr.w	r9, r9, sl
 8010592:	ea59 0908 	orrs.w	r9, r9, r8
 8010596:	ee38 8b47 	vsub.f64	d8, d8, d7
 801059a:	d03c      	beq.n	8010616 <_strtod_l+0xac6>
 801059c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8010650 <_strtod_l+0xb00>
 80105a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80105a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105a8:	f53f aced 	bmi.w	800ff86 <_strtod_l+0x436>
 80105ac:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010658 <_strtod_l+0xb08>
 80105b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80105b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b8:	dda4      	ble.n	8010504 <_strtod_l+0x9b4>
 80105ba:	e4e4      	b.n	800ff86 <_strtod_l+0x436>
 80105bc:	9906      	ldr	r1, [sp, #24]
 80105be:	b1e1      	cbz	r1, 80105fa <_strtod_l+0xaaa>
 80105c0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80105c4:	d819      	bhi.n	80105fa <_strtod_l+0xaaa>
 80105c6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80105ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105ce:	d811      	bhi.n	80105f4 <_strtod_l+0xaa4>
 80105d0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80105d4:	ee18 3a10 	vmov	r3, s16
 80105d8:	2b01      	cmp	r3, #1
 80105da:	bf38      	it	cc
 80105dc:	2301      	movcc	r3, #1
 80105de:	ee08 3a10 	vmov	s16, r3
 80105e2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80105e6:	f1b8 0f00 	cmp.w	r8, #0
 80105ea:	d111      	bne.n	8010610 <_strtod_l+0xac0>
 80105ec:	eeb1 7b48 	vneg.f64	d7, d8
 80105f0:	ec53 2b17 	vmov	r2, r3, d7
 80105f4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80105f8:	1bcb      	subs	r3, r1, r7
 80105fa:	eeb0 0b49 	vmov.f64	d0, d9
 80105fe:	ec43 2b1a 	vmov	d10, r2, r3
 8010602:	f7ff f94f 	bl	800f8a4 <__ulp>
 8010606:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801060a:	ec5b ab19 	vmov	sl, fp, d9
 801060e:	e7aa      	b.n	8010566 <_strtod_l+0xa16>
 8010610:	eeb0 7b48 	vmov.f64	d7, d8
 8010614:	e7ec      	b.n	80105f0 <_strtod_l+0xaa0>
 8010616:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8010660 <_strtod_l+0xb10>
 801061a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801061e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010622:	f57f af6f 	bpl.w	8010504 <_strtod_l+0x9b4>
 8010626:	e4ae      	b.n	800ff86 <_strtod_l+0x436>
 8010628:	2300      	movs	r3, #0
 801062a:	9308      	str	r3, [sp, #32]
 801062c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801062e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010630:	6013      	str	r3, [r2, #0]
 8010632:	f7ff bacc 	b.w	800fbce <_strtod_l+0x7e>
 8010636:	2a65      	cmp	r2, #101	@ 0x65
 8010638:	f43f abbc 	beq.w	800fdb4 <_strtod_l+0x264>
 801063c:	2a45      	cmp	r2, #69	@ 0x45
 801063e:	f43f abb9 	beq.w	800fdb4 <_strtod_l+0x264>
 8010642:	2301      	movs	r3, #1
 8010644:	9306      	str	r3, [sp, #24]
 8010646:	f7ff bbf0 	b.w	800fe2a <_strtod_l+0x2da>
 801064a:	bf00      	nop
 801064c:	f3af 8000 	nop.w
 8010650:	94a03595 	.word	0x94a03595
 8010654:	3fdfffff 	.word	0x3fdfffff
 8010658:	35afe535 	.word	0x35afe535
 801065c:	3fe00000 	.word	0x3fe00000
 8010660:	94a03595 	.word	0x94a03595
 8010664:	3fcfffff 	.word	0x3fcfffff
 8010668:	000fffff 	.word	0x000fffff
 801066c:	7ff00000 	.word	0x7ff00000
 8010670:	7fefffff 	.word	0x7fefffff
 8010674:	7fe00000 	.word	0x7fe00000
 8010678:	7c9fffff 	.word	0x7c9fffff

0801067c <_strtod_r>:
 801067c:	4b01      	ldr	r3, [pc, #4]	@ (8010684 <_strtod_r+0x8>)
 801067e:	f7ff ba67 	b.w	800fb50 <_strtod_l>
 8010682:	bf00      	nop
 8010684:	24000070 	.word	0x24000070

08010688 <_strtol_l.constprop.0>:
 8010688:	2b24      	cmp	r3, #36	@ 0x24
 801068a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801068e:	4686      	mov	lr, r0
 8010690:	4690      	mov	r8, r2
 8010692:	d801      	bhi.n	8010698 <_strtol_l.constprop.0+0x10>
 8010694:	2b01      	cmp	r3, #1
 8010696:	d106      	bne.n	80106a6 <_strtol_l.constprop.0+0x1e>
 8010698:	f7fd fe6e 	bl	800e378 <__errno>
 801069c:	2316      	movs	r3, #22
 801069e:	6003      	str	r3, [r0, #0]
 80106a0:	2000      	movs	r0, #0
 80106a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106a6:	4834      	ldr	r0, [pc, #208]	@ (8010778 <_strtol_l.constprop.0+0xf0>)
 80106a8:	460d      	mov	r5, r1
 80106aa:	462a      	mov	r2, r5
 80106ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80106b0:	5d06      	ldrb	r6, [r0, r4]
 80106b2:	f016 0608 	ands.w	r6, r6, #8
 80106b6:	d1f8      	bne.n	80106aa <_strtol_l.constprop.0+0x22>
 80106b8:	2c2d      	cmp	r4, #45	@ 0x2d
 80106ba:	d12d      	bne.n	8010718 <_strtol_l.constprop.0+0x90>
 80106bc:	782c      	ldrb	r4, [r5, #0]
 80106be:	2601      	movs	r6, #1
 80106c0:	1c95      	adds	r5, r2, #2
 80106c2:	f033 0210 	bics.w	r2, r3, #16
 80106c6:	d109      	bne.n	80106dc <_strtol_l.constprop.0+0x54>
 80106c8:	2c30      	cmp	r4, #48	@ 0x30
 80106ca:	d12a      	bne.n	8010722 <_strtol_l.constprop.0+0x9a>
 80106cc:	782a      	ldrb	r2, [r5, #0]
 80106ce:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80106d2:	2a58      	cmp	r2, #88	@ 0x58
 80106d4:	d125      	bne.n	8010722 <_strtol_l.constprop.0+0x9a>
 80106d6:	786c      	ldrb	r4, [r5, #1]
 80106d8:	2310      	movs	r3, #16
 80106da:	3502      	adds	r5, #2
 80106dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80106e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80106e4:	2200      	movs	r2, #0
 80106e6:	fbbc f9f3 	udiv	r9, ip, r3
 80106ea:	4610      	mov	r0, r2
 80106ec:	fb03 ca19 	mls	sl, r3, r9, ip
 80106f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80106f4:	2f09      	cmp	r7, #9
 80106f6:	d81b      	bhi.n	8010730 <_strtol_l.constprop.0+0xa8>
 80106f8:	463c      	mov	r4, r7
 80106fa:	42a3      	cmp	r3, r4
 80106fc:	dd27      	ble.n	801074e <_strtol_l.constprop.0+0xc6>
 80106fe:	1c57      	adds	r7, r2, #1
 8010700:	d007      	beq.n	8010712 <_strtol_l.constprop.0+0x8a>
 8010702:	4581      	cmp	r9, r0
 8010704:	d320      	bcc.n	8010748 <_strtol_l.constprop.0+0xc0>
 8010706:	d101      	bne.n	801070c <_strtol_l.constprop.0+0x84>
 8010708:	45a2      	cmp	sl, r4
 801070a:	db1d      	blt.n	8010748 <_strtol_l.constprop.0+0xc0>
 801070c:	fb00 4003 	mla	r0, r0, r3, r4
 8010710:	2201      	movs	r2, #1
 8010712:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010716:	e7eb      	b.n	80106f0 <_strtol_l.constprop.0+0x68>
 8010718:	2c2b      	cmp	r4, #43	@ 0x2b
 801071a:	bf04      	itt	eq
 801071c:	782c      	ldrbeq	r4, [r5, #0]
 801071e:	1c95      	addeq	r5, r2, #2
 8010720:	e7cf      	b.n	80106c2 <_strtol_l.constprop.0+0x3a>
 8010722:	2b00      	cmp	r3, #0
 8010724:	d1da      	bne.n	80106dc <_strtol_l.constprop.0+0x54>
 8010726:	2c30      	cmp	r4, #48	@ 0x30
 8010728:	bf0c      	ite	eq
 801072a:	2308      	moveq	r3, #8
 801072c:	230a      	movne	r3, #10
 801072e:	e7d5      	b.n	80106dc <_strtol_l.constprop.0+0x54>
 8010730:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010734:	2f19      	cmp	r7, #25
 8010736:	d801      	bhi.n	801073c <_strtol_l.constprop.0+0xb4>
 8010738:	3c37      	subs	r4, #55	@ 0x37
 801073a:	e7de      	b.n	80106fa <_strtol_l.constprop.0+0x72>
 801073c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010740:	2f19      	cmp	r7, #25
 8010742:	d804      	bhi.n	801074e <_strtol_l.constprop.0+0xc6>
 8010744:	3c57      	subs	r4, #87	@ 0x57
 8010746:	e7d8      	b.n	80106fa <_strtol_l.constprop.0+0x72>
 8010748:	f04f 32ff 	mov.w	r2, #4294967295
 801074c:	e7e1      	b.n	8010712 <_strtol_l.constprop.0+0x8a>
 801074e:	1c53      	adds	r3, r2, #1
 8010750:	d108      	bne.n	8010764 <_strtol_l.constprop.0+0xdc>
 8010752:	2322      	movs	r3, #34	@ 0x22
 8010754:	f8ce 3000 	str.w	r3, [lr]
 8010758:	4660      	mov	r0, ip
 801075a:	f1b8 0f00 	cmp.w	r8, #0
 801075e:	d0a0      	beq.n	80106a2 <_strtol_l.constprop.0+0x1a>
 8010760:	1e69      	subs	r1, r5, #1
 8010762:	e006      	b.n	8010772 <_strtol_l.constprop.0+0xea>
 8010764:	b106      	cbz	r6, 8010768 <_strtol_l.constprop.0+0xe0>
 8010766:	4240      	negs	r0, r0
 8010768:	f1b8 0f00 	cmp.w	r8, #0
 801076c:	d099      	beq.n	80106a2 <_strtol_l.constprop.0+0x1a>
 801076e:	2a00      	cmp	r2, #0
 8010770:	d1f6      	bne.n	8010760 <_strtol_l.constprop.0+0xd8>
 8010772:	f8c8 1000 	str.w	r1, [r8]
 8010776:	e794      	b.n	80106a2 <_strtol_l.constprop.0+0x1a>
 8010778:	08011cb9 	.word	0x08011cb9

0801077c <_strtol_r>:
 801077c:	f7ff bf84 	b.w	8010688 <_strtol_l.constprop.0>

08010780 <__ssputs_r>:
 8010780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010784:	688e      	ldr	r6, [r1, #8]
 8010786:	461f      	mov	r7, r3
 8010788:	42be      	cmp	r6, r7
 801078a:	680b      	ldr	r3, [r1, #0]
 801078c:	4682      	mov	sl, r0
 801078e:	460c      	mov	r4, r1
 8010790:	4690      	mov	r8, r2
 8010792:	d82d      	bhi.n	80107f0 <__ssputs_r+0x70>
 8010794:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010798:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801079c:	d026      	beq.n	80107ec <__ssputs_r+0x6c>
 801079e:	6965      	ldr	r5, [r4, #20]
 80107a0:	6909      	ldr	r1, [r1, #16]
 80107a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80107a6:	eba3 0901 	sub.w	r9, r3, r1
 80107aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80107ae:	1c7b      	adds	r3, r7, #1
 80107b0:	444b      	add	r3, r9
 80107b2:	106d      	asrs	r5, r5, #1
 80107b4:	429d      	cmp	r5, r3
 80107b6:	bf38      	it	cc
 80107b8:	461d      	movcc	r5, r3
 80107ba:	0553      	lsls	r3, r2, #21
 80107bc:	d527      	bpl.n	801080e <__ssputs_r+0x8e>
 80107be:	4629      	mov	r1, r5
 80107c0:	f7fe fc70 	bl	800f0a4 <_malloc_r>
 80107c4:	4606      	mov	r6, r0
 80107c6:	b360      	cbz	r0, 8010822 <__ssputs_r+0xa2>
 80107c8:	6921      	ldr	r1, [r4, #16]
 80107ca:	464a      	mov	r2, r9
 80107cc:	f7fd fe01 	bl	800e3d2 <memcpy>
 80107d0:	89a3      	ldrh	r3, [r4, #12]
 80107d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80107d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107da:	81a3      	strh	r3, [r4, #12]
 80107dc:	6126      	str	r6, [r4, #16]
 80107de:	6165      	str	r5, [r4, #20]
 80107e0:	444e      	add	r6, r9
 80107e2:	eba5 0509 	sub.w	r5, r5, r9
 80107e6:	6026      	str	r6, [r4, #0]
 80107e8:	60a5      	str	r5, [r4, #8]
 80107ea:	463e      	mov	r6, r7
 80107ec:	42be      	cmp	r6, r7
 80107ee:	d900      	bls.n	80107f2 <__ssputs_r+0x72>
 80107f0:	463e      	mov	r6, r7
 80107f2:	6820      	ldr	r0, [r4, #0]
 80107f4:	4632      	mov	r2, r6
 80107f6:	4641      	mov	r1, r8
 80107f8:	f000 f9c6 	bl	8010b88 <memmove>
 80107fc:	68a3      	ldr	r3, [r4, #8]
 80107fe:	1b9b      	subs	r3, r3, r6
 8010800:	60a3      	str	r3, [r4, #8]
 8010802:	6823      	ldr	r3, [r4, #0]
 8010804:	4433      	add	r3, r6
 8010806:	6023      	str	r3, [r4, #0]
 8010808:	2000      	movs	r0, #0
 801080a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801080e:	462a      	mov	r2, r5
 8010810:	f000 fd7b 	bl	801130a <_realloc_r>
 8010814:	4606      	mov	r6, r0
 8010816:	2800      	cmp	r0, #0
 8010818:	d1e0      	bne.n	80107dc <__ssputs_r+0x5c>
 801081a:	6921      	ldr	r1, [r4, #16]
 801081c:	4650      	mov	r0, sl
 801081e:	f7fe fbcd 	bl	800efbc <_free_r>
 8010822:	230c      	movs	r3, #12
 8010824:	f8ca 3000 	str.w	r3, [sl]
 8010828:	89a3      	ldrh	r3, [r4, #12]
 801082a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801082e:	81a3      	strh	r3, [r4, #12]
 8010830:	f04f 30ff 	mov.w	r0, #4294967295
 8010834:	e7e9      	b.n	801080a <__ssputs_r+0x8a>
	...

08010838 <_svfiprintf_r>:
 8010838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801083c:	4698      	mov	r8, r3
 801083e:	898b      	ldrh	r3, [r1, #12]
 8010840:	061b      	lsls	r3, r3, #24
 8010842:	b09d      	sub	sp, #116	@ 0x74
 8010844:	4607      	mov	r7, r0
 8010846:	460d      	mov	r5, r1
 8010848:	4614      	mov	r4, r2
 801084a:	d510      	bpl.n	801086e <_svfiprintf_r+0x36>
 801084c:	690b      	ldr	r3, [r1, #16]
 801084e:	b973      	cbnz	r3, 801086e <_svfiprintf_r+0x36>
 8010850:	2140      	movs	r1, #64	@ 0x40
 8010852:	f7fe fc27 	bl	800f0a4 <_malloc_r>
 8010856:	6028      	str	r0, [r5, #0]
 8010858:	6128      	str	r0, [r5, #16]
 801085a:	b930      	cbnz	r0, 801086a <_svfiprintf_r+0x32>
 801085c:	230c      	movs	r3, #12
 801085e:	603b      	str	r3, [r7, #0]
 8010860:	f04f 30ff 	mov.w	r0, #4294967295
 8010864:	b01d      	add	sp, #116	@ 0x74
 8010866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801086a:	2340      	movs	r3, #64	@ 0x40
 801086c:	616b      	str	r3, [r5, #20]
 801086e:	2300      	movs	r3, #0
 8010870:	9309      	str	r3, [sp, #36]	@ 0x24
 8010872:	2320      	movs	r3, #32
 8010874:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010878:	f8cd 800c 	str.w	r8, [sp, #12]
 801087c:	2330      	movs	r3, #48	@ 0x30
 801087e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010a1c <_svfiprintf_r+0x1e4>
 8010882:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010886:	f04f 0901 	mov.w	r9, #1
 801088a:	4623      	mov	r3, r4
 801088c:	469a      	mov	sl, r3
 801088e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010892:	b10a      	cbz	r2, 8010898 <_svfiprintf_r+0x60>
 8010894:	2a25      	cmp	r2, #37	@ 0x25
 8010896:	d1f9      	bne.n	801088c <_svfiprintf_r+0x54>
 8010898:	ebba 0b04 	subs.w	fp, sl, r4
 801089c:	d00b      	beq.n	80108b6 <_svfiprintf_r+0x7e>
 801089e:	465b      	mov	r3, fp
 80108a0:	4622      	mov	r2, r4
 80108a2:	4629      	mov	r1, r5
 80108a4:	4638      	mov	r0, r7
 80108a6:	f7ff ff6b 	bl	8010780 <__ssputs_r>
 80108aa:	3001      	adds	r0, #1
 80108ac:	f000 80a7 	beq.w	80109fe <_svfiprintf_r+0x1c6>
 80108b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80108b2:	445a      	add	r2, fp
 80108b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80108b6:	f89a 3000 	ldrb.w	r3, [sl]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	f000 809f 	beq.w	80109fe <_svfiprintf_r+0x1c6>
 80108c0:	2300      	movs	r3, #0
 80108c2:	f04f 32ff 	mov.w	r2, #4294967295
 80108c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108ca:	f10a 0a01 	add.w	sl, sl, #1
 80108ce:	9304      	str	r3, [sp, #16]
 80108d0:	9307      	str	r3, [sp, #28]
 80108d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80108d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80108d8:	4654      	mov	r4, sl
 80108da:	2205      	movs	r2, #5
 80108dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80108e0:	484e      	ldr	r0, [pc, #312]	@ (8010a1c <_svfiprintf_r+0x1e4>)
 80108e2:	f7ef fcfd 	bl	80002e0 <memchr>
 80108e6:	9a04      	ldr	r2, [sp, #16]
 80108e8:	b9d8      	cbnz	r0, 8010922 <_svfiprintf_r+0xea>
 80108ea:	06d0      	lsls	r0, r2, #27
 80108ec:	bf44      	itt	mi
 80108ee:	2320      	movmi	r3, #32
 80108f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108f4:	0711      	lsls	r1, r2, #28
 80108f6:	bf44      	itt	mi
 80108f8:	232b      	movmi	r3, #43	@ 0x2b
 80108fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108fe:	f89a 3000 	ldrb.w	r3, [sl]
 8010902:	2b2a      	cmp	r3, #42	@ 0x2a
 8010904:	d015      	beq.n	8010932 <_svfiprintf_r+0xfa>
 8010906:	9a07      	ldr	r2, [sp, #28]
 8010908:	4654      	mov	r4, sl
 801090a:	2000      	movs	r0, #0
 801090c:	f04f 0c0a 	mov.w	ip, #10
 8010910:	4621      	mov	r1, r4
 8010912:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010916:	3b30      	subs	r3, #48	@ 0x30
 8010918:	2b09      	cmp	r3, #9
 801091a:	d94b      	bls.n	80109b4 <_svfiprintf_r+0x17c>
 801091c:	b1b0      	cbz	r0, 801094c <_svfiprintf_r+0x114>
 801091e:	9207      	str	r2, [sp, #28]
 8010920:	e014      	b.n	801094c <_svfiprintf_r+0x114>
 8010922:	eba0 0308 	sub.w	r3, r0, r8
 8010926:	fa09 f303 	lsl.w	r3, r9, r3
 801092a:	4313      	orrs	r3, r2
 801092c:	9304      	str	r3, [sp, #16]
 801092e:	46a2      	mov	sl, r4
 8010930:	e7d2      	b.n	80108d8 <_svfiprintf_r+0xa0>
 8010932:	9b03      	ldr	r3, [sp, #12]
 8010934:	1d19      	adds	r1, r3, #4
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	9103      	str	r1, [sp, #12]
 801093a:	2b00      	cmp	r3, #0
 801093c:	bfbb      	ittet	lt
 801093e:	425b      	neglt	r3, r3
 8010940:	f042 0202 	orrlt.w	r2, r2, #2
 8010944:	9307      	strge	r3, [sp, #28]
 8010946:	9307      	strlt	r3, [sp, #28]
 8010948:	bfb8      	it	lt
 801094a:	9204      	strlt	r2, [sp, #16]
 801094c:	7823      	ldrb	r3, [r4, #0]
 801094e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010950:	d10a      	bne.n	8010968 <_svfiprintf_r+0x130>
 8010952:	7863      	ldrb	r3, [r4, #1]
 8010954:	2b2a      	cmp	r3, #42	@ 0x2a
 8010956:	d132      	bne.n	80109be <_svfiprintf_r+0x186>
 8010958:	9b03      	ldr	r3, [sp, #12]
 801095a:	1d1a      	adds	r2, r3, #4
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	9203      	str	r2, [sp, #12]
 8010960:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010964:	3402      	adds	r4, #2
 8010966:	9305      	str	r3, [sp, #20]
 8010968:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010a2c <_svfiprintf_r+0x1f4>
 801096c:	7821      	ldrb	r1, [r4, #0]
 801096e:	2203      	movs	r2, #3
 8010970:	4650      	mov	r0, sl
 8010972:	f7ef fcb5 	bl	80002e0 <memchr>
 8010976:	b138      	cbz	r0, 8010988 <_svfiprintf_r+0x150>
 8010978:	9b04      	ldr	r3, [sp, #16]
 801097a:	eba0 000a 	sub.w	r0, r0, sl
 801097e:	2240      	movs	r2, #64	@ 0x40
 8010980:	4082      	lsls	r2, r0
 8010982:	4313      	orrs	r3, r2
 8010984:	3401      	adds	r4, #1
 8010986:	9304      	str	r3, [sp, #16]
 8010988:	f814 1b01 	ldrb.w	r1, [r4], #1
 801098c:	4824      	ldr	r0, [pc, #144]	@ (8010a20 <_svfiprintf_r+0x1e8>)
 801098e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010992:	2206      	movs	r2, #6
 8010994:	f7ef fca4 	bl	80002e0 <memchr>
 8010998:	2800      	cmp	r0, #0
 801099a:	d036      	beq.n	8010a0a <_svfiprintf_r+0x1d2>
 801099c:	4b21      	ldr	r3, [pc, #132]	@ (8010a24 <_svfiprintf_r+0x1ec>)
 801099e:	bb1b      	cbnz	r3, 80109e8 <_svfiprintf_r+0x1b0>
 80109a0:	9b03      	ldr	r3, [sp, #12]
 80109a2:	3307      	adds	r3, #7
 80109a4:	f023 0307 	bic.w	r3, r3, #7
 80109a8:	3308      	adds	r3, #8
 80109aa:	9303      	str	r3, [sp, #12]
 80109ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109ae:	4433      	add	r3, r6
 80109b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80109b2:	e76a      	b.n	801088a <_svfiprintf_r+0x52>
 80109b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80109b8:	460c      	mov	r4, r1
 80109ba:	2001      	movs	r0, #1
 80109bc:	e7a8      	b.n	8010910 <_svfiprintf_r+0xd8>
 80109be:	2300      	movs	r3, #0
 80109c0:	3401      	adds	r4, #1
 80109c2:	9305      	str	r3, [sp, #20]
 80109c4:	4619      	mov	r1, r3
 80109c6:	f04f 0c0a 	mov.w	ip, #10
 80109ca:	4620      	mov	r0, r4
 80109cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109d0:	3a30      	subs	r2, #48	@ 0x30
 80109d2:	2a09      	cmp	r2, #9
 80109d4:	d903      	bls.n	80109de <_svfiprintf_r+0x1a6>
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d0c6      	beq.n	8010968 <_svfiprintf_r+0x130>
 80109da:	9105      	str	r1, [sp, #20]
 80109dc:	e7c4      	b.n	8010968 <_svfiprintf_r+0x130>
 80109de:	fb0c 2101 	mla	r1, ip, r1, r2
 80109e2:	4604      	mov	r4, r0
 80109e4:	2301      	movs	r3, #1
 80109e6:	e7f0      	b.n	80109ca <_svfiprintf_r+0x192>
 80109e8:	ab03      	add	r3, sp, #12
 80109ea:	9300      	str	r3, [sp, #0]
 80109ec:	462a      	mov	r2, r5
 80109ee:	4b0e      	ldr	r3, [pc, #56]	@ (8010a28 <_svfiprintf_r+0x1f0>)
 80109f0:	a904      	add	r1, sp, #16
 80109f2:	4638      	mov	r0, r7
 80109f4:	f7fc fd60 	bl	800d4b8 <_printf_float>
 80109f8:	1c42      	adds	r2, r0, #1
 80109fa:	4606      	mov	r6, r0
 80109fc:	d1d6      	bne.n	80109ac <_svfiprintf_r+0x174>
 80109fe:	89ab      	ldrh	r3, [r5, #12]
 8010a00:	065b      	lsls	r3, r3, #25
 8010a02:	f53f af2d 	bmi.w	8010860 <_svfiprintf_r+0x28>
 8010a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a08:	e72c      	b.n	8010864 <_svfiprintf_r+0x2c>
 8010a0a:	ab03      	add	r3, sp, #12
 8010a0c:	9300      	str	r3, [sp, #0]
 8010a0e:	462a      	mov	r2, r5
 8010a10:	4b05      	ldr	r3, [pc, #20]	@ (8010a28 <_svfiprintf_r+0x1f0>)
 8010a12:	a904      	add	r1, sp, #16
 8010a14:	4638      	mov	r0, r7
 8010a16:	f7fc ffd7 	bl	800d9c8 <_printf_i>
 8010a1a:	e7ed      	b.n	80109f8 <_svfiprintf_r+0x1c0>
 8010a1c:	08011db9 	.word	0x08011db9
 8010a20:	08011dc3 	.word	0x08011dc3
 8010a24:	0800d4b9 	.word	0x0800d4b9
 8010a28:	08010781 	.word	0x08010781
 8010a2c:	08011dbf 	.word	0x08011dbf

08010a30 <__sflush_r>:
 8010a30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a38:	0716      	lsls	r6, r2, #28
 8010a3a:	4605      	mov	r5, r0
 8010a3c:	460c      	mov	r4, r1
 8010a3e:	d454      	bmi.n	8010aea <__sflush_r+0xba>
 8010a40:	684b      	ldr	r3, [r1, #4]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	dc02      	bgt.n	8010a4c <__sflush_r+0x1c>
 8010a46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	dd48      	ble.n	8010ade <__sflush_r+0xae>
 8010a4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a4e:	2e00      	cmp	r6, #0
 8010a50:	d045      	beq.n	8010ade <__sflush_r+0xae>
 8010a52:	2300      	movs	r3, #0
 8010a54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010a58:	682f      	ldr	r7, [r5, #0]
 8010a5a:	6a21      	ldr	r1, [r4, #32]
 8010a5c:	602b      	str	r3, [r5, #0]
 8010a5e:	d030      	beq.n	8010ac2 <__sflush_r+0x92>
 8010a60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010a62:	89a3      	ldrh	r3, [r4, #12]
 8010a64:	0759      	lsls	r1, r3, #29
 8010a66:	d505      	bpl.n	8010a74 <__sflush_r+0x44>
 8010a68:	6863      	ldr	r3, [r4, #4]
 8010a6a:	1ad2      	subs	r2, r2, r3
 8010a6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010a6e:	b10b      	cbz	r3, 8010a74 <__sflush_r+0x44>
 8010a70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010a72:	1ad2      	subs	r2, r2, r3
 8010a74:	2300      	movs	r3, #0
 8010a76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a78:	6a21      	ldr	r1, [r4, #32]
 8010a7a:	4628      	mov	r0, r5
 8010a7c:	47b0      	blx	r6
 8010a7e:	1c43      	adds	r3, r0, #1
 8010a80:	89a3      	ldrh	r3, [r4, #12]
 8010a82:	d106      	bne.n	8010a92 <__sflush_r+0x62>
 8010a84:	6829      	ldr	r1, [r5, #0]
 8010a86:	291d      	cmp	r1, #29
 8010a88:	d82b      	bhi.n	8010ae2 <__sflush_r+0xb2>
 8010a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8010b34 <__sflush_r+0x104>)
 8010a8c:	410a      	asrs	r2, r1
 8010a8e:	07d6      	lsls	r6, r2, #31
 8010a90:	d427      	bmi.n	8010ae2 <__sflush_r+0xb2>
 8010a92:	2200      	movs	r2, #0
 8010a94:	6062      	str	r2, [r4, #4]
 8010a96:	04d9      	lsls	r1, r3, #19
 8010a98:	6922      	ldr	r2, [r4, #16]
 8010a9a:	6022      	str	r2, [r4, #0]
 8010a9c:	d504      	bpl.n	8010aa8 <__sflush_r+0x78>
 8010a9e:	1c42      	adds	r2, r0, #1
 8010aa0:	d101      	bne.n	8010aa6 <__sflush_r+0x76>
 8010aa2:	682b      	ldr	r3, [r5, #0]
 8010aa4:	b903      	cbnz	r3, 8010aa8 <__sflush_r+0x78>
 8010aa6:	6560      	str	r0, [r4, #84]	@ 0x54
 8010aa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010aaa:	602f      	str	r7, [r5, #0]
 8010aac:	b1b9      	cbz	r1, 8010ade <__sflush_r+0xae>
 8010aae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ab2:	4299      	cmp	r1, r3
 8010ab4:	d002      	beq.n	8010abc <__sflush_r+0x8c>
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	f7fe fa80 	bl	800efbc <_free_r>
 8010abc:	2300      	movs	r3, #0
 8010abe:	6363      	str	r3, [r4, #52]	@ 0x34
 8010ac0:	e00d      	b.n	8010ade <__sflush_r+0xae>
 8010ac2:	2301      	movs	r3, #1
 8010ac4:	4628      	mov	r0, r5
 8010ac6:	47b0      	blx	r6
 8010ac8:	4602      	mov	r2, r0
 8010aca:	1c50      	adds	r0, r2, #1
 8010acc:	d1c9      	bne.n	8010a62 <__sflush_r+0x32>
 8010ace:	682b      	ldr	r3, [r5, #0]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d0c6      	beq.n	8010a62 <__sflush_r+0x32>
 8010ad4:	2b1d      	cmp	r3, #29
 8010ad6:	d001      	beq.n	8010adc <__sflush_r+0xac>
 8010ad8:	2b16      	cmp	r3, #22
 8010ada:	d11e      	bne.n	8010b1a <__sflush_r+0xea>
 8010adc:	602f      	str	r7, [r5, #0]
 8010ade:	2000      	movs	r0, #0
 8010ae0:	e022      	b.n	8010b28 <__sflush_r+0xf8>
 8010ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ae6:	b21b      	sxth	r3, r3
 8010ae8:	e01b      	b.n	8010b22 <__sflush_r+0xf2>
 8010aea:	690f      	ldr	r7, [r1, #16]
 8010aec:	2f00      	cmp	r7, #0
 8010aee:	d0f6      	beq.n	8010ade <__sflush_r+0xae>
 8010af0:	0793      	lsls	r3, r2, #30
 8010af2:	680e      	ldr	r6, [r1, #0]
 8010af4:	bf08      	it	eq
 8010af6:	694b      	ldreq	r3, [r1, #20]
 8010af8:	600f      	str	r7, [r1, #0]
 8010afa:	bf18      	it	ne
 8010afc:	2300      	movne	r3, #0
 8010afe:	eba6 0807 	sub.w	r8, r6, r7
 8010b02:	608b      	str	r3, [r1, #8]
 8010b04:	f1b8 0f00 	cmp.w	r8, #0
 8010b08:	dde9      	ble.n	8010ade <__sflush_r+0xae>
 8010b0a:	6a21      	ldr	r1, [r4, #32]
 8010b0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010b0e:	4643      	mov	r3, r8
 8010b10:	463a      	mov	r2, r7
 8010b12:	4628      	mov	r0, r5
 8010b14:	47b0      	blx	r6
 8010b16:	2800      	cmp	r0, #0
 8010b18:	dc08      	bgt.n	8010b2c <__sflush_r+0xfc>
 8010b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b22:	81a3      	strh	r3, [r4, #12]
 8010b24:	f04f 30ff 	mov.w	r0, #4294967295
 8010b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b2c:	4407      	add	r7, r0
 8010b2e:	eba8 0800 	sub.w	r8, r8, r0
 8010b32:	e7e7      	b.n	8010b04 <__sflush_r+0xd4>
 8010b34:	dfbffffe 	.word	0xdfbffffe

08010b38 <_fflush_r>:
 8010b38:	b538      	push	{r3, r4, r5, lr}
 8010b3a:	690b      	ldr	r3, [r1, #16]
 8010b3c:	4605      	mov	r5, r0
 8010b3e:	460c      	mov	r4, r1
 8010b40:	b913      	cbnz	r3, 8010b48 <_fflush_r+0x10>
 8010b42:	2500      	movs	r5, #0
 8010b44:	4628      	mov	r0, r5
 8010b46:	bd38      	pop	{r3, r4, r5, pc}
 8010b48:	b118      	cbz	r0, 8010b52 <_fflush_r+0x1a>
 8010b4a:	6a03      	ldr	r3, [r0, #32]
 8010b4c:	b90b      	cbnz	r3, 8010b52 <_fflush_r+0x1a>
 8010b4e:	f7fd faf3 	bl	800e138 <__sinit>
 8010b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d0f3      	beq.n	8010b42 <_fflush_r+0xa>
 8010b5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010b5c:	07d0      	lsls	r0, r2, #31
 8010b5e:	d404      	bmi.n	8010b6a <_fflush_r+0x32>
 8010b60:	0599      	lsls	r1, r3, #22
 8010b62:	d402      	bmi.n	8010b6a <_fflush_r+0x32>
 8010b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b66:	f7fd fc32 	bl	800e3ce <__retarget_lock_acquire_recursive>
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	4621      	mov	r1, r4
 8010b6e:	f7ff ff5f 	bl	8010a30 <__sflush_r>
 8010b72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010b74:	07da      	lsls	r2, r3, #31
 8010b76:	4605      	mov	r5, r0
 8010b78:	d4e4      	bmi.n	8010b44 <_fflush_r+0xc>
 8010b7a:	89a3      	ldrh	r3, [r4, #12]
 8010b7c:	059b      	lsls	r3, r3, #22
 8010b7e:	d4e1      	bmi.n	8010b44 <_fflush_r+0xc>
 8010b80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b82:	f7fd fc25 	bl	800e3d0 <__retarget_lock_release_recursive>
 8010b86:	e7dd      	b.n	8010b44 <_fflush_r+0xc>

08010b88 <memmove>:
 8010b88:	4288      	cmp	r0, r1
 8010b8a:	b510      	push	{r4, lr}
 8010b8c:	eb01 0402 	add.w	r4, r1, r2
 8010b90:	d902      	bls.n	8010b98 <memmove+0x10>
 8010b92:	4284      	cmp	r4, r0
 8010b94:	4623      	mov	r3, r4
 8010b96:	d807      	bhi.n	8010ba8 <memmove+0x20>
 8010b98:	1e43      	subs	r3, r0, #1
 8010b9a:	42a1      	cmp	r1, r4
 8010b9c:	d008      	beq.n	8010bb0 <memmove+0x28>
 8010b9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ba2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ba6:	e7f8      	b.n	8010b9a <memmove+0x12>
 8010ba8:	4402      	add	r2, r0
 8010baa:	4601      	mov	r1, r0
 8010bac:	428a      	cmp	r2, r1
 8010bae:	d100      	bne.n	8010bb2 <memmove+0x2a>
 8010bb0:	bd10      	pop	{r4, pc}
 8010bb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010bb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010bba:	e7f7      	b.n	8010bac <memmove+0x24>

08010bbc <strncmp>:
 8010bbc:	b510      	push	{r4, lr}
 8010bbe:	b16a      	cbz	r2, 8010bdc <strncmp+0x20>
 8010bc0:	3901      	subs	r1, #1
 8010bc2:	1884      	adds	r4, r0, r2
 8010bc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010bc8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	d103      	bne.n	8010bd8 <strncmp+0x1c>
 8010bd0:	42a0      	cmp	r0, r4
 8010bd2:	d001      	beq.n	8010bd8 <strncmp+0x1c>
 8010bd4:	2a00      	cmp	r2, #0
 8010bd6:	d1f5      	bne.n	8010bc4 <strncmp+0x8>
 8010bd8:	1ad0      	subs	r0, r2, r3
 8010bda:	bd10      	pop	{r4, pc}
 8010bdc:	4610      	mov	r0, r2
 8010bde:	e7fc      	b.n	8010bda <strncmp+0x1e>

08010be0 <_sbrk_r>:
 8010be0:	b538      	push	{r3, r4, r5, lr}
 8010be2:	4d06      	ldr	r5, [pc, #24]	@ (8010bfc <_sbrk_r+0x1c>)
 8010be4:	2300      	movs	r3, #0
 8010be6:	4604      	mov	r4, r0
 8010be8:	4608      	mov	r0, r1
 8010bea:	602b      	str	r3, [r5, #0]
 8010bec:	f7f2 fba2 	bl	8003334 <_sbrk>
 8010bf0:	1c43      	adds	r3, r0, #1
 8010bf2:	d102      	bne.n	8010bfa <_sbrk_r+0x1a>
 8010bf4:	682b      	ldr	r3, [r5, #0]
 8010bf6:	b103      	cbz	r3, 8010bfa <_sbrk_r+0x1a>
 8010bf8:	6023      	str	r3, [r4, #0]
 8010bfa:	bd38      	pop	{r3, r4, r5, pc}
 8010bfc:	24001164 	.word	0x24001164

08010c00 <nan>:
 8010c00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010c08 <nan+0x8>
 8010c04:	4770      	bx	lr
 8010c06:	bf00      	nop
 8010c08:	00000000 	.word	0x00000000
 8010c0c:	7ff80000 	.word	0x7ff80000

08010c10 <__assert_func>:
 8010c10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c12:	4614      	mov	r4, r2
 8010c14:	461a      	mov	r2, r3
 8010c16:	4b09      	ldr	r3, [pc, #36]	@ (8010c3c <__assert_func+0x2c>)
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	4605      	mov	r5, r0
 8010c1c:	68d8      	ldr	r0, [r3, #12]
 8010c1e:	b954      	cbnz	r4, 8010c36 <__assert_func+0x26>
 8010c20:	4b07      	ldr	r3, [pc, #28]	@ (8010c40 <__assert_func+0x30>)
 8010c22:	461c      	mov	r4, r3
 8010c24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010c28:	9100      	str	r1, [sp, #0]
 8010c2a:	462b      	mov	r3, r5
 8010c2c:	4905      	ldr	r1, [pc, #20]	@ (8010c44 <__assert_func+0x34>)
 8010c2e:	f000 fba7 	bl	8011380 <fiprintf>
 8010c32:	f000 fbb7 	bl	80113a4 <abort>
 8010c36:	4b04      	ldr	r3, [pc, #16]	@ (8010c48 <__assert_func+0x38>)
 8010c38:	e7f4      	b.n	8010c24 <__assert_func+0x14>
 8010c3a:	bf00      	nop
 8010c3c:	24000020 	.word	0x24000020
 8010c40:	08011e0d 	.word	0x08011e0d
 8010c44:	08011ddf 	.word	0x08011ddf
 8010c48:	08011dd2 	.word	0x08011dd2

08010c4c <_calloc_r>:
 8010c4c:	b570      	push	{r4, r5, r6, lr}
 8010c4e:	fba1 5402 	umull	r5, r4, r1, r2
 8010c52:	b93c      	cbnz	r4, 8010c64 <_calloc_r+0x18>
 8010c54:	4629      	mov	r1, r5
 8010c56:	f7fe fa25 	bl	800f0a4 <_malloc_r>
 8010c5a:	4606      	mov	r6, r0
 8010c5c:	b928      	cbnz	r0, 8010c6a <_calloc_r+0x1e>
 8010c5e:	2600      	movs	r6, #0
 8010c60:	4630      	mov	r0, r6
 8010c62:	bd70      	pop	{r4, r5, r6, pc}
 8010c64:	220c      	movs	r2, #12
 8010c66:	6002      	str	r2, [r0, #0]
 8010c68:	e7f9      	b.n	8010c5e <_calloc_r+0x12>
 8010c6a:	462a      	mov	r2, r5
 8010c6c:	4621      	mov	r1, r4
 8010c6e:	f7fd fb30 	bl	800e2d2 <memset>
 8010c72:	e7f5      	b.n	8010c60 <_calloc_r+0x14>

08010c74 <rshift>:
 8010c74:	6903      	ldr	r3, [r0, #16]
 8010c76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010c7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010c7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010c82:	f100 0414 	add.w	r4, r0, #20
 8010c86:	dd45      	ble.n	8010d14 <rshift+0xa0>
 8010c88:	f011 011f 	ands.w	r1, r1, #31
 8010c8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010c90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010c94:	d10c      	bne.n	8010cb0 <rshift+0x3c>
 8010c96:	f100 0710 	add.w	r7, r0, #16
 8010c9a:	4629      	mov	r1, r5
 8010c9c:	42b1      	cmp	r1, r6
 8010c9e:	d334      	bcc.n	8010d0a <rshift+0x96>
 8010ca0:	1a9b      	subs	r3, r3, r2
 8010ca2:	009b      	lsls	r3, r3, #2
 8010ca4:	1eea      	subs	r2, r5, #3
 8010ca6:	4296      	cmp	r6, r2
 8010ca8:	bf38      	it	cc
 8010caa:	2300      	movcc	r3, #0
 8010cac:	4423      	add	r3, r4
 8010cae:	e015      	b.n	8010cdc <rshift+0x68>
 8010cb0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010cb4:	f1c1 0820 	rsb	r8, r1, #32
 8010cb8:	40cf      	lsrs	r7, r1
 8010cba:	f105 0e04 	add.w	lr, r5, #4
 8010cbe:	46a1      	mov	r9, r4
 8010cc0:	4576      	cmp	r6, lr
 8010cc2:	46f4      	mov	ip, lr
 8010cc4:	d815      	bhi.n	8010cf2 <rshift+0x7e>
 8010cc6:	1a9a      	subs	r2, r3, r2
 8010cc8:	0092      	lsls	r2, r2, #2
 8010cca:	3a04      	subs	r2, #4
 8010ccc:	3501      	adds	r5, #1
 8010cce:	42ae      	cmp	r6, r5
 8010cd0:	bf38      	it	cc
 8010cd2:	2200      	movcc	r2, #0
 8010cd4:	18a3      	adds	r3, r4, r2
 8010cd6:	50a7      	str	r7, [r4, r2]
 8010cd8:	b107      	cbz	r7, 8010cdc <rshift+0x68>
 8010cda:	3304      	adds	r3, #4
 8010cdc:	1b1a      	subs	r2, r3, r4
 8010cde:	42a3      	cmp	r3, r4
 8010ce0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010ce4:	bf08      	it	eq
 8010ce6:	2300      	moveq	r3, #0
 8010ce8:	6102      	str	r2, [r0, #16]
 8010cea:	bf08      	it	eq
 8010cec:	6143      	streq	r3, [r0, #20]
 8010cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010cf2:	f8dc c000 	ldr.w	ip, [ip]
 8010cf6:	fa0c fc08 	lsl.w	ip, ip, r8
 8010cfa:	ea4c 0707 	orr.w	r7, ip, r7
 8010cfe:	f849 7b04 	str.w	r7, [r9], #4
 8010d02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010d06:	40cf      	lsrs	r7, r1
 8010d08:	e7da      	b.n	8010cc0 <rshift+0x4c>
 8010d0a:	f851 cb04 	ldr.w	ip, [r1], #4
 8010d0e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010d12:	e7c3      	b.n	8010c9c <rshift+0x28>
 8010d14:	4623      	mov	r3, r4
 8010d16:	e7e1      	b.n	8010cdc <rshift+0x68>

08010d18 <__hexdig_fun>:
 8010d18:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010d1c:	2b09      	cmp	r3, #9
 8010d1e:	d802      	bhi.n	8010d26 <__hexdig_fun+0xe>
 8010d20:	3820      	subs	r0, #32
 8010d22:	b2c0      	uxtb	r0, r0
 8010d24:	4770      	bx	lr
 8010d26:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010d2a:	2b05      	cmp	r3, #5
 8010d2c:	d801      	bhi.n	8010d32 <__hexdig_fun+0x1a>
 8010d2e:	3847      	subs	r0, #71	@ 0x47
 8010d30:	e7f7      	b.n	8010d22 <__hexdig_fun+0xa>
 8010d32:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010d36:	2b05      	cmp	r3, #5
 8010d38:	d801      	bhi.n	8010d3e <__hexdig_fun+0x26>
 8010d3a:	3827      	subs	r0, #39	@ 0x27
 8010d3c:	e7f1      	b.n	8010d22 <__hexdig_fun+0xa>
 8010d3e:	2000      	movs	r0, #0
 8010d40:	4770      	bx	lr
	...

08010d44 <__gethex>:
 8010d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d48:	b085      	sub	sp, #20
 8010d4a:	468a      	mov	sl, r1
 8010d4c:	9302      	str	r3, [sp, #8]
 8010d4e:	680b      	ldr	r3, [r1, #0]
 8010d50:	9001      	str	r0, [sp, #4]
 8010d52:	4690      	mov	r8, r2
 8010d54:	1c9c      	adds	r4, r3, #2
 8010d56:	46a1      	mov	r9, r4
 8010d58:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010d5c:	2830      	cmp	r0, #48	@ 0x30
 8010d5e:	d0fa      	beq.n	8010d56 <__gethex+0x12>
 8010d60:	eba9 0303 	sub.w	r3, r9, r3
 8010d64:	f1a3 0b02 	sub.w	fp, r3, #2
 8010d68:	f7ff ffd6 	bl	8010d18 <__hexdig_fun>
 8010d6c:	4605      	mov	r5, r0
 8010d6e:	2800      	cmp	r0, #0
 8010d70:	d168      	bne.n	8010e44 <__gethex+0x100>
 8010d72:	49a0      	ldr	r1, [pc, #640]	@ (8010ff4 <__gethex+0x2b0>)
 8010d74:	2201      	movs	r2, #1
 8010d76:	4648      	mov	r0, r9
 8010d78:	f7ff ff20 	bl	8010bbc <strncmp>
 8010d7c:	4607      	mov	r7, r0
 8010d7e:	2800      	cmp	r0, #0
 8010d80:	d167      	bne.n	8010e52 <__gethex+0x10e>
 8010d82:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010d86:	4626      	mov	r6, r4
 8010d88:	f7ff ffc6 	bl	8010d18 <__hexdig_fun>
 8010d8c:	2800      	cmp	r0, #0
 8010d8e:	d062      	beq.n	8010e56 <__gethex+0x112>
 8010d90:	4623      	mov	r3, r4
 8010d92:	7818      	ldrb	r0, [r3, #0]
 8010d94:	2830      	cmp	r0, #48	@ 0x30
 8010d96:	4699      	mov	r9, r3
 8010d98:	f103 0301 	add.w	r3, r3, #1
 8010d9c:	d0f9      	beq.n	8010d92 <__gethex+0x4e>
 8010d9e:	f7ff ffbb 	bl	8010d18 <__hexdig_fun>
 8010da2:	fab0 f580 	clz	r5, r0
 8010da6:	096d      	lsrs	r5, r5, #5
 8010da8:	f04f 0b01 	mov.w	fp, #1
 8010dac:	464a      	mov	r2, r9
 8010dae:	4616      	mov	r6, r2
 8010db0:	3201      	adds	r2, #1
 8010db2:	7830      	ldrb	r0, [r6, #0]
 8010db4:	f7ff ffb0 	bl	8010d18 <__hexdig_fun>
 8010db8:	2800      	cmp	r0, #0
 8010dba:	d1f8      	bne.n	8010dae <__gethex+0x6a>
 8010dbc:	498d      	ldr	r1, [pc, #564]	@ (8010ff4 <__gethex+0x2b0>)
 8010dbe:	2201      	movs	r2, #1
 8010dc0:	4630      	mov	r0, r6
 8010dc2:	f7ff fefb 	bl	8010bbc <strncmp>
 8010dc6:	2800      	cmp	r0, #0
 8010dc8:	d13f      	bne.n	8010e4a <__gethex+0x106>
 8010dca:	b944      	cbnz	r4, 8010dde <__gethex+0x9a>
 8010dcc:	1c74      	adds	r4, r6, #1
 8010dce:	4622      	mov	r2, r4
 8010dd0:	4616      	mov	r6, r2
 8010dd2:	3201      	adds	r2, #1
 8010dd4:	7830      	ldrb	r0, [r6, #0]
 8010dd6:	f7ff ff9f 	bl	8010d18 <__hexdig_fun>
 8010dda:	2800      	cmp	r0, #0
 8010ddc:	d1f8      	bne.n	8010dd0 <__gethex+0x8c>
 8010dde:	1ba4      	subs	r4, r4, r6
 8010de0:	00a7      	lsls	r7, r4, #2
 8010de2:	7833      	ldrb	r3, [r6, #0]
 8010de4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010de8:	2b50      	cmp	r3, #80	@ 0x50
 8010dea:	d13e      	bne.n	8010e6a <__gethex+0x126>
 8010dec:	7873      	ldrb	r3, [r6, #1]
 8010dee:	2b2b      	cmp	r3, #43	@ 0x2b
 8010df0:	d033      	beq.n	8010e5a <__gethex+0x116>
 8010df2:	2b2d      	cmp	r3, #45	@ 0x2d
 8010df4:	d034      	beq.n	8010e60 <__gethex+0x11c>
 8010df6:	1c71      	adds	r1, r6, #1
 8010df8:	2400      	movs	r4, #0
 8010dfa:	7808      	ldrb	r0, [r1, #0]
 8010dfc:	f7ff ff8c 	bl	8010d18 <__hexdig_fun>
 8010e00:	1e43      	subs	r3, r0, #1
 8010e02:	b2db      	uxtb	r3, r3
 8010e04:	2b18      	cmp	r3, #24
 8010e06:	d830      	bhi.n	8010e6a <__gethex+0x126>
 8010e08:	f1a0 0210 	sub.w	r2, r0, #16
 8010e0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010e10:	f7ff ff82 	bl	8010d18 <__hexdig_fun>
 8010e14:	f100 3cff 	add.w	ip, r0, #4294967295
 8010e18:	fa5f fc8c 	uxtb.w	ip, ip
 8010e1c:	f1bc 0f18 	cmp.w	ip, #24
 8010e20:	f04f 030a 	mov.w	r3, #10
 8010e24:	d91e      	bls.n	8010e64 <__gethex+0x120>
 8010e26:	b104      	cbz	r4, 8010e2a <__gethex+0xe6>
 8010e28:	4252      	negs	r2, r2
 8010e2a:	4417      	add	r7, r2
 8010e2c:	f8ca 1000 	str.w	r1, [sl]
 8010e30:	b1ed      	cbz	r5, 8010e6e <__gethex+0x12a>
 8010e32:	f1bb 0f00 	cmp.w	fp, #0
 8010e36:	bf0c      	ite	eq
 8010e38:	2506      	moveq	r5, #6
 8010e3a:	2500      	movne	r5, #0
 8010e3c:	4628      	mov	r0, r5
 8010e3e:	b005      	add	sp, #20
 8010e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e44:	2500      	movs	r5, #0
 8010e46:	462c      	mov	r4, r5
 8010e48:	e7b0      	b.n	8010dac <__gethex+0x68>
 8010e4a:	2c00      	cmp	r4, #0
 8010e4c:	d1c7      	bne.n	8010dde <__gethex+0x9a>
 8010e4e:	4627      	mov	r7, r4
 8010e50:	e7c7      	b.n	8010de2 <__gethex+0x9e>
 8010e52:	464e      	mov	r6, r9
 8010e54:	462f      	mov	r7, r5
 8010e56:	2501      	movs	r5, #1
 8010e58:	e7c3      	b.n	8010de2 <__gethex+0x9e>
 8010e5a:	2400      	movs	r4, #0
 8010e5c:	1cb1      	adds	r1, r6, #2
 8010e5e:	e7cc      	b.n	8010dfa <__gethex+0xb6>
 8010e60:	2401      	movs	r4, #1
 8010e62:	e7fb      	b.n	8010e5c <__gethex+0x118>
 8010e64:	fb03 0002 	mla	r0, r3, r2, r0
 8010e68:	e7ce      	b.n	8010e08 <__gethex+0xc4>
 8010e6a:	4631      	mov	r1, r6
 8010e6c:	e7de      	b.n	8010e2c <__gethex+0xe8>
 8010e6e:	eba6 0309 	sub.w	r3, r6, r9
 8010e72:	3b01      	subs	r3, #1
 8010e74:	4629      	mov	r1, r5
 8010e76:	2b07      	cmp	r3, #7
 8010e78:	dc0a      	bgt.n	8010e90 <__gethex+0x14c>
 8010e7a:	9801      	ldr	r0, [sp, #4]
 8010e7c:	f7fe f99e 	bl	800f1bc <_Balloc>
 8010e80:	4604      	mov	r4, r0
 8010e82:	b940      	cbnz	r0, 8010e96 <__gethex+0x152>
 8010e84:	4b5c      	ldr	r3, [pc, #368]	@ (8010ff8 <__gethex+0x2b4>)
 8010e86:	4602      	mov	r2, r0
 8010e88:	21e4      	movs	r1, #228	@ 0xe4
 8010e8a:	485c      	ldr	r0, [pc, #368]	@ (8010ffc <__gethex+0x2b8>)
 8010e8c:	f7ff fec0 	bl	8010c10 <__assert_func>
 8010e90:	3101      	adds	r1, #1
 8010e92:	105b      	asrs	r3, r3, #1
 8010e94:	e7ef      	b.n	8010e76 <__gethex+0x132>
 8010e96:	f100 0a14 	add.w	sl, r0, #20
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	4655      	mov	r5, sl
 8010e9e:	469b      	mov	fp, r3
 8010ea0:	45b1      	cmp	r9, r6
 8010ea2:	d337      	bcc.n	8010f14 <__gethex+0x1d0>
 8010ea4:	f845 bb04 	str.w	fp, [r5], #4
 8010ea8:	eba5 050a 	sub.w	r5, r5, sl
 8010eac:	10ad      	asrs	r5, r5, #2
 8010eae:	6125      	str	r5, [r4, #16]
 8010eb0:	4658      	mov	r0, fp
 8010eb2:	f7fe fa75 	bl	800f3a0 <__hi0bits>
 8010eb6:	016d      	lsls	r5, r5, #5
 8010eb8:	f8d8 6000 	ldr.w	r6, [r8]
 8010ebc:	1a2d      	subs	r5, r5, r0
 8010ebe:	42b5      	cmp	r5, r6
 8010ec0:	dd54      	ble.n	8010f6c <__gethex+0x228>
 8010ec2:	1bad      	subs	r5, r5, r6
 8010ec4:	4629      	mov	r1, r5
 8010ec6:	4620      	mov	r0, r4
 8010ec8:	f7fe fe06 	bl	800fad8 <__any_on>
 8010ecc:	4681      	mov	r9, r0
 8010ece:	b178      	cbz	r0, 8010ef0 <__gethex+0x1ac>
 8010ed0:	1e6b      	subs	r3, r5, #1
 8010ed2:	1159      	asrs	r1, r3, #5
 8010ed4:	f003 021f 	and.w	r2, r3, #31
 8010ed8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010edc:	f04f 0901 	mov.w	r9, #1
 8010ee0:	fa09 f202 	lsl.w	r2, r9, r2
 8010ee4:	420a      	tst	r2, r1
 8010ee6:	d003      	beq.n	8010ef0 <__gethex+0x1ac>
 8010ee8:	454b      	cmp	r3, r9
 8010eea:	dc36      	bgt.n	8010f5a <__gethex+0x216>
 8010eec:	f04f 0902 	mov.w	r9, #2
 8010ef0:	4629      	mov	r1, r5
 8010ef2:	4620      	mov	r0, r4
 8010ef4:	f7ff febe 	bl	8010c74 <rshift>
 8010ef8:	442f      	add	r7, r5
 8010efa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010efe:	42bb      	cmp	r3, r7
 8010f00:	da42      	bge.n	8010f88 <__gethex+0x244>
 8010f02:	9801      	ldr	r0, [sp, #4]
 8010f04:	4621      	mov	r1, r4
 8010f06:	f7fe f999 	bl	800f23c <_Bfree>
 8010f0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	6013      	str	r3, [r2, #0]
 8010f10:	25a3      	movs	r5, #163	@ 0xa3
 8010f12:	e793      	b.n	8010e3c <__gethex+0xf8>
 8010f14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010f18:	2a2e      	cmp	r2, #46	@ 0x2e
 8010f1a:	d012      	beq.n	8010f42 <__gethex+0x1fe>
 8010f1c:	2b20      	cmp	r3, #32
 8010f1e:	d104      	bne.n	8010f2a <__gethex+0x1e6>
 8010f20:	f845 bb04 	str.w	fp, [r5], #4
 8010f24:	f04f 0b00 	mov.w	fp, #0
 8010f28:	465b      	mov	r3, fp
 8010f2a:	7830      	ldrb	r0, [r6, #0]
 8010f2c:	9303      	str	r3, [sp, #12]
 8010f2e:	f7ff fef3 	bl	8010d18 <__hexdig_fun>
 8010f32:	9b03      	ldr	r3, [sp, #12]
 8010f34:	f000 000f 	and.w	r0, r0, #15
 8010f38:	4098      	lsls	r0, r3
 8010f3a:	ea4b 0b00 	orr.w	fp, fp, r0
 8010f3e:	3304      	adds	r3, #4
 8010f40:	e7ae      	b.n	8010ea0 <__gethex+0x15c>
 8010f42:	45b1      	cmp	r9, r6
 8010f44:	d8ea      	bhi.n	8010f1c <__gethex+0x1d8>
 8010f46:	492b      	ldr	r1, [pc, #172]	@ (8010ff4 <__gethex+0x2b0>)
 8010f48:	9303      	str	r3, [sp, #12]
 8010f4a:	2201      	movs	r2, #1
 8010f4c:	4630      	mov	r0, r6
 8010f4e:	f7ff fe35 	bl	8010bbc <strncmp>
 8010f52:	9b03      	ldr	r3, [sp, #12]
 8010f54:	2800      	cmp	r0, #0
 8010f56:	d1e1      	bne.n	8010f1c <__gethex+0x1d8>
 8010f58:	e7a2      	b.n	8010ea0 <__gethex+0x15c>
 8010f5a:	1ea9      	subs	r1, r5, #2
 8010f5c:	4620      	mov	r0, r4
 8010f5e:	f7fe fdbb 	bl	800fad8 <__any_on>
 8010f62:	2800      	cmp	r0, #0
 8010f64:	d0c2      	beq.n	8010eec <__gethex+0x1a8>
 8010f66:	f04f 0903 	mov.w	r9, #3
 8010f6a:	e7c1      	b.n	8010ef0 <__gethex+0x1ac>
 8010f6c:	da09      	bge.n	8010f82 <__gethex+0x23e>
 8010f6e:	1b75      	subs	r5, r6, r5
 8010f70:	4621      	mov	r1, r4
 8010f72:	9801      	ldr	r0, [sp, #4]
 8010f74:	462a      	mov	r2, r5
 8010f76:	f7fe fb79 	bl	800f66c <__lshift>
 8010f7a:	1b7f      	subs	r7, r7, r5
 8010f7c:	4604      	mov	r4, r0
 8010f7e:	f100 0a14 	add.w	sl, r0, #20
 8010f82:	f04f 0900 	mov.w	r9, #0
 8010f86:	e7b8      	b.n	8010efa <__gethex+0x1b6>
 8010f88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010f8c:	42bd      	cmp	r5, r7
 8010f8e:	dd6f      	ble.n	8011070 <__gethex+0x32c>
 8010f90:	1bed      	subs	r5, r5, r7
 8010f92:	42ae      	cmp	r6, r5
 8010f94:	dc34      	bgt.n	8011000 <__gethex+0x2bc>
 8010f96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010f9a:	2b02      	cmp	r3, #2
 8010f9c:	d022      	beq.n	8010fe4 <__gethex+0x2a0>
 8010f9e:	2b03      	cmp	r3, #3
 8010fa0:	d024      	beq.n	8010fec <__gethex+0x2a8>
 8010fa2:	2b01      	cmp	r3, #1
 8010fa4:	d115      	bne.n	8010fd2 <__gethex+0x28e>
 8010fa6:	42ae      	cmp	r6, r5
 8010fa8:	d113      	bne.n	8010fd2 <__gethex+0x28e>
 8010faa:	2e01      	cmp	r6, #1
 8010fac:	d10b      	bne.n	8010fc6 <__gethex+0x282>
 8010fae:	9a02      	ldr	r2, [sp, #8]
 8010fb0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010fb4:	6013      	str	r3, [r2, #0]
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	6123      	str	r3, [r4, #16]
 8010fba:	f8ca 3000 	str.w	r3, [sl]
 8010fbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010fc0:	2562      	movs	r5, #98	@ 0x62
 8010fc2:	601c      	str	r4, [r3, #0]
 8010fc4:	e73a      	b.n	8010e3c <__gethex+0xf8>
 8010fc6:	1e71      	subs	r1, r6, #1
 8010fc8:	4620      	mov	r0, r4
 8010fca:	f7fe fd85 	bl	800fad8 <__any_on>
 8010fce:	2800      	cmp	r0, #0
 8010fd0:	d1ed      	bne.n	8010fae <__gethex+0x26a>
 8010fd2:	9801      	ldr	r0, [sp, #4]
 8010fd4:	4621      	mov	r1, r4
 8010fd6:	f7fe f931 	bl	800f23c <_Bfree>
 8010fda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010fdc:	2300      	movs	r3, #0
 8010fde:	6013      	str	r3, [r2, #0]
 8010fe0:	2550      	movs	r5, #80	@ 0x50
 8010fe2:	e72b      	b.n	8010e3c <__gethex+0xf8>
 8010fe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d1f3      	bne.n	8010fd2 <__gethex+0x28e>
 8010fea:	e7e0      	b.n	8010fae <__gethex+0x26a>
 8010fec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d1dd      	bne.n	8010fae <__gethex+0x26a>
 8010ff2:	e7ee      	b.n	8010fd2 <__gethex+0x28e>
 8010ff4:	08011c60 	.word	0x08011c60
 8010ff8:	08011af5 	.word	0x08011af5
 8010ffc:	08011e0e 	.word	0x08011e0e
 8011000:	1e6f      	subs	r7, r5, #1
 8011002:	f1b9 0f00 	cmp.w	r9, #0
 8011006:	d130      	bne.n	801106a <__gethex+0x326>
 8011008:	b127      	cbz	r7, 8011014 <__gethex+0x2d0>
 801100a:	4639      	mov	r1, r7
 801100c:	4620      	mov	r0, r4
 801100e:	f7fe fd63 	bl	800fad8 <__any_on>
 8011012:	4681      	mov	r9, r0
 8011014:	117a      	asrs	r2, r7, #5
 8011016:	2301      	movs	r3, #1
 8011018:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801101c:	f007 071f 	and.w	r7, r7, #31
 8011020:	40bb      	lsls	r3, r7
 8011022:	4213      	tst	r3, r2
 8011024:	4629      	mov	r1, r5
 8011026:	4620      	mov	r0, r4
 8011028:	bf18      	it	ne
 801102a:	f049 0902 	orrne.w	r9, r9, #2
 801102e:	f7ff fe21 	bl	8010c74 <rshift>
 8011032:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011036:	1b76      	subs	r6, r6, r5
 8011038:	2502      	movs	r5, #2
 801103a:	f1b9 0f00 	cmp.w	r9, #0
 801103e:	d047      	beq.n	80110d0 <__gethex+0x38c>
 8011040:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011044:	2b02      	cmp	r3, #2
 8011046:	d015      	beq.n	8011074 <__gethex+0x330>
 8011048:	2b03      	cmp	r3, #3
 801104a:	d017      	beq.n	801107c <__gethex+0x338>
 801104c:	2b01      	cmp	r3, #1
 801104e:	d109      	bne.n	8011064 <__gethex+0x320>
 8011050:	f019 0f02 	tst.w	r9, #2
 8011054:	d006      	beq.n	8011064 <__gethex+0x320>
 8011056:	f8da 3000 	ldr.w	r3, [sl]
 801105a:	ea49 0903 	orr.w	r9, r9, r3
 801105e:	f019 0f01 	tst.w	r9, #1
 8011062:	d10e      	bne.n	8011082 <__gethex+0x33e>
 8011064:	f045 0510 	orr.w	r5, r5, #16
 8011068:	e032      	b.n	80110d0 <__gethex+0x38c>
 801106a:	f04f 0901 	mov.w	r9, #1
 801106e:	e7d1      	b.n	8011014 <__gethex+0x2d0>
 8011070:	2501      	movs	r5, #1
 8011072:	e7e2      	b.n	801103a <__gethex+0x2f6>
 8011074:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011076:	f1c3 0301 	rsb	r3, r3, #1
 801107a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801107c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801107e:	2b00      	cmp	r3, #0
 8011080:	d0f0      	beq.n	8011064 <__gethex+0x320>
 8011082:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011086:	f104 0314 	add.w	r3, r4, #20
 801108a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801108e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011092:	f04f 0c00 	mov.w	ip, #0
 8011096:	4618      	mov	r0, r3
 8011098:	f853 2b04 	ldr.w	r2, [r3], #4
 801109c:	f1b2 3fff 	cmp.w	r2, #4294967295
 80110a0:	d01b      	beq.n	80110da <__gethex+0x396>
 80110a2:	3201      	adds	r2, #1
 80110a4:	6002      	str	r2, [r0, #0]
 80110a6:	2d02      	cmp	r5, #2
 80110a8:	f104 0314 	add.w	r3, r4, #20
 80110ac:	d13c      	bne.n	8011128 <__gethex+0x3e4>
 80110ae:	f8d8 2000 	ldr.w	r2, [r8]
 80110b2:	3a01      	subs	r2, #1
 80110b4:	42b2      	cmp	r2, r6
 80110b6:	d109      	bne.n	80110cc <__gethex+0x388>
 80110b8:	1171      	asrs	r1, r6, #5
 80110ba:	2201      	movs	r2, #1
 80110bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80110c0:	f006 061f 	and.w	r6, r6, #31
 80110c4:	fa02 f606 	lsl.w	r6, r2, r6
 80110c8:	421e      	tst	r6, r3
 80110ca:	d13a      	bne.n	8011142 <__gethex+0x3fe>
 80110cc:	f045 0520 	orr.w	r5, r5, #32
 80110d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80110d2:	601c      	str	r4, [r3, #0]
 80110d4:	9b02      	ldr	r3, [sp, #8]
 80110d6:	601f      	str	r7, [r3, #0]
 80110d8:	e6b0      	b.n	8010e3c <__gethex+0xf8>
 80110da:	4299      	cmp	r1, r3
 80110dc:	f843 cc04 	str.w	ip, [r3, #-4]
 80110e0:	d8d9      	bhi.n	8011096 <__gethex+0x352>
 80110e2:	68a3      	ldr	r3, [r4, #8]
 80110e4:	459b      	cmp	fp, r3
 80110e6:	db17      	blt.n	8011118 <__gethex+0x3d4>
 80110e8:	6861      	ldr	r1, [r4, #4]
 80110ea:	9801      	ldr	r0, [sp, #4]
 80110ec:	3101      	adds	r1, #1
 80110ee:	f7fe f865 	bl	800f1bc <_Balloc>
 80110f2:	4681      	mov	r9, r0
 80110f4:	b918      	cbnz	r0, 80110fe <__gethex+0x3ba>
 80110f6:	4b1a      	ldr	r3, [pc, #104]	@ (8011160 <__gethex+0x41c>)
 80110f8:	4602      	mov	r2, r0
 80110fa:	2184      	movs	r1, #132	@ 0x84
 80110fc:	e6c5      	b.n	8010e8a <__gethex+0x146>
 80110fe:	6922      	ldr	r2, [r4, #16]
 8011100:	3202      	adds	r2, #2
 8011102:	f104 010c 	add.w	r1, r4, #12
 8011106:	0092      	lsls	r2, r2, #2
 8011108:	300c      	adds	r0, #12
 801110a:	f7fd f962 	bl	800e3d2 <memcpy>
 801110e:	4621      	mov	r1, r4
 8011110:	9801      	ldr	r0, [sp, #4]
 8011112:	f7fe f893 	bl	800f23c <_Bfree>
 8011116:	464c      	mov	r4, r9
 8011118:	6923      	ldr	r3, [r4, #16]
 801111a:	1c5a      	adds	r2, r3, #1
 801111c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011120:	6122      	str	r2, [r4, #16]
 8011122:	2201      	movs	r2, #1
 8011124:	615a      	str	r2, [r3, #20]
 8011126:	e7be      	b.n	80110a6 <__gethex+0x362>
 8011128:	6922      	ldr	r2, [r4, #16]
 801112a:	455a      	cmp	r2, fp
 801112c:	dd0b      	ble.n	8011146 <__gethex+0x402>
 801112e:	2101      	movs	r1, #1
 8011130:	4620      	mov	r0, r4
 8011132:	f7ff fd9f 	bl	8010c74 <rshift>
 8011136:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801113a:	3701      	adds	r7, #1
 801113c:	42bb      	cmp	r3, r7
 801113e:	f6ff aee0 	blt.w	8010f02 <__gethex+0x1be>
 8011142:	2501      	movs	r5, #1
 8011144:	e7c2      	b.n	80110cc <__gethex+0x388>
 8011146:	f016 061f 	ands.w	r6, r6, #31
 801114a:	d0fa      	beq.n	8011142 <__gethex+0x3fe>
 801114c:	4453      	add	r3, sl
 801114e:	f1c6 0620 	rsb	r6, r6, #32
 8011152:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011156:	f7fe f923 	bl	800f3a0 <__hi0bits>
 801115a:	42b0      	cmp	r0, r6
 801115c:	dbe7      	blt.n	801112e <__gethex+0x3ea>
 801115e:	e7f0      	b.n	8011142 <__gethex+0x3fe>
 8011160:	08011af5 	.word	0x08011af5

08011164 <L_shift>:
 8011164:	f1c2 0208 	rsb	r2, r2, #8
 8011168:	0092      	lsls	r2, r2, #2
 801116a:	b570      	push	{r4, r5, r6, lr}
 801116c:	f1c2 0620 	rsb	r6, r2, #32
 8011170:	6843      	ldr	r3, [r0, #4]
 8011172:	6804      	ldr	r4, [r0, #0]
 8011174:	fa03 f506 	lsl.w	r5, r3, r6
 8011178:	432c      	orrs	r4, r5
 801117a:	40d3      	lsrs	r3, r2
 801117c:	6004      	str	r4, [r0, #0]
 801117e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011182:	4288      	cmp	r0, r1
 8011184:	d3f4      	bcc.n	8011170 <L_shift+0xc>
 8011186:	bd70      	pop	{r4, r5, r6, pc}

08011188 <__match>:
 8011188:	b530      	push	{r4, r5, lr}
 801118a:	6803      	ldr	r3, [r0, #0]
 801118c:	3301      	adds	r3, #1
 801118e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011192:	b914      	cbnz	r4, 801119a <__match+0x12>
 8011194:	6003      	str	r3, [r0, #0]
 8011196:	2001      	movs	r0, #1
 8011198:	bd30      	pop	{r4, r5, pc}
 801119a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801119e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80111a2:	2d19      	cmp	r5, #25
 80111a4:	bf98      	it	ls
 80111a6:	3220      	addls	r2, #32
 80111a8:	42a2      	cmp	r2, r4
 80111aa:	d0f0      	beq.n	801118e <__match+0x6>
 80111ac:	2000      	movs	r0, #0
 80111ae:	e7f3      	b.n	8011198 <__match+0x10>

080111b0 <__hexnan>:
 80111b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b4:	680b      	ldr	r3, [r1, #0]
 80111b6:	6801      	ldr	r1, [r0, #0]
 80111b8:	115e      	asrs	r6, r3, #5
 80111ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80111be:	f013 031f 	ands.w	r3, r3, #31
 80111c2:	b087      	sub	sp, #28
 80111c4:	bf18      	it	ne
 80111c6:	3604      	addne	r6, #4
 80111c8:	2500      	movs	r5, #0
 80111ca:	1f37      	subs	r7, r6, #4
 80111cc:	4682      	mov	sl, r0
 80111ce:	4690      	mov	r8, r2
 80111d0:	9301      	str	r3, [sp, #4]
 80111d2:	f846 5c04 	str.w	r5, [r6, #-4]
 80111d6:	46b9      	mov	r9, r7
 80111d8:	463c      	mov	r4, r7
 80111da:	9502      	str	r5, [sp, #8]
 80111dc:	46ab      	mov	fp, r5
 80111de:	784a      	ldrb	r2, [r1, #1]
 80111e0:	1c4b      	adds	r3, r1, #1
 80111e2:	9303      	str	r3, [sp, #12]
 80111e4:	b342      	cbz	r2, 8011238 <__hexnan+0x88>
 80111e6:	4610      	mov	r0, r2
 80111e8:	9105      	str	r1, [sp, #20]
 80111ea:	9204      	str	r2, [sp, #16]
 80111ec:	f7ff fd94 	bl	8010d18 <__hexdig_fun>
 80111f0:	2800      	cmp	r0, #0
 80111f2:	d151      	bne.n	8011298 <__hexnan+0xe8>
 80111f4:	9a04      	ldr	r2, [sp, #16]
 80111f6:	9905      	ldr	r1, [sp, #20]
 80111f8:	2a20      	cmp	r2, #32
 80111fa:	d818      	bhi.n	801122e <__hexnan+0x7e>
 80111fc:	9b02      	ldr	r3, [sp, #8]
 80111fe:	459b      	cmp	fp, r3
 8011200:	dd13      	ble.n	801122a <__hexnan+0x7a>
 8011202:	454c      	cmp	r4, r9
 8011204:	d206      	bcs.n	8011214 <__hexnan+0x64>
 8011206:	2d07      	cmp	r5, #7
 8011208:	dc04      	bgt.n	8011214 <__hexnan+0x64>
 801120a:	462a      	mov	r2, r5
 801120c:	4649      	mov	r1, r9
 801120e:	4620      	mov	r0, r4
 8011210:	f7ff ffa8 	bl	8011164 <L_shift>
 8011214:	4544      	cmp	r4, r8
 8011216:	d952      	bls.n	80112be <__hexnan+0x10e>
 8011218:	2300      	movs	r3, #0
 801121a:	f1a4 0904 	sub.w	r9, r4, #4
 801121e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011222:	f8cd b008 	str.w	fp, [sp, #8]
 8011226:	464c      	mov	r4, r9
 8011228:	461d      	mov	r5, r3
 801122a:	9903      	ldr	r1, [sp, #12]
 801122c:	e7d7      	b.n	80111de <__hexnan+0x2e>
 801122e:	2a29      	cmp	r2, #41	@ 0x29
 8011230:	d157      	bne.n	80112e2 <__hexnan+0x132>
 8011232:	3102      	adds	r1, #2
 8011234:	f8ca 1000 	str.w	r1, [sl]
 8011238:	f1bb 0f00 	cmp.w	fp, #0
 801123c:	d051      	beq.n	80112e2 <__hexnan+0x132>
 801123e:	454c      	cmp	r4, r9
 8011240:	d206      	bcs.n	8011250 <__hexnan+0xa0>
 8011242:	2d07      	cmp	r5, #7
 8011244:	dc04      	bgt.n	8011250 <__hexnan+0xa0>
 8011246:	462a      	mov	r2, r5
 8011248:	4649      	mov	r1, r9
 801124a:	4620      	mov	r0, r4
 801124c:	f7ff ff8a 	bl	8011164 <L_shift>
 8011250:	4544      	cmp	r4, r8
 8011252:	d936      	bls.n	80112c2 <__hexnan+0x112>
 8011254:	f1a8 0204 	sub.w	r2, r8, #4
 8011258:	4623      	mov	r3, r4
 801125a:	f853 1b04 	ldr.w	r1, [r3], #4
 801125e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011262:	429f      	cmp	r7, r3
 8011264:	d2f9      	bcs.n	801125a <__hexnan+0xaa>
 8011266:	1b3b      	subs	r3, r7, r4
 8011268:	f023 0303 	bic.w	r3, r3, #3
 801126c:	3304      	adds	r3, #4
 801126e:	3401      	adds	r4, #1
 8011270:	3e03      	subs	r6, #3
 8011272:	42b4      	cmp	r4, r6
 8011274:	bf88      	it	hi
 8011276:	2304      	movhi	r3, #4
 8011278:	4443      	add	r3, r8
 801127a:	2200      	movs	r2, #0
 801127c:	f843 2b04 	str.w	r2, [r3], #4
 8011280:	429f      	cmp	r7, r3
 8011282:	d2fb      	bcs.n	801127c <__hexnan+0xcc>
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	b91b      	cbnz	r3, 8011290 <__hexnan+0xe0>
 8011288:	4547      	cmp	r7, r8
 801128a:	d128      	bne.n	80112de <__hexnan+0x12e>
 801128c:	2301      	movs	r3, #1
 801128e:	603b      	str	r3, [r7, #0]
 8011290:	2005      	movs	r0, #5
 8011292:	b007      	add	sp, #28
 8011294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011298:	3501      	adds	r5, #1
 801129a:	2d08      	cmp	r5, #8
 801129c:	f10b 0b01 	add.w	fp, fp, #1
 80112a0:	dd06      	ble.n	80112b0 <__hexnan+0x100>
 80112a2:	4544      	cmp	r4, r8
 80112a4:	d9c1      	bls.n	801122a <__hexnan+0x7a>
 80112a6:	2300      	movs	r3, #0
 80112a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80112ac:	2501      	movs	r5, #1
 80112ae:	3c04      	subs	r4, #4
 80112b0:	6822      	ldr	r2, [r4, #0]
 80112b2:	f000 000f 	and.w	r0, r0, #15
 80112b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80112ba:	6020      	str	r0, [r4, #0]
 80112bc:	e7b5      	b.n	801122a <__hexnan+0x7a>
 80112be:	2508      	movs	r5, #8
 80112c0:	e7b3      	b.n	801122a <__hexnan+0x7a>
 80112c2:	9b01      	ldr	r3, [sp, #4]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d0dd      	beq.n	8011284 <__hexnan+0xd4>
 80112c8:	f1c3 0320 	rsb	r3, r3, #32
 80112cc:	f04f 32ff 	mov.w	r2, #4294967295
 80112d0:	40da      	lsrs	r2, r3
 80112d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80112d6:	4013      	ands	r3, r2
 80112d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80112dc:	e7d2      	b.n	8011284 <__hexnan+0xd4>
 80112de:	3f04      	subs	r7, #4
 80112e0:	e7d0      	b.n	8011284 <__hexnan+0xd4>
 80112e2:	2004      	movs	r0, #4
 80112e4:	e7d5      	b.n	8011292 <__hexnan+0xe2>

080112e6 <__ascii_mbtowc>:
 80112e6:	b082      	sub	sp, #8
 80112e8:	b901      	cbnz	r1, 80112ec <__ascii_mbtowc+0x6>
 80112ea:	a901      	add	r1, sp, #4
 80112ec:	b142      	cbz	r2, 8011300 <__ascii_mbtowc+0x1a>
 80112ee:	b14b      	cbz	r3, 8011304 <__ascii_mbtowc+0x1e>
 80112f0:	7813      	ldrb	r3, [r2, #0]
 80112f2:	600b      	str	r3, [r1, #0]
 80112f4:	7812      	ldrb	r2, [r2, #0]
 80112f6:	1e10      	subs	r0, r2, #0
 80112f8:	bf18      	it	ne
 80112fa:	2001      	movne	r0, #1
 80112fc:	b002      	add	sp, #8
 80112fe:	4770      	bx	lr
 8011300:	4610      	mov	r0, r2
 8011302:	e7fb      	b.n	80112fc <__ascii_mbtowc+0x16>
 8011304:	f06f 0001 	mvn.w	r0, #1
 8011308:	e7f8      	b.n	80112fc <__ascii_mbtowc+0x16>

0801130a <_realloc_r>:
 801130a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801130e:	4680      	mov	r8, r0
 8011310:	4615      	mov	r5, r2
 8011312:	460c      	mov	r4, r1
 8011314:	b921      	cbnz	r1, 8011320 <_realloc_r+0x16>
 8011316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801131a:	4611      	mov	r1, r2
 801131c:	f7fd bec2 	b.w	800f0a4 <_malloc_r>
 8011320:	b92a      	cbnz	r2, 801132e <_realloc_r+0x24>
 8011322:	f7fd fe4b 	bl	800efbc <_free_r>
 8011326:	2400      	movs	r4, #0
 8011328:	4620      	mov	r0, r4
 801132a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801132e:	f000 f840 	bl	80113b2 <_malloc_usable_size_r>
 8011332:	4285      	cmp	r5, r0
 8011334:	4606      	mov	r6, r0
 8011336:	d802      	bhi.n	801133e <_realloc_r+0x34>
 8011338:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801133c:	d8f4      	bhi.n	8011328 <_realloc_r+0x1e>
 801133e:	4629      	mov	r1, r5
 8011340:	4640      	mov	r0, r8
 8011342:	f7fd feaf 	bl	800f0a4 <_malloc_r>
 8011346:	4607      	mov	r7, r0
 8011348:	2800      	cmp	r0, #0
 801134a:	d0ec      	beq.n	8011326 <_realloc_r+0x1c>
 801134c:	42b5      	cmp	r5, r6
 801134e:	462a      	mov	r2, r5
 8011350:	4621      	mov	r1, r4
 8011352:	bf28      	it	cs
 8011354:	4632      	movcs	r2, r6
 8011356:	f7fd f83c 	bl	800e3d2 <memcpy>
 801135a:	4621      	mov	r1, r4
 801135c:	4640      	mov	r0, r8
 801135e:	f7fd fe2d 	bl	800efbc <_free_r>
 8011362:	463c      	mov	r4, r7
 8011364:	e7e0      	b.n	8011328 <_realloc_r+0x1e>

08011366 <__ascii_wctomb>:
 8011366:	4603      	mov	r3, r0
 8011368:	4608      	mov	r0, r1
 801136a:	b141      	cbz	r1, 801137e <__ascii_wctomb+0x18>
 801136c:	2aff      	cmp	r2, #255	@ 0xff
 801136e:	d904      	bls.n	801137a <__ascii_wctomb+0x14>
 8011370:	228a      	movs	r2, #138	@ 0x8a
 8011372:	601a      	str	r2, [r3, #0]
 8011374:	f04f 30ff 	mov.w	r0, #4294967295
 8011378:	4770      	bx	lr
 801137a:	700a      	strb	r2, [r1, #0]
 801137c:	2001      	movs	r0, #1
 801137e:	4770      	bx	lr

08011380 <fiprintf>:
 8011380:	b40e      	push	{r1, r2, r3}
 8011382:	b503      	push	{r0, r1, lr}
 8011384:	4601      	mov	r1, r0
 8011386:	ab03      	add	r3, sp, #12
 8011388:	4805      	ldr	r0, [pc, #20]	@ (80113a0 <fiprintf+0x20>)
 801138a:	f853 2b04 	ldr.w	r2, [r3], #4
 801138e:	6800      	ldr	r0, [r0, #0]
 8011390:	9301      	str	r3, [sp, #4]
 8011392:	f000 f83f 	bl	8011414 <_vfiprintf_r>
 8011396:	b002      	add	sp, #8
 8011398:	f85d eb04 	ldr.w	lr, [sp], #4
 801139c:	b003      	add	sp, #12
 801139e:	4770      	bx	lr
 80113a0:	24000020 	.word	0x24000020

080113a4 <abort>:
 80113a4:	b508      	push	{r3, lr}
 80113a6:	2006      	movs	r0, #6
 80113a8:	f000 fa08 	bl	80117bc <raise>
 80113ac:	2001      	movs	r0, #1
 80113ae:	f7f1 ff48 	bl	8003242 <_exit>

080113b2 <_malloc_usable_size_r>:
 80113b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113b6:	1f18      	subs	r0, r3, #4
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	bfbc      	itt	lt
 80113bc:	580b      	ldrlt	r3, [r1, r0]
 80113be:	18c0      	addlt	r0, r0, r3
 80113c0:	4770      	bx	lr

080113c2 <__sfputc_r>:
 80113c2:	6893      	ldr	r3, [r2, #8]
 80113c4:	3b01      	subs	r3, #1
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	b410      	push	{r4}
 80113ca:	6093      	str	r3, [r2, #8]
 80113cc:	da08      	bge.n	80113e0 <__sfputc_r+0x1e>
 80113ce:	6994      	ldr	r4, [r2, #24]
 80113d0:	42a3      	cmp	r3, r4
 80113d2:	db01      	blt.n	80113d8 <__sfputc_r+0x16>
 80113d4:	290a      	cmp	r1, #10
 80113d6:	d103      	bne.n	80113e0 <__sfputc_r+0x1e>
 80113d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113dc:	f000 b932 	b.w	8011644 <__swbuf_r>
 80113e0:	6813      	ldr	r3, [r2, #0]
 80113e2:	1c58      	adds	r0, r3, #1
 80113e4:	6010      	str	r0, [r2, #0]
 80113e6:	7019      	strb	r1, [r3, #0]
 80113e8:	4608      	mov	r0, r1
 80113ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <__sfputs_r>:
 80113f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113f2:	4606      	mov	r6, r0
 80113f4:	460f      	mov	r7, r1
 80113f6:	4614      	mov	r4, r2
 80113f8:	18d5      	adds	r5, r2, r3
 80113fa:	42ac      	cmp	r4, r5
 80113fc:	d101      	bne.n	8011402 <__sfputs_r+0x12>
 80113fe:	2000      	movs	r0, #0
 8011400:	e007      	b.n	8011412 <__sfputs_r+0x22>
 8011402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011406:	463a      	mov	r2, r7
 8011408:	4630      	mov	r0, r6
 801140a:	f7ff ffda 	bl	80113c2 <__sfputc_r>
 801140e:	1c43      	adds	r3, r0, #1
 8011410:	d1f3      	bne.n	80113fa <__sfputs_r+0xa>
 8011412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011414 <_vfiprintf_r>:
 8011414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011418:	460d      	mov	r5, r1
 801141a:	b09d      	sub	sp, #116	@ 0x74
 801141c:	4614      	mov	r4, r2
 801141e:	4698      	mov	r8, r3
 8011420:	4606      	mov	r6, r0
 8011422:	b118      	cbz	r0, 801142c <_vfiprintf_r+0x18>
 8011424:	6a03      	ldr	r3, [r0, #32]
 8011426:	b90b      	cbnz	r3, 801142c <_vfiprintf_r+0x18>
 8011428:	f7fc fe86 	bl	800e138 <__sinit>
 801142c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801142e:	07d9      	lsls	r1, r3, #31
 8011430:	d405      	bmi.n	801143e <_vfiprintf_r+0x2a>
 8011432:	89ab      	ldrh	r3, [r5, #12]
 8011434:	059a      	lsls	r2, r3, #22
 8011436:	d402      	bmi.n	801143e <_vfiprintf_r+0x2a>
 8011438:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801143a:	f7fc ffc8 	bl	800e3ce <__retarget_lock_acquire_recursive>
 801143e:	89ab      	ldrh	r3, [r5, #12]
 8011440:	071b      	lsls	r3, r3, #28
 8011442:	d501      	bpl.n	8011448 <_vfiprintf_r+0x34>
 8011444:	692b      	ldr	r3, [r5, #16]
 8011446:	b99b      	cbnz	r3, 8011470 <_vfiprintf_r+0x5c>
 8011448:	4629      	mov	r1, r5
 801144a:	4630      	mov	r0, r6
 801144c:	f000 f938 	bl	80116c0 <__swsetup_r>
 8011450:	b170      	cbz	r0, 8011470 <_vfiprintf_r+0x5c>
 8011452:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011454:	07dc      	lsls	r4, r3, #31
 8011456:	d504      	bpl.n	8011462 <_vfiprintf_r+0x4e>
 8011458:	f04f 30ff 	mov.w	r0, #4294967295
 801145c:	b01d      	add	sp, #116	@ 0x74
 801145e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011462:	89ab      	ldrh	r3, [r5, #12]
 8011464:	0598      	lsls	r0, r3, #22
 8011466:	d4f7      	bmi.n	8011458 <_vfiprintf_r+0x44>
 8011468:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801146a:	f7fc ffb1 	bl	800e3d0 <__retarget_lock_release_recursive>
 801146e:	e7f3      	b.n	8011458 <_vfiprintf_r+0x44>
 8011470:	2300      	movs	r3, #0
 8011472:	9309      	str	r3, [sp, #36]	@ 0x24
 8011474:	2320      	movs	r3, #32
 8011476:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801147a:	f8cd 800c 	str.w	r8, [sp, #12]
 801147e:	2330      	movs	r3, #48	@ 0x30
 8011480:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011630 <_vfiprintf_r+0x21c>
 8011484:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011488:	f04f 0901 	mov.w	r9, #1
 801148c:	4623      	mov	r3, r4
 801148e:	469a      	mov	sl, r3
 8011490:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011494:	b10a      	cbz	r2, 801149a <_vfiprintf_r+0x86>
 8011496:	2a25      	cmp	r2, #37	@ 0x25
 8011498:	d1f9      	bne.n	801148e <_vfiprintf_r+0x7a>
 801149a:	ebba 0b04 	subs.w	fp, sl, r4
 801149e:	d00b      	beq.n	80114b8 <_vfiprintf_r+0xa4>
 80114a0:	465b      	mov	r3, fp
 80114a2:	4622      	mov	r2, r4
 80114a4:	4629      	mov	r1, r5
 80114a6:	4630      	mov	r0, r6
 80114a8:	f7ff ffa2 	bl	80113f0 <__sfputs_r>
 80114ac:	3001      	adds	r0, #1
 80114ae:	f000 80a7 	beq.w	8011600 <_vfiprintf_r+0x1ec>
 80114b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80114b4:	445a      	add	r2, fp
 80114b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80114b8:	f89a 3000 	ldrb.w	r3, [sl]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	f000 809f 	beq.w	8011600 <_vfiprintf_r+0x1ec>
 80114c2:	2300      	movs	r3, #0
 80114c4:	f04f 32ff 	mov.w	r2, #4294967295
 80114c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80114cc:	f10a 0a01 	add.w	sl, sl, #1
 80114d0:	9304      	str	r3, [sp, #16]
 80114d2:	9307      	str	r3, [sp, #28]
 80114d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80114d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80114da:	4654      	mov	r4, sl
 80114dc:	2205      	movs	r2, #5
 80114de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114e2:	4853      	ldr	r0, [pc, #332]	@ (8011630 <_vfiprintf_r+0x21c>)
 80114e4:	f7ee fefc 	bl	80002e0 <memchr>
 80114e8:	9a04      	ldr	r2, [sp, #16]
 80114ea:	b9d8      	cbnz	r0, 8011524 <_vfiprintf_r+0x110>
 80114ec:	06d1      	lsls	r1, r2, #27
 80114ee:	bf44      	itt	mi
 80114f0:	2320      	movmi	r3, #32
 80114f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80114f6:	0713      	lsls	r3, r2, #28
 80114f8:	bf44      	itt	mi
 80114fa:	232b      	movmi	r3, #43	@ 0x2b
 80114fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011500:	f89a 3000 	ldrb.w	r3, [sl]
 8011504:	2b2a      	cmp	r3, #42	@ 0x2a
 8011506:	d015      	beq.n	8011534 <_vfiprintf_r+0x120>
 8011508:	9a07      	ldr	r2, [sp, #28]
 801150a:	4654      	mov	r4, sl
 801150c:	2000      	movs	r0, #0
 801150e:	f04f 0c0a 	mov.w	ip, #10
 8011512:	4621      	mov	r1, r4
 8011514:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011518:	3b30      	subs	r3, #48	@ 0x30
 801151a:	2b09      	cmp	r3, #9
 801151c:	d94b      	bls.n	80115b6 <_vfiprintf_r+0x1a2>
 801151e:	b1b0      	cbz	r0, 801154e <_vfiprintf_r+0x13a>
 8011520:	9207      	str	r2, [sp, #28]
 8011522:	e014      	b.n	801154e <_vfiprintf_r+0x13a>
 8011524:	eba0 0308 	sub.w	r3, r0, r8
 8011528:	fa09 f303 	lsl.w	r3, r9, r3
 801152c:	4313      	orrs	r3, r2
 801152e:	9304      	str	r3, [sp, #16]
 8011530:	46a2      	mov	sl, r4
 8011532:	e7d2      	b.n	80114da <_vfiprintf_r+0xc6>
 8011534:	9b03      	ldr	r3, [sp, #12]
 8011536:	1d19      	adds	r1, r3, #4
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	9103      	str	r1, [sp, #12]
 801153c:	2b00      	cmp	r3, #0
 801153e:	bfbb      	ittet	lt
 8011540:	425b      	neglt	r3, r3
 8011542:	f042 0202 	orrlt.w	r2, r2, #2
 8011546:	9307      	strge	r3, [sp, #28]
 8011548:	9307      	strlt	r3, [sp, #28]
 801154a:	bfb8      	it	lt
 801154c:	9204      	strlt	r2, [sp, #16]
 801154e:	7823      	ldrb	r3, [r4, #0]
 8011550:	2b2e      	cmp	r3, #46	@ 0x2e
 8011552:	d10a      	bne.n	801156a <_vfiprintf_r+0x156>
 8011554:	7863      	ldrb	r3, [r4, #1]
 8011556:	2b2a      	cmp	r3, #42	@ 0x2a
 8011558:	d132      	bne.n	80115c0 <_vfiprintf_r+0x1ac>
 801155a:	9b03      	ldr	r3, [sp, #12]
 801155c:	1d1a      	adds	r2, r3, #4
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	9203      	str	r2, [sp, #12]
 8011562:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011566:	3402      	adds	r4, #2
 8011568:	9305      	str	r3, [sp, #20]
 801156a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011640 <_vfiprintf_r+0x22c>
 801156e:	7821      	ldrb	r1, [r4, #0]
 8011570:	2203      	movs	r2, #3
 8011572:	4650      	mov	r0, sl
 8011574:	f7ee feb4 	bl	80002e0 <memchr>
 8011578:	b138      	cbz	r0, 801158a <_vfiprintf_r+0x176>
 801157a:	9b04      	ldr	r3, [sp, #16]
 801157c:	eba0 000a 	sub.w	r0, r0, sl
 8011580:	2240      	movs	r2, #64	@ 0x40
 8011582:	4082      	lsls	r2, r0
 8011584:	4313      	orrs	r3, r2
 8011586:	3401      	adds	r4, #1
 8011588:	9304      	str	r3, [sp, #16]
 801158a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801158e:	4829      	ldr	r0, [pc, #164]	@ (8011634 <_vfiprintf_r+0x220>)
 8011590:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011594:	2206      	movs	r2, #6
 8011596:	f7ee fea3 	bl	80002e0 <memchr>
 801159a:	2800      	cmp	r0, #0
 801159c:	d03f      	beq.n	801161e <_vfiprintf_r+0x20a>
 801159e:	4b26      	ldr	r3, [pc, #152]	@ (8011638 <_vfiprintf_r+0x224>)
 80115a0:	bb1b      	cbnz	r3, 80115ea <_vfiprintf_r+0x1d6>
 80115a2:	9b03      	ldr	r3, [sp, #12]
 80115a4:	3307      	adds	r3, #7
 80115a6:	f023 0307 	bic.w	r3, r3, #7
 80115aa:	3308      	adds	r3, #8
 80115ac:	9303      	str	r3, [sp, #12]
 80115ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115b0:	443b      	add	r3, r7
 80115b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80115b4:	e76a      	b.n	801148c <_vfiprintf_r+0x78>
 80115b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80115ba:	460c      	mov	r4, r1
 80115bc:	2001      	movs	r0, #1
 80115be:	e7a8      	b.n	8011512 <_vfiprintf_r+0xfe>
 80115c0:	2300      	movs	r3, #0
 80115c2:	3401      	adds	r4, #1
 80115c4:	9305      	str	r3, [sp, #20]
 80115c6:	4619      	mov	r1, r3
 80115c8:	f04f 0c0a 	mov.w	ip, #10
 80115cc:	4620      	mov	r0, r4
 80115ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80115d2:	3a30      	subs	r2, #48	@ 0x30
 80115d4:	2a09      	cmp	r2, #9
 80115d6:	d903      	bls.n	80115e0 <_vfiprintf_r+0x1cc>
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d0c6      	beq.n	801156a <_vfiprintf_r+0x156>
 80115dc:	9105      	str	r1, [sp, #20]
 80115de:	e7c4      	b.n	801156a <_vfiprintf_r+0x156>
 80115e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80115e4:	4604      	mov	r4, r0
 80115e6:	2301      	movs	r3, #1
 80115e8:	e7f0      	b.n	80115cc <_vfiprintf_r+0x1b8>
 80115ea:	ab03      	add	r3, sp, #12
 80115ec:	9300      	str	r3, [sp, #0]
 80115ee:	462a      	mov	r2, r5
 80115f0:	4b12      	ldr	r3, [pc, #72]	@ (801163c <_vfiprintf_r+0x228>)
 80115f2:	a904      	add	r1, sp, #16
 80115f4:	4630      	mov	r0, r6
 80115f6:	f7fb ff5f 	bl	800d4b8 <_printf_float>
 80115fa:	4607      	mov	r7, r0
 80115fc:	1c78      	adds	r0, r7, #1
 80115fe:	d1d6      	bne.n	80115ae <_vfiprintf_r+0x19a>
 8011600:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011602:	07d9      	lsls	r1, r3, #31
 8011604:	d405      	bmi.n	8011612 <_vfiprintf_r+0x1fe>
 8011606:	89ab      	ldrh	r3, [r5, #12]
 8011608:	059a      	lsls	r2, r3, #22
 801160a:	d402      	bmi.n	8011612 <_vfiprintf_r+0x1fe>
 801160c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801160e:	f7fc fedf 	bl	800e3d0 <__retarget_lock_release_recursive>
 8011612:	89ab      	ldrh	r3, [r5, #12]
 8011614:	065b      	lsls	r3, r3, #25
 8011616:	f53f af1f 	bmi.w	8011458 <_vfiprintf_r+0x44>
 801161a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801161c:	e71e      	b.n	801145c <_vfiprintf_r+0x48>
 801161e:	ab03      	add	r3, sp, #12
 8011620:	9300      	str	r3, [sp, #0]
 8011622:	462a      	mov	r2, r5
 8011624:	4b05      	ldr	r3, [pc, #20]	@ (801163c <_vfiprintf_r+0x228>)
 8011626:	a904      	add	r1, sp, #16
 8011628:	4630      	mov	r0, r6
 801162a:	f7fc f9cd 	bl	800d9c8 <_printf_i>
 801162e:	e7e4      	b.n	80115fa <_vfiprintf_r+0x1e6>
 8011630:	08011db9 	.word	0x08011db9
 8011634:	08011dc3 	.word	0x08011dc3
 8011638:	0800d4b9 	.word	0x0800d4b9
 801163c:	080113f1 	.word	0x080113f1
 8011640:	08011dbf 	.word	0x08011dbf

08011644 <__swbuf_r>:
 8011644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011646:	460e      	mov	r6, r1
 8011648:	4614      	mov	r4, r2
 801164a:	4605      	mov	r5, r0
 801164c:	b118      	cbz	r0, 8011656 <__swbuf_r+0x12>
 801164e:	6a03      	ldr	r3, [r0, #32]
 8011650:	b90b      	cbnz	r3, 8011656 <__swbuf_r+0x12>
 8011652:	f7fc fd71 	bl	800e138 <__sinit>
 8011656:	69a3      	ldr	r3, [r4, #24]
 8011658:	60a3      	str	r3, [r4, #8]
 801165a:	89a3      	ldrh	r3, [r4, #12]
 801165c:	071a      	lsls	r2, r3, #28
 801165e:	d501      	bpl.n	8011664 <__swbuf_r+0x20>
 8011660:	6923      	ldr	r3, [r4, #16]
 8011662:	b943      	cbnz	r3, 8011676 <__swbuf_r+0x32>
 8011664:	4621      	mov	r1, r4
 8011666:	4628      	mov	r0, r5
 8011668:	f000 f82a 	bl	80116c0 <__swsetup_r>
 801166c:	b118      	cbz	r0, 8011676 <__swbuf_r+0x32>
 801166e:	f04f 37ff 	mov.w	r7, #4294967295
 8011672:	4638      	mov	r0, r7
 8011674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011676:	6823      	ldr	r3, [r4, #0]
 8011678:	6922      	ldr	r2, [r4, #16]
 801167a:	1a98      	subs	r0, r3, r2
 801167c:	6963      	ldr	r3, [r4, #20]
 801167e:	b2f6      	uxtb	r6, r6
 8011680:	4283      	cmp	r3, r0
 8011682:	4637      	mov	r7, r6
 8011684:	dc05      	bgt.n	8011692 <__swbuf_r+0x4e>
 8011686:	4621      	mov	r1, r4
 8011688:	4628      	mov	r0, r5
 801168a:	f7ff fa55 	bl	8010b38 <_fflush_r>
 801168e:	2800      	cmp	r0, #0
 8011690:	d1ed      	bne.n	801166e <__swbuf_r+0x2a>
 8011692:	68a3      	ldr	r3, [r4, #8]
 8011694:	3b01      	subs	r3, #1
 8011696:	60a3      	str	r3, [r4, #8]
 8011698:	6823      	ldr	r3, [r4, #0]
 801169a:	1c5a      	adds	r2, r3, #1
 801169c:	6022      	str	r2, [r4, #0]
 801169e:	701e      	strb	r6, [r3, #0]
 80116a0:	6962      	ldr	r2, [r4, #20]
 80116a2:	1c43      	adds	r3, r0, #1
 80116a4:	429a      	cmp	r2, r3
 80116a6:	d004      	beq.n	80116b2 <__swbuf_r+0x6e>
 80116a8:	89a3      	ldrh	r3, [r4, #12]
 80116aa:	07db      	lsls	r3, r3, #31
 80116ac:	d5e1      	bpl.n	8011672 <__swbuf_r+0x2e>
 80116ae:	2e0a      	cmp	r6, #10
 80116b0:	d1df      	bne.n	8011672 <__swbuf_r+0x2e>
 80116b2:	4621      	mov	r1, r4
 80116b4:	4628      	mov	r0, r5
 80116b6:	f7ff fa3f 	bl	8010b38 <_fflush_r>
 80116ba:	2800      	cmp	r0, #0
 80116bc:	d0d9      	beq.n	8011672 <__swbuf_r+0x2e>
 80116be:	e7d6      	b.n	801166e <__swbuf_r+0x2a>

080116c0 <__swsetup_r>:
 80116c0:	b538      	push	{r3, r4, r5, lr}
 80116c2:	4b29      	ldr	r3, [pc, #164]	@ (8011768 <__swsetup_r+0xa8>)
 80116c4:	4605      	mov	r5, r0
 80116c6:	6818      	ldr	r0, [r3, #0]
 80116c8:	460c      	mov	r4, r1
 80116ca:	b118      	cbz	r0, 80116d4 <__swsetup_r+0x14>
 80116cc:	6a03      	ldr	r3, [r0, #32]
 80116ce:	b90b      	cbnz	r3, 80116d4 <__swsetup_r+0x14>
 80116d0:	f7fc fd32 	bl	800e138 <__sinit>
 80116d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80116d8:	0719      	lsls	r1, r3, #28
 80116da:	d422      	bmi.n	8011722 <__swsetup_r+0x62>
 80116dc:	06da      	lsls	r2, r3, #27
 80116de:	d407      	bmi.n	80116f0 <__swsetup_r+0x30>
 80116e0:	2209      	movs	r2, #9
 80116e2:	602a      	str	r2, [r5, #0]
 80116e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80116e8:	81a3      	strh	r3, [r4, #12]
 80116ea:	f04f 30ff 	mov.w	r0, #4294967295
 80116ee:	e033      	b.n	8011758 <__swsetup_r+0x98>
 80116f0:	0758      	lsls	r0, r3, #29
 80116f2:	d512      	bpl.n	801171a <__swsetup_r+0x5a>
 80116f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80116f6:	b141      	cbz	r1, 801170a <__swsetup_r+0x4a>
 80116f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80116fc:	4299      	cmp	r1, r3
 80116fe:	d002      	beq.n	8011706 <__swsetup_r+0x46>
 8011700:	4628      	mov	r0, r5
 8011702:	f7fd fc5b 	bl	800efbc <_free_r>
 8011706:	2300      	movs	r3, #0
 8011708:	6363      	str	r3, [r4, #52]	@ 0x34
 801170a:	89a3      	ldrh	r3, [r4, #12]
 801170c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011710:	81a3      	strh	r3, [r4, #12]
 8011712:	2300      	movs	r3, #0
 8011714:	6063      	str	r3, [r4, #4]
 8011716:	6923      	ldr	r3, [r4, #16]
 8011718:	6023      	str	r3, [r4, #0]
 801171a:	89a3      	ldrh	r3, [r4, #12]
 801171c:	f043 0308 	orr.w	r3, r3, #8
 8011720:	81a3      	strh	r3, [r4, #12]
 8011722:	6923      	ldr	r3, [r4, #16]
 8011724:	b94b      	cbnz	r3, 801173a <__swsetup_r+0x7a>
 8011726:	89a3      	ldrh	r3, [r4, #12]
 8011728:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801172c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011730:	d003      	beq.n	801173a <__swsetup_r+0x7a>
 8011732:	4621      	mov	r1, r4
 8011734:	4628      	mov	r0, r5
 8011736:	f000 f883 	bl	8011840 <__smakebuf_r>
 801173a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801173e:	f013 0201 	ands.w	r2, r3, #1
 8011742:	d00a      	beq.n	801175a <__swsetup_r+0x9a>
 8011744:	2200      	movs	r2, #0
 8011746:	60a2      	str	r2, [r4, #8]
 8011748:	6962      	ldr	r2, [r4, #20]
 801174a:	4252      	negs	r2, r2
 801174c:	61a2      	str	r2, [r4, #24]
 801174e:	6922      	ldr	r2, [r4, #16]
 8011750:	b942      	cbnz	r2, 8011764 <__swsetup_r+0xa4>
 8011752:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011756:	d1c5      	bne.n	80116e4 <__swsetup_r+0x24>
 8011758:	bd38      	pop	{r3, r4, r5, pc}
 801175a:	0799      	lsls	r1, r3, #30
 801175c:	bf58      	it	pl
 801175e:	6962      	ldrpl	r2, [r4, #20]
 8011760:	60a2      	str	r2, [r4, #8]
 8011762:	e7f4      	b.n	801174e <__swsetup_r+0x8e>
 8011764:	2000      	movs	r0, #0
 8011766:	e7f7      	b.n	8011758 <__swsetup_r+0x98>
 8011768:	24000020 	.word	0x24000020

0801176c <_raise_r>:
 801176c:	291f      	cmp	r1, #31
 801176e:	b538      	push	{r3, r4, r5, lr}
 8011770:	4605      	mov	r5, r0
 8011772:	460c      	mov	r4, r1
 8011774:	d904      	bls.n	8011780 <_raise_r+0x14>
 8011776:	2316      	movs	r3, #22
 8011778:	6003      	str	r3, [r0, #0]
 801177a:	f04f 30ff 	mov.w	r0, #4294967295
 801177e:	bd38      	pop	{r3, r4, r5, pc}
 8011780:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011782:	b112      	cbz	r2, 801178a <_raise_r+0x1e>
 8011784:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011788:	b94b      	cbnz	r3, 801179e <_raise_r+0x32>
 801178a:	4628      	mov	r0, r5
 801178c:	f000 f830 	bl	80117f0 <_getpid_r>
 8011790:	4622      	mov	r2, r4
 8011792:	4601      	mov	r1, r0
 8011794:	4628      	mov	r0, r5
 8011796:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801179a:	f000 b817 	b.w	80117cc <_kill_r>
 801179e:	2b01      	cmp	r3, #1
 80117a0:	d00a      	beq.n	80117b8 <_raise_r+0x4c>
 80117a2:	1c59      	adds	r1, r3, #1
 80117a4:	d103      	bne.n	80117ae <_raise_r+0x42>
 80117a6:	2316      	movs	r3, #22
 80117a8:	6003      	str	r3, [r0, #0]
 80117aa:	2001      	movs	r0, #1
 80117ac:	e7e7      	b.n	801177e <_raise_r+0x12>
 80117ae:	2100      	movs	r1, #0
 80117b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80117b4:	4620      	mov	r0, r4
 80117b6:	4798      	blx	r3
 80117b8:	2000      	movs	r0, #0
 80117ba:	e7e0      	b.n	801177e <_raise_r+0x12>

080117bc <raise>:
 80117bc:	4b02      	ldr	r3, [pc, #8]	@ (80117c8 <raise+0xc>)
 80117be:	4601      	mov	r1, r0
 80117c0:	6818      	ldr	r0, [r3, #0]
 80117c2:	f7ff bfd3 	b.w	801176c <_raise_r>
 80117c6:	bf00      	nop
 80117c8:	24000020 	.word	0x24000020

080117cc <_kill_r>:
 80117cc:	b538      	push	{r3, r4, r5, lr}
 80117ce:	4d07      	ldr	r5, [pc, #28]	@ (80117ec <_kill_r+0x20>)
 80117d0:	2300      	movs	r3, #0
 80117d2:	4604      	mov	r4, r0
 80117d4:	4608      	mov	r0, r1
 80117d6:	4611      	mov	r1, r2
 80117d8:	602b      	str	r3, [r5, #0]
 80117da:	f7f1 fd22 	bl	8003222 <_kill>
 80117de:	1c43      	adds	r3, r0, #1
 80117e0:	d102      	bne.n	80117e8 <_kill_r+0x1c>
 80117e2:	682b      	ldr	r3, [r5, #0]
 80117e4:	b103      	cbz	r3, 80117e8 <_kill_r+0x1c>
 80117e6:	6023      	str	r3, [r4, #0]
 80117e8:	bd38      	pop	{r3, r4, r5, pc}
 80117ea:	bf00      	nop
 80117ec:	24001164 	.word	0x24001164

080117f0 <_getpid_r>:
 80117f0:	f7f1 bd0f 	b.w	8003212 <_getpid>

080117f4 <__swhatbuf_r>:
 80117f4:	b570      	push	{r4, r5, r6, lr}
 80117f6:	460c      	mov	r4, r1
 80117f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80117fc:	2900      	cmp	r1, #0
 80117fe:	b096      	sub	sp, #88	@ 0x58
 8011800:	4615      	mov	r5, r2
 8011802:	461e      	mov	r6, r3
 8011804:	da0d      	bge.n	8011822 <__swhatbuf_r+0x2e>
 8011806:	89a3      	ldrh	r3, [r4, #12]
 8011808:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801180c:	f04f 0100 	mov.w	r1, #0
 8011810:	bf14      	ite	ne
 8011812:	2340      	movne	r3, #64	@ 0x40
 8011814:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011818:	2000      	movs	r0, #0
 801181a:	6031      	str	r1, [r6, #0]
 801181c:	602b      	str	r3, [r5, #0]
 801181e:	b016      	add	sp, #88	@ 0x58
 8011820:	bd70      	pop	{r4, r5, r6, pc}
 8011822:	466a      	mov	r2, sp
 8011824:	f000 f848 	bl	80118b8 <_fstat_r>
 8011828:	2800      	cmp	r0, #0
 801182a:	dbec      	blt.n	8011806 <__swhatbuf_r+0x12>
 801182c:	9901      	ldr	r1, [sp, #4]
 801182e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011832:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011836:	4259      	negs	r1, r3
 8011838:	4159      	adcs	r1, r3
 801183a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801183e:	e7eb      	b.n	8011818 <__swhatbuf_r+0x24>

08011840 <__smakebuf_r>:
 8011840:	898b      	ldrh	r3, [r1, #12]
 8011842:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011844:	079d      	lsls	r5, r3, #30
 8011846:	4606      	mov	r6, r0
 8011848:	460c      	mov	r4, r1
 801184a:	d507      	bpl.n	801185c <__smakebuf_r+0x1c>
 801184c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011850:	6023      	str	r3, [r4, #0]
 8011852:	6123      	str	r3, [r4, #16]
 8011854:	2301      	movs	r3, #1
 8011856:	6163      	str	r3, [r4, #20]
 8011858:	b003      	add	sp, #12
 801185a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801185c:	ab01      	add	r3, sp, #4
 801185e:	466a      	mov	r2, sp
 8011860:	f7ff ffc8 	bl	80117f4 <__swhatbuf_r>
 8011864:	9f00      	ldr	r7, [sp, #0]
 8011866:	4605      	mov	r5, r0
 8011868:	4639      	mov	r1, r7
 801186a:	4630      	mov	r0, r6
 801186c:	f7fd fc1a 	bl	800f0a4 <_malloc_r>
 8011870:	b948      	cbnz	r0, 8011886 <__smakebuf_r+0x46>
 8011872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011876:	059a      	lsls	r2, r3, #22
 8011878:	d4ee      	bmi.n	8011858 <__smakebuf_r+0x18>
 801187a:	f023 0303 	bic.w	r3, r3, #3
 801187e:	f043 0302 	orr.w	r3, r3, #2
 8011882:	81a3      	strh	r3, [r4, #12]
 8011884:	e7e2      	b.n	801184c <__smakebuf_r+0xc>
 8011886:	89a3      	ldrh	r3, [r4, #12]
 8011888:	6020      	str	r0, [r4, #0]
 801188a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801188e:	81a3      	strh	r3, [r4, #12]
 8011890:	9b01      	ldr	r3, [sp, #4]
 8011892:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011896:	b15b      	cbz	r3, 80118b0 <__smakebuf_r+0x70>
 8011898:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801189c:	4630      	mov	r0, r6
 801189e:	f000 f81d 	bl	80118dc <_isatty_r>
 80118a2:	b128      	cbz	r0, 80118b0 <__smakebuf_r+0x70>
 80118a4:	89a3      	ldrh	r3, [r4, #12]
 80118a6:	f023 0303 	bic.w	r3, r3, #3
 80118aa:	f043 0301 	orr.w	r3, r3, #1
 80118ae:	81a3      	strh	r3, [r4, #12]
 80118b0:	89a3      	ldrh	r3, [r4, #12]
 80118b2:	431d      	orrs	r5, r3
 80118b4:	81a5      	strh	r5, [r4, #12]
 80118b6:	e7cf      	b.n	8011858 <__smakebuf_r+0x18>

080118b8 <_fstat_r>:
 80118b8:	b538      	push	{r3, r4, r5, lr}
 80118ba:	4d07      	ldr	r5, [pc, #28]	@ (80118d8 <_fstat_r+0x20>)
 80118bc:	2300      	movs	r3, #0
 80118be:	4604      	mov	r4, r0
 80118c0:	4608      	mov	r0, r1
 80118c2:	4611      	mov	r1, r2
 80118c4:	602b      	str	r3, [r5, #0]
 80118c6:	f7f1 fd0c 	bl	80032e2 <_fstat>
 80118ca:	1c43      	adds	r3, r0, #1
 80118cc:	d102      	bne.n	80118d4 <_fstat_r+0x1c>
 80118ce:	682b      	ldr	r3, [r5, #0]
 80118d0:	b103      	cbz	r3, 80118d4 <_fstat_r+0x1c>
 80118d2:	6023      	str	r3, [r4, #0]
 80118d4:	bd38      	pop	{r3, r4, r5, pc}
 80118d6:	bf00      	nop
 80118d8:	24001164 	.word	0x24001164

080118dc <_isatty_r>:
 80118dc:	b538      	push	{r3, r4, r5, lr}
 80118de:	4d06      	ldr	r5, [pc, #24]	@ (80118f8 <_isatty_r+0x1c>)
 80118e0:	2300      	movs	r3, #0
 80118e2:	4604      	mov	r4, r0
 80118e4:	4608      	mov	r0, r1
 80118e6:	602b      	str	r3, [r5, #0]
 80118e8:	f7f1 fd0b 	bl	8003302 <_isatty>
 80118ec:	1c43      	adds	r3, r0, #1
 80118ee:	d102      	bne.n	80118f6 <_isatty_r+0x1a>
 80118f0:	682b      	ldr	r3, [r5, #0]
 80118f2:	b103      	cbz	r3, 80118f6 <_isatty_r+0x1a>
 80118f4:	6023      	str	r3, [r4, #0]
 80118f6:	bd38      	pop	{r3, r4, r5, pc}
 80118f8:	24001164 	.word	0x24001164

080118fc <_init>:
 80118fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118fe:	bf00      	nop
 8011900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011902:	bc08      	pop	{r3}
 8011904:	469e      	mov	lr, r3
 8011906:	4770      	bx	lr

08011908 <_fini>:
 8011908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801190a:	bf00      	nop
 801190c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801190e:	bc08      	pop	{r3}
 8011910:	469e      	mov	lr, r3
 8011912:	4770      	bx	lr
