# HDLBits â€“ Getting Started

## ğŸ§© Problem 1: One

### ğŸ“Œ Problem Statement

This is the introductory problem on **HDLBits**, designed to help you get familiar with the interface and basic Verilog syntax.

You are required to build a **very simple digital circuit** with:

* **No inputs**
* **One output**
* The output must **always drive logic `1` (HIGH)**

This problem focuses on understanding:

* Module declaration
* Output ports
* Continuous assignments in Verilog

---

### ğŸ“„ Module Declaration

```verilog
module top_module( output one );
```

> âš ï¸ **Important:**
> The module name (`top_module`) and port name (`one`) **must not be changed**, otherwise HDLBits simulation will fail.

---

### ğŸ¯ Design Requirement

* The output `one` should be permanently tied to logic high (`1`)
* No clocks, inputs, or sequential logic are required

---

### âœ… Solution (Verilog)

```verilog
module top_module( output one );
    assign one = 1'b1;
endmodule
```

---

### ğŸ› ï¸ Explanation

* `assign` is a **continuous assignment** used to drive combinational signals.
* `1'b1` represents:

  * `1` â†’ bit width
  * `'b` â†’ binary format
  * `1` â†’ logic HIGH

This means the output `one` is **always driven high**, regardless of time or conditions.

---

### ğŸ§ª Simulation Result

* Compilation: âœ… Successful
* Simulation: âœ… Outputs match reference
* Final Status on HDLBits: **Success!**

<img width="1364" height="651" alt="Screenshot from 2026-01-27 14-50-57" src="https://github.com/user-attachments/assets/bf91cc8f-0a42-412f-b955-a22a8d519212" />

---

### ğŸ§  Key Takeaways

* Verilog allows direct assignment of constants to outputs
* Continuous assignments are ideal for simple combinational logic
* This problem establishes the foundation for more complex HDLBits exercises

---

### ğŸ“ˆ Next Steps

Proceed to:

* **Problem 2: Zero**
* **Wires**
* **Basic Logic Gates**

---
