#Timing report of worst 34 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : cout.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n127_1.in[0] (.names)                                    0.100     1.390
new_new_n127_1.out[0] (.names)                                   0.261     1.651
new_new_n132_1.in[4] (.names)                                    0.100     1.751
new_new_n132_1.out[0] (.names)                                   0.261     2.012
new_new_n135_1.in[0] (.names)                                    0.100     2.112
new_new_n135_1.out[0] (.names)                                   0.235     2.347
n168.in[0] (.names)                                              0.100     2.447
n168.out[0] (.names)                                             0.235     2.682
cout.D[0] (.latch)                                               0.000     2.682
data arrival time                                                          2.682

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cout.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.682
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.705


#Path 2
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n127_1.in[0] (.names)                                    0.100     1.390
new_new_n127_1.out[0] (.names)                                   0.261     1.651
new_new_n132_1.in[4] (.names)                                    0.100     1.751
new_new_n132_1.out[0] (.names)                                   0.261     2.012
new_new_n135_1.in[0] (.names)                                    0.100     2.112
new_new_n135_1.out[0] (.names)                                   0.235     2.347
n164.in[1] (.names)                                              0.100     2.447
n164.out[0] (.names)                                             0.235     2.682
sum~15.D[0] (.latch)                                             0.000     2.682
data arrival time                                                          2.682

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~15.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.682
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.705


#Path 3
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n127_1.in[0] (.names)                                    0.100     1.390
new_new_n127_1.out[0] (.names)                                   0.261     1.651
new_new_n126.in[0] (.names)                                      0.100     1.751
new_new_n126.out[0] (.names)                                     0.235     1.986
n152.in[0] (.names)                                              0.291     2.277
n152.out[0] (.names)                                             0.261     2.538
sum~12.D[0] (.latch)                                             0.000     2.538
data arrival time                                                          2.538

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~12.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.561


#Path 4
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n127_1.in[0] (.names)                                    0.100     1.390
new_new_n127_1.out[0] (.names)                                   0.261     1.651
new_new_n132_1.in[4] (.names)                                    0.100     1.751
new_new_n132_1.out[0] (.names)                                   0.261     2.012
n160.in[0] (.names)                                              0.100     2.112
n160.out[0] (.names)                                             0.261     2.373
sum~14.D[0] (.latch)                                             0.000     2.373
data arrival time                                                          2.373

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~14.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.373
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.396


#Path 5
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n127_1.in[0] (.names)                                    0.100     1.390
new_new_n127_1.out[0] (.names)                                   0.261     1.651
new_new_n132_1.in[4] (.names)                                    0.100     1.751
new_new_n132_1.out[0] (.names)                                   0.261     2.012
n156.in[1] (.names)                                              0.100     2.112
n156.out[0] (.names)                                             0.235     2.347
sum~13.D[0] (.latch)                                             0.000     2.347
data arrival time                                                          2.347

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~13.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.370


#Path 6
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n127_1.in[0] (.names)                                    0.100     1.390
new_new_n127_1.out[0] (.names)                                   0.261     1.651
new_new_n126.in[0] (.names)                                      0.100     1.751
new_new_n126.out[0] (.names)                                     0.235     1.986
n148.in[1] (.names)                                              0.100     2.086
n148.out[0] (.names)                                             0.235     2.321
sum~11.D[0] (.latch)                                             0.000     2.321
data arrival time                                                          2.321

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~11.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.344


#Path 7
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n123_1.in[0] (.names)                                    0.289     1.579
new_new_n123_1.out[0] (.names)                                   0.235     1.814
n144.in[0] (.names)                                              0.100     1.914
n144.out[0] (.names)                                             0.261     2.175
sum~10.D[0] (.latch)                                             0.000     2.175
data arrival time                                                          2.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~10.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.198


#Path 8
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
new_new_n123_1.in[0] (.names)                                    0.289     1.579
new_new_n123_1.out[0] (.names)                                   0.235     1.814
n140.in[1] (.names)                                              0.100     1.914
n140.out[0] (.names)                                             0.235     2.149
sum~9.D[0] (.latch)                                              0.000     2.149
data arrival time                                                          2.149

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~9.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.172


#Path 9
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n119_1.in[2] (.names)                                    0.366     1.295
new_new_n119_1.out[0] (.names)                                   0.235     1.530
n132.in[1] (.names)                                              0.100     1.630
n132.out[0] (.names)                                             0.235     1.865
sum~7.D[0] (.latch)                                              0.000     1.865
data arrival time                                                          1.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~7.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.888


#Path 10
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
new_new_n121.in[4] (.names)                                      0.100     1.029
new_new_n121.out[0] (.names)                                     0.261     1.290
n136.in[1] (.names)                                              0.289     1.579
n136.out[0] (.names)                                             0.235     1.814
sum~8.D[0] (.latch)                                              0.000     1.814
data arrival time                                                          1.814

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~8.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.814
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.837


#Path 11
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n115_1.in[0] (.names)                                    0.100     0.668
new_new_n115_1.out[0] (.names)                                   0.261     0.929
n128.in[0] (.names)                                              0.366     1.295
n128.out[0] (.names)                                             0.235     1.530
sum~6.D[0] (.latch)                                              0.000     1.530
data arrival time                                                          1.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~6.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.553


#Path 12
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
new_new_n113.in[0] (.names)                                      0.386     0.954
new_new_n113.out[0] (.names)                                     0.235     1.189
n124.in[1] (.names)                                              0.100     1.289
n124.out[0] (.names)                                             0.235     1.524
sum~5.D[0] (.latch)                                              0.000     1.524
data arrival time                                                          1.524

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~5.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.548


#Path 13
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
n120.in[0] (.names)                                              0.386     0.954
n120.out[0] (.names)                                             0.261     1.215
sum~4.D[0] (.latch)                                              0.000     1.215
data arrival time                                                          1.215

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~4.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.239


#Path 14
Startpoint: b~1.inpad[0] (.input clocked by clk)
Endpoint  : sum~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[3] (.names)                                      0.307     0.307
new_new_n110.out[0] (.names)                                     0.261     0.568
n116.in[1] (.names)                                              0.386     0.954
n116.out[0] (.names)                                             0.235     1.189
sum~3.D[0] (.latch)                                              0.000     1.189
data arrival time                                                          1.189

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~3.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.213


#Path 15
Startpoint: b~0.inpad[0] (.input clocked by clk)
Endpoint  : sum~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b~0.inpad[0] (.input)                                            0.000     0.000
new_new_n108_1.in[2] (.names)                                    0.478     0.478
new_new_n108_1.out[0] (.names)                                   0.235     0.713
n112.in[1] (.names)                                              0.100     0.813
n112.out[0] (.names)                                             0.235     1.048
sum~2.D[0] (.latch)                                              0.000     1.048
data arrival time                                                          1.048

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~2.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.048
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.072


#Path 16
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : sum~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
n108.in[0] (.names)                                              0.665     0.665
n108.out[0] (.names)                                             0.235     0.900
sum~1.D[0] (.latch)                                              0.000     0.900
data arrival time                                                          0.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~1.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.924


#Path 17
Startpoint: sum~13.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~13.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~13.clk[0] (.latch)                                           0.042     0.042
sum~13.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~13.outpad[0] (.output)                                   0.613     0.779
data arrival time                                                          0.779

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.779
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.779


#Path 18
Startpoint: sum~10.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~10.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~10.clk[0] (.latch)                                           0.042     0.042
sum~10.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~10.outpad[0] (.output)                                   0.596     0.763
data arrival time                                                          0.763

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.763


#Path 19
Startpoint: sum~0.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~0.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~0.clk[0] (.latch)                                            0.042     0.042
sum~0.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~0.outpad[0] (.output)                                    0.583     0.750
data arrival time                                                          0.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.750


#Path 20
Startpoint: a~0.inpad[0] (.input clocked by clk)
Endpoint  : sum~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a~0.inpad[0] (.input)                                            0.000     0.000
sum~0.D[0] (.latch)                                              0.684     0.684
data arrival time                                                          0.684

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~0.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.708


#Path 21
Startpoint: sum~15.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~15.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~15.clk[0] (.latch)                                           0.042     0.042
sum~15.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~15.outpad[0] (.output)                                   0.538     0.705
data arrival time                                                          0.705

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.705
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.705


#Path 22
Startpoint: sum~1.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~1.clk[0] (.latch)                                            0.042     0.042
sum~1.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~1.outpad[0] (.output)                                    0.519     0.685
data arrival time                                                          0.685

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.685


#Path 23
Startpoint: sum~12.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~12.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~12.clk[0] (.latch)                                           0.042     0.042
sum~12.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~12.outpad[0] (.output)                                   0.512     0.678
data arrival time                                                          0.678

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.678
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.678


#Path 24
Startpoint: sum~3.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~3.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~3.clk[0] (.latch)                                            0.042     0.042
sum~3.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~3.outpad[0] (.output)                                    0.461     0.627
data arrival time                                                          0.627

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.627
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.627


#Path 25
Startpoint: sum~14.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~14.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~14.clk[0] (.latch)                                           0.042     0.042
sum~14.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~14.outpad[0] (.output)                                   0.403     0.569
data arrival time                                                          0.569

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.569


#Path 26
Startpoint: sum~8.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~8.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~8.clk[0] (.latch)                                            0.042     0.042
sum~8.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~8.outpad[0] (.output)                                    0.402     0.568
data arrival time                                                          0.568

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.568


#Path 27
Startpoint: sum~6.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~6.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~6.clk[0] (.latch)                                            0.042     0.042
sum~6.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~6.outpad[0] (.output)                                    0.380     0.547
data arrival time                                                          0.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.547


#Path 28
Startpoint: sum~7.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~7.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~7.clk[0] (.latch)                                            0.042     0.042
sum~7.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~7.outpad[0] (.output)                                    0.363     0.529
data arrival time                                                          0.529

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.529


#Path 29
Startpoint: cout.Q[0] (.latch clocked by clk)
Endpoint  : out:cout.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
cout.clk[0] (.latch)                                             0.042     0.042
cout.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:cout.outpad[0] (.output)                                     0.327     0.494
data arrival time                                                          0.494

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.494
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.494


#Path 30
Startpoint: sum~4.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~4.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~4.clk[0] (.latch)                                            0.042     0.042
sum~4.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~4.outpad[0] (.output)                                    0.305     0.472
data arrival time                                                          0.472

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.472
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.472


#Path 31
Startpoint: sum~11.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~11.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~11.clk[0] (.latch)                                           0.042     0.042
sum~11.Q[0] (.latch) [clock-to-output]                           0.124     0.166
out:sum~11.outpad[0] (.output)                                   0.303     0.470
data arrival time                                                          0.470

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.470
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.470


#Path 32
Startpoint: sum~9.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~9.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~9.clk[0] (.latch)                                            0.042     0.042
sum~9.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~9.outpad[0] (.output)                                    0.287     0.454
data arrival time                                                          0.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.454


#Path 33
Startpoint: sum~2.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~2.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~2.clk[0] (.latch)                                            0.042     0.042
sum~2.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~2.outpad[0] (.output)                                    0.230     0.396
data arrival time                                                          0.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.396


#Path 34
Startpoint: sum~5.Q[0] (.latch clocked by clk)
Endpoint  : out:sum~5.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
sum~5.clk[0] (.latch)                                            0.042     0.042
sum~5.Q[0] (.latch) [clock-to-output]                            0.124     0.166
out:sum~5.outpad[0] (.output)                                    0.228     0.395
data arrival time                                                          0.395

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.395


#End of timing report
