Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate Y:\de1_soc_traning\lab\Advanced_Demo\OK\demo1_axi_640x480_0727OK\demo1_axi\hardware\soc_system.qsys --block-symbol-file --output-directory=Y:\de1_soc_traning\lab\Advanced_Demo\OK\demo1_axi_640x480_0727OK\demo1_axi\hardware\soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding LOG_Generate_0 [LOG_Generate 1.0]
Progress: Parameterizing module LOG_Generate_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Progress: Parameterizing module alt_vip_tpg_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_148_5 [altera_clock_bridge 16.1]
Progress: Parameterizing module clock_bridge_148_5
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding pio_chaos_done [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_done
Progress: Adding pio_chaos_reset [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_reset
Progress: Adding pio_chaos_shift [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_shift
Progress: Adding pio_chaos_step [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_step
Progress: Adding pio_chaos_temp [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_temp
Progress: Adding pio_chaos_w [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_w
Progress: Adding pio_chaos_x [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_x
Progress: Adding pio_chaos_y [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_y
Progress: Adding pio_chaos_z [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_z
Progress: Adding pll_sdram [altera_pll 16.1]
Progress: Parameterizing module pll_sdram
Progress: Adding pll_stream [altera_pll 16.1]
Progress: Parameterizing module pll_stream
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding timing_adapter_0 [timing_adapter 16.1]
Progress: Parameterizing module timing_adapter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Info: soc_system.alt_vip_tpg_0: The Test Pattern Generator will no longer be available after 14.1, please upgrade to the Test Pattern Generator II.
Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pio_chaos_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_temp: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_w: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_sdram: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate Y:\de1_soc_traning\lab\Advanced_Demo\OK\demo1_axi_640x480_0727OK\demo1_axi\hardware\soc_system.qsys --synthesis=VERILOG --output-directory=Y:\de1_soc_traning\lab\Advanced_Demo\OK\demo1_axi_640x480_0727OK\demo1_axi\hardware\soc_system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding LOG_Generate_0 [LOG_Generate 1.0]
Progress: Parameterizing module LOG_Generate_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Progress: Parameterizing module alt_vip_tpg_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_148_5 [altera_clock_bridge 16.1]
Progress: Parameterizing module clock_bridge_148_5
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding pio_chaos_done [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_done
Progress: Adding pio_chaos_reset [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_reset
Progress: Adding pio_chaos_shift [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_shift
Progress: Adding pio_chaos_step [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_step
Progress: Adding pio_chaos_temp [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_temp
Progress: Adding pio_chaos_w [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_w
Progress: Adding pio_chaos_x [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_x
Progress: Adding pio_chaos_y [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_y
Progress: Adding pio_chaos_z [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_chaos_z
Progress: Adding pll_sdram [altera_pll 16.1]
Progress: Parameterizing module pll_sdram
Progress: Adding pll_stream [altera_pll 16.1]
Progress: Parameterizing module pll_stream
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding timing_adapter_0 [timing_adapter 16.1]
Progress: Parameterizing module timing_adapter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Info: soc_system.alt_vip_tpg_0: The Test Pattern Generator will no longer be available after 14.1, please upgrade to the Test Pattern Generator II.
Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pio_chaos_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_temp: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_w: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pio_chaos_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_sdram: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: LOG_Generate_0: "soc_system" instantiated LOG_Generate "LOG_Generate_0"
Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_mix_0: "soc_system" instantiated alt_vip_mix "alt_vip_mix_0"
Info: alt_vip_tpg_0: "soc_system" instantiated alt_vip_tpg "alt_vip_tpg_0"
Info: alt_vip_vfr_0: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: pio_chaos_done: Starting RTL generation for module 'soc_system_pio_chaos_done'
Info: pio_chaos_done:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_chaos_done --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0144_pio_chaos_done_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0144_pio_chaos_done_gen//soc_system_pio_chaos_done_component_configuration.pl  --do_build_sim=0  ]
Info: pio_chaos_done: Done RTL generation for module 'soc_system_pio_chaos_done'
Info: pio_chaos_done: "soc_system" instantiated altera_avalon_pio "pio_chaos_done"
Info: pio_chaos_reset: Starting RTL generation for module 'soc_system_pio_chaos_reset'
Info: pio_chaos_reset:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_chaos_reset --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0145_pio_chaos_reset_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0145_pio_chaos_reset_gen//soc_system_pio_chaos_reset_component_configuration.pl  --do_build_sim=0  ]
Info: pio_chaos_reset: Done RTL generation for module 'soc_system_pio_chaos_reset'
Info: pio_chaos_reset: "soc_system" instantiated altera_avalon_pio "pio_chaos_reset"
Info: pio_chaos_shift: Starting RTL generation for module 'soc_system_pio_chaos_shift'
Info: pio_chaos_shift:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_chaos_shift --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0146_pio_chaos_shift_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0146_pio_chaos_shift_gen//soc_system_pio_chaos_shift_component_configuration.pl  --do_build_sim=0  ]
Info: pio_chaos_shift: Done RTL generation for module 'soc_system_pio_chaos_shift'
Info: pio_chaos_shift: "soc_system" instantiated altera_avalon_pio "pio_chaos_shift"
Info: pio_chaos_temp: Starting RTL generation for module 'soc_system_pio_chaos_temp'
Info: pio_chaos_temp:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_chaos_temp --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0147_pio_chaos_temp_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0147_pio_chaos_temp_gen//soc_system_pio_chaos_temp_component_configuration.pl  --do_build_sim=0  ]
Info: pio_chaos_temp: Done RTL generation for module 'soc_system_pio_chaos_temp'
Info: pio_chaos_temp: "soc_system" instantiated altera_avalon_pio "pio_chaos_temp"
Info: pio_chaos_w: Starting RTL generation for module 'soc_system_pio_chaos_w'
Info: pio_chaos_w:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_chaos_w --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0148_pio_chaos_w_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0148_pio_chaos_w_gen//soc_system_pio_chaos_w_component_configuration.pl  --do_build_sim=0  ]
Info: pio_chaos_w: Done RTL generation for module 'soc_system_pio_chaos_w'
Info: pio_chaos_w: "soc_system" instantiated altera_avalon_pio "pio_chaos_w"
Info: pll_sdram: "soc_system" instantiated altera_pll "pll_sdram"
Info: pll_stream: "soc_system" instantiated altera_pll "pll_stream"
Info: sdram: Starting RTL generation for module 'soc_system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram --dir=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0151_sdram_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/R55483~1/AppData/Local/Temp/alt7764_8826267177593597059.dir/0151_sdram_gen//soc_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'soc_system_sdram'
Info: sdram: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: timing_adapter_0: "soc_system" instantiated timing_adapter "timing_adapter_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: to_output_wdata_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxhot16 "to_output_wdata_muxinst"
Info: to_output: "alt_vip_mix_0" instantiated alt_fifo "to_output"
Info: output_read_reg: "alt_vip_mix_0" instantiated alt_reg "output_read_reg"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: ispreviousendpacket_reg_d_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxbin2 "ispreviousendpacket_reg_d_muxinst"
Info: ctrl_offset_au: "alt_vip_mix_0" instantiated alt_au "ctrl_offset_au"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: din_0: "alt_vip_mix_0" instantiated alt_avalon_st_input "din_0"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: dout: "alt_vip_mix_0" instantiated alt_avalon_st_output "dout"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: control: "alt_vip_mix_0" instantiated alt_avalon_mm_mem_slave "control"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: pc0: "alt_vip_mix_0" instantiated alt_pc "pc0"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: fu_id_4422_line479_65: "alt_vip_mix_0" instantiated alt_cmp "fu_id_4422_line479_65"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: clocksource: "alt_vip_mix_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_wr_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_rsp_width_adapter"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file Y:/de1_soc_traning/lab/Advanced_Demo/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 65 modules, 183 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
