<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="47" />
   <export preferredWidth="269" />
   <description preferredWidth="179" />
   <inputclock preferredWidth="92" />
   <baseaddress preferredWidth="106" />
   <name preferredWidth="232" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program,Library/Interface Protocols,Library,Project,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols/Serial,Library/University Program/Audio &amp; Video,Library/Processors and Peripherals" />
 <window width="1440" height="860" x="0" y="0" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
