#ifndef CONSOLE_DRV_SLIB__CONFIG_H
#define CONSOLE_DRV_SLIB__CONFIG_H

#include <public/config.h>

#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_UART_A CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_UART_A
#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_UART_B CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_UART_B

#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_0 CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_0
#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_0_UART_A CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_0_UART_A
#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_0_UART_B CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_0_UART_B
#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_1 CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_1
#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_1_UART_A CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_1_UART_A
#define CONFIG_SWP_CONSOLE_DRV_SLIB_CONSOLE_PORT_1_UART_B CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_CONSOLE_PORT_1_UART_B
#define CONFIG_SWP_CONSOLE_DRV_SLIB_NB_CONSOLE_PORTS CONFIG_SWP_CONSOLE_DRV_SLIB_HEAD_NB_CONSOLE_PORTS

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_TSIM_LEON2_2_X_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_3_TSIM_LEON3_2_X_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_SRG_A3P_V2_0_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_V1_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_EMULATOR_CDPU_A3P_V2_FPGA_V5_4_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_LEON2VIP_1_X_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_CDPU_V1_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_CDPU_V1_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_CDPU_V1_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_V1_SPARC_V8_LEON_2_CDPU_V1_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_PBOOTAPI_V1_PBOOT_EUCLID_V1_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_A_NAME

#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B
#define CONFIG_SWPDEV_CONSOLE_DRV_SLIB_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B_NAME CONFIG_SWPDEV_CONSOLE_DRV_SLIB_HEAD_RTEMSAPI_4_8_IMPR_RTEMS_4_8_IMPR_SPARC_V8_LEON_2_CDPU_EUCLID_V1_UART_B_NAME

/*PROTECTED REGION ID(console_drv_slib_config_h) ENABLED START*/


    // This is a protected region as long as you keep the marks :-)


/*PROTECTED REGION END*/

#endif // CONSOLE_DRV_SLIB__CONFIG_H
