// Seed: 654360657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd63
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire [1 'b0 : id_3] id_7;
  reg [-1 : {  1  != "" {  1  }  }] id_8;
  initial id_8 = !id_3 & 1'b0;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_4,
      id_7,
      id_1
  );
endmodule
