INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/RCA_4bit/RCA_4bit.srcs/sources_1/new/RCA_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4bit
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/RCA_4bit/RCA_4bit.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
