//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_35, debug
.address_size 64

	// .weak	cudaMalloc
.visible .func _Z10Curates_cafffRfS_S_S_
(
	.param .b32 _Z10Curates_cafffRfS_S_S__param_0,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_1,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_2,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_3,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_4,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_5,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_6
)
;
.visible .func _Z10Curates_kmffffffRfS_S_S_
(
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_9
)
;
.visible .func _Z10Curates_kvffffffRfS_S_S_
(
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_9
)
;
.visible .func _Z10Curates_nafffffffffffffRfS_S_S_
(
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_5,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_6,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_7,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_8,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_9,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_10,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_11,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_12,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_13,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_14,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_15,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_16
)
;
.visible .const .align 4 .b8 cCm[1664];
.visible .const .align 8 .b8 cE[3328];
.visible .const .align 8 .b8 cF[3328];
.visible .const .align 2 .b8 cFIdxs[5824];
.visible .const .align 2 .b8 cKs[832];
.visible .const .align 2 .b8 cSegToComp[832];
.visible .const .align 2 .b8 cBoolModel[5824];
.visible .const .align 2 .b8 cRelStarts[198];
.visible .const .align 2 .b8 cRelEnds[198];
.visible .const .align 2 .b8 cFathers[198];
.visible .const .align 2 .b8 cRelVec[372];
.visible .const .align 2 .b8 cSegStartI[374];
.visible .const .align 2 .b8 cSegEndI[374];
.visible .const .align 2 .b8 cCompByLevel32[1920];
.visible .const .align 2 .b8 cCompByFLevel32[1920];
.visible .const .align 2 .b8 cLRelStarts[48];
.visible .const .align 2 .b8 cLRelEnds[48];
.visible .const .align 2 .b8 cFLRelStarts[46];
.visible .const .align 2 .b8 cFLRelEnds[46];
.visible .const .align 2 .b8 cSonNoVec[832];
.extern .shared .align 1 .b8 smem[];

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.local .align 8 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .s32 	%r<3>;
	.reg .s64 	%rd<4>;


	.loc 3 64 1
func_begin0:
	.loc	3 0 0

	.loc 3 64 1

	mov.u64 	%rd3, __local_depot0;
	cvta.local.u64 	%SP, %rd3;
	ld.param.u64 	%rd1, [cudaMalloc_param_0];
	ld.param.u64 	%rd2, [cudaMalloc_param_1];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	mov.u32 	%r1, 30;
func_exec_begin0:
	.loc	3 66 3
tmp0:
	mov.b32 	%r2, %r1;
	st.param.b32	[func_retval0+0], %r2;
	ret;
tmp1:
func_end0:
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.local .align 8 .b8 	__local_depot1[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .s32 	%r<3>;
	.reg .s64 	%rd<4>;


	.loc 3 69 1
func_begin1:
	.loc	3 0 0

	.loc 3 69 1

	mov.u64 	%rd3, __local_depot1;
	cvta.local.u64 	%SP, %rd3;
	ld.param.u64 	%rd1, [cudaFuncGetAttributes_param_0];
	ld.param.u64 	%rd2, [cudaFuncGetAttributes_param_1];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	mov.u32 	%r1, 30;
func_exec_begin1:
	.loc	3 71 3
tmp2:
	mov.b32 	%r2, %r1;
	st.param.b32	[func_retval0+0], %r2;
	ret;
tmp3:
func_end1:
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.local .align 8 .b8 	__local_depot2[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .s32 	%r<5>;
	.reg .s64 	%rd<3>;


	.loc 3 74 1
func_begin2:
	.loc	3 0 0

	.loc 3 74 1

	mov.u64 	%rd2, __local_depot2;
	cvta.local.u64 	%SP, %rd2;
	ld.param.u64 	%rd1, [cudaDeviceGetAttribute_param_0];
	ld.param.u32 	%r1, [cudaDeviceGetAttribute_param_1];
	ld.param.u32 	%r2, [cudaDeviceGetAttribute_param_2];
	st.u64 	[%SP+0], %rd1;
	st.u32 	[%SP+8], %r1;
	st.u32 	[%SP+12], %r2;
	mov.u32 	%r3, 30;
func_exec_begin2:
	.loc	3 76 3
tmp4:
	mov.b32 	%r4, %r3;
	st.param.b32	[func_retval0+0], %r4;
	ret;
tmp5:
func_end2:
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.local .align 8 .b8 	__local_depot3[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .s32 	%r<3>;
	.reg .s64 	%rd<3>;


	.loc 3 79 1
func_begin3:
	.loc	3 0 0

	.loc 3 79 1

	mov.u64 	%rd2, __local_depot3;
	cvta.local.u64 	%SP, %rd2;
	ld.param.u64 	%rd1, [cudaGetDevice_param_0];
	st.u64 	[%SP+0], %rd1;
	mov.u32 	%r1, 30;
func_exec_begin3:
	.loc	3 81 3
tmp6:
	mov.b32 	%r2, %r1;
	st.param.b32	[func_retval0+0], %r2;
	ret;
tmp7:
func_end3:
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.local .align 8 .b8 	__local_depot4[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .s32 	%r<4>;
	.reg .s64 	%rd<5>;


	.loc 3 84 1
func_begin4:
	.loc	3 0 0

	.loc 3 84 1

	mov.u64 	%rd4, __local_depot4;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0];
	ld.param.u64 	%rd2, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1];
	ld.param.u32 	%r1, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2];
	ld.param.u64 	%rd3, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	st.u32 	[%SP+16], %r1;
	st.u64 	[%SP+24], %rd3;
	mov.u32 	%r2, 30;
func_exec_begin4:
	.loc	3 86 3
tmp8:
	mov.b32 	%r3, %r2;
	st.param.b32	[func_retval0+0], %r3;
	ret;
tmp9:
func_end4:
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.local .align 8 .b8 	__local_depot5[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .s32 	%r<5>;
	.reg .s64 	%rd<5>;


	.loc 3 89 1
func_begin5:
	.loc	3 0 0

	.loc 3 89 1

	mov.u64 	%rd4, __local_depot5;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0];
	ld.param.u64 	%rd2, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1];
	ld.param.u32 	%r1, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2];
	ld.param.u64 	%rd3, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3];
	ld.param.u32 	%r2, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	st.u32 	[%SP+16], %r1;
	st.u64 	[%SP+24], %rd3;
	st.u32 	[%SP+32], %r2;
	mov.u32 	%r3, 30;
func_exec_begin5:
	.loc	3 91 3
tmp10:
	mov.b32 	%r4, %r3;
	st.param.b32	[func_retval0+0], %r4;
	ret;
tmp11:
func_end5:
}

	// .weak	_Z3expf
.weak .func  (.param .b32 func_retval0) _Z3expf(
	.param .b32 _Z3expf_param_0
)
{
	.reg .f32 	%f<6>;


	.loc 7 514 1
func_begin6:
	.loc	7 0 0

	.loc 7 514 1

	ld.param.f32 	%f1, [_Z3expf_param_0];
	mov.f32 	%f2, %f1;
tmp12:
func_exec_begin6:
	.loc	7 515 8
	bra.uni	tmp13;
tmp13:
	.loc	5 1081 10
	mul.ftz.f32 	%f3, %f2, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f4, %f3;
tmp14:
	.loc	7 515 8
	mov.f32 	%f5, %f4;
	st.param.f32	[func_retval0+0], %f5;
	ret;
tmp15:
func_end6:
}

	// .weak	_Z4fabsf
.weak .func  (.param .b32 func_retval0) _Z4fabsf(
	.param .b32 _Z4fabsf_param_0
)
{
	.reg .f32 	%f<5>;


	.loc 7 516 1
func_begin7:
	.loc	7 0 0

	.loc 7 516 1

	ld.param.f32 	%f1, [_Z4fabsf_param_0];
	mov.f32 	%f2, %f1;
tmp16:
func_exec_begin7:
	.loc	7 517 8
	bra.uni	tmp17;
tmp17:
	.loc	4 584 10
	abs.ftz.f32 	%f3, %f2;
tmp18:
	.loc	7 517 8
	mov.f32 	%f4, %f3;
	st.param.f32	[func_retval0+0], %f4;
	ret;
tmp19:
func_end7:
}

	// .weak	_Z3powff
.weak .func  (.param .b32 func_retval0) _Z3powff(
	.param .b32 _Z3powff_param_0,
	.param .b32 _Z3powff_param_1
)
{
	.reg .f32 	%f<9>;


	.loc 7 532 1
func_begin8:
	.loc	7 0 0

	.loc 7 532 1

	ld.param.f32 	%f1, [_Z3powff_param_0];
	ld.param.f32 	%f2, [_Z3powff_param_1];
	mov.f32 	%f3, %f1;
tmp20:
	mov.f32 	%f4, %f2;
tmp21:
func_exec_begin8:
	.loc	7 533 8
	bra.uni	tmp22;
tmp22:
	.loc	5 1355 10
	lg2.approx.ftz.f32 	%f5, %f3;
	mul.ftz.f32 	%f6, %f4, %f5;
	ex2.approx.ftz.f32 	%f7, %f6;
tmp23:
	.loc	7 533 8
	mov.f32 	%f8, %f7;
	st.param.f32	[func_retval0+0], %f8;
	ret;
tmp24:
func_end8:
}

.func _ZN39_INTERNAL_17_CudaStuff_cpp1_ii_1abe6ff811syncthreadsEv(

)
{



	.loc 4 155 1
func_begin9:
	.loc	4 0 0

	.loc 4 155 1

func_exec_begin9:
	.loc	4 157 1
	bar.sync 	0;
tmp25:
	.loc	4 158 2
	ret;
tmp26:
func_end9:
}

	// .globl	_Z9Cuefun_caf
.visible .func  (.param .b32 func_retval0) _Z9Cuefun_caf(
	.param .b32 _Z9Cuefun_caf_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<5>;


	.loc 8 82 1
func_begin10:
	.loc	8 0 0

	.loc 8 82 1

	ld.param.f32 	%f4, [_Z9Cuefun_caf_param_0];
func_exec_begin10:
	.loc	8 83 15
tmp27:
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f5, [retval0+0];
	
	//{
	}// Callseq End 0
	cvt.ftz.f64.f32	%fd1, %f5;
	setp.lt.f64	%p1, %fd1, 0d3F1A36E2EB1C432D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB10_2;
	bra.uni 	BB10_1;

BB10_1:
	.loc	8 84 1
tmp28:
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd4;
tmp29:
	mov.f32 	%f12, 0f40000000;
	mov.f32 	%f13, %f12;
tmp30:
	.loc	8 84 26
	bra.uni	tmp31;
tmp31:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f14, %f11, %f13;
	mov.f32 	%f15, 0f3F800000;
tmp32:
	.loc	8 84 26
	sub.ftz.f32 	%f16, %f15, %f14;
	bra.uni 	BB10_3;
tmp33:

BB10_2:
	.loc	8 86 1
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f6, %fd2;
	.loc	8 86 49
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 1
	sub.ftz.f32 	%f8, %f7, 0f3F800000;
	cvt.ftz.f64.f32	%fd3, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd3;
tmp34:
	.loc	8 86 16
	bra.uni	tmp35;
tmp35:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f10, %f6, %f9;
tmp36:
	.loc	8 86 16
	mov.f32 	%f16, %f10;
tmp37:

BB10_3:
	.loc	8 87 1
	st.param.f32	[func_retval0+0], %f16;
	ret;
tmp38:
func_end10:
}

	// .globl	_Z9Cuefun_kmf
.visible .func  (.param .b32 func_retval0) _Z9Cuefun_kmf(
	.param .b32 _Z9Cuefun_kmf_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<5>;


	.loc 8 89 1
func_begin11:
	.loc	8 0 0

	.loc 8 89 1

	ld.param.f32 	%f4, [_Z9Cuefun_kmf_param_0];
func_exec_begin11:
	.loc	8 90 15
tmp39:
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f5, [retval0+0];
	
	//{
	}// Callseq End 2
	cvt.ftz.f64.f32	%fd1, %f5;
	setp.lt.f64	%p1, %fd1, 0d3F1A36E2EB1C432D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB11_2;
	bra.uni 	BB11_1;

BB11_1:
	.loc	8 91 1
tmp40:
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd4;
tmp41:
	mov.f32 	%f12, 0f40000000;
	mov.f32 	%f13, %f12;
tmp42:
	.loc	8 91 26
	bra.uni	tmp43;
tmp43:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f14, %f11, %f13;
	mov.f32 	%f15, 0f3F800000;
tmp44:
	.loc	8 91 26
	sub.ftz.f32 	%f16, %f15, %f14;
	bra.uni 	BB11_3;
tmp45:

BB11_2:
	.loc	8 93 1
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f6, %fd2;
	.loc	8 93 49
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 3
	sub.ftz.f32 	%f8, %f7, 0f3F800000;
	cvt.ftz.f64.f32	%fd3, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd3;
tmp46:
	.loc	8 93 16
	bra.uni	tmp47;
tmp47:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f10, %f6, %f9;
tmp48:
	.loc	8 93 16
	mov.f32 	%f16, %f10;
tmp49:

BB11_3:
	.loc	8 94 1
	st.param.f32	[func_retval0+0], %f16;
	ret;
tmp50:
func_end11:
}

	// .globl	_Z9Cuefun_kvf
.visible .func  (.param .b32 func_retval0) _Z9Cuefun_kvf(
	.param .b32 _Z9Cuefun_kvf_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<5>;


	.loc 8 96 1
func_begin12:
	.loc	8 0 0

	.loc 8 96 1

	ld.param.f32 	%f4, [_Z9Cuefun_kvf_param_0];
func_exec_begin12:
	.loc	8 97 15
tmp51:
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f5, [retval0+0];
	
	//{
	}// Callseq End 4
	cvt.ftz.f64.f32	%fd1, %f5;
	setp.lt.f64	%p1, %fd1, 0d3F1A36E2EB1C432D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB12_2;
	bra.uni 	BB12_1;

BB12_1:
	.loc	8 98 1
tmp52:
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd4;
tmp53:
	mov.f32 	%f12, 0f40000000;
	mov.f32 	%f13, %f12;
tmp54:
	.loc	8 98 26
	bra.uni	tmp55;
tmp55:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f14, %f11, %f13;
	mov.f32 	%f15, 0f3F800000;
tmp56:
	.loc	8 98 26
	sub.ftz.f32 	%f16, %f15, %f14;
	bra.uni 	BB12_3;
tmp57:

BB12_2:
	.loc	8 100 1
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f6, %fd2;
	.loc	8 100 49
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 5
	sub.ftz.f32 	%f8, %f7, 0f3F800000;
	cvt.ftz.f64.f32	%fd3, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd3;
tmp58:
	.loc	8 100 16
	bra.uni	tmp59;
tmp59:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f10, %f6, %f9;
tmp60:
	.loc	8 100 16
	mov.f32 	%f16, %f10;
tmp61:

BB12_3:
	.loc	8 101 1
	st.param.f32	[func_retval0+0], %f16;
	ret;
tmp62:
func_end12:
}

	// .globl	_Z10Cutrap0_naffff
.visible .func  (.param .b32 func_retval0) _Z10Cutrap0_naffff(
	.param .b32 _Z10Cutrap0_naffff_param_0,
	.param .b32 _Z10Cutrap0_naffff_param_1,
	.param .b32 _Z10Cutrap0_naffff_param_2,
	.param .b32 _Z10Cutrap0_naffff_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<27>;
	.reg .f64 	%fd<8>;


	.loc 8 103 1
func_begin13:
	.loc	8 0 0

	.loc 8 103 1

	ld.param.f32 	%f4, [_Z10Cutrap0_naffff_param_0];
	ld.param.f32 	%f5, [_Z10Cutrap0_naffff_param_1];
	ld.param.f32 	%f6, [_Z10Cutrap0_naffff_param_2];
	ld.param.f32 	%f7, [_Z10Cutrap0_naffff_param_3];
func_exec_begin13:
	.loc	8 104 1
tmp63:
	sub.ftz.f32 	%f8, %f4, %f5;
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd1;
	cvt.ftz.f64.f32	%fd2, %f7;
	cvt.rn.ftz.f32.f64	%f10, %fd2;
tmp64:
	.loc	8 104 33
	bra.uni	tmp65;
tmp65:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f11, %f9, %f10;
tmp66:
	.loc	8 104 15
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f11;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f12, [retval0+0];
	
	//{
	}// Callseq End 6
	cvt.ftz.f64.f32	%fd3, %f12;
	setp.gt.f64	%p1, %fd3, 0d3EB0C6F7A0B5ED8D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB13_2;
	bra.uni 	BB13_1;

BB13_1:
	.loc	8 105 1
tmp67:
	sub.ftz.f32 	%f13, %f4, %f5;
	mul.ftz.f32 	%f14, %f6, %f13;
	cvt.ftz.f64.f32	%fd4, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd4;
	sub.ftz.f32 	%f16, %f4, %f5;
	neg.ftz.f32 	%f17, %f16;
	cvt.ftz.f64.f32	%fd5, %f17;
	cvt.rn.ftz.f32.f64	%f18, %fd5;
	cvt.ftz.f64.f32	%fd6, %f7;
	cvt.rn.ftz.f32.f64	%f19, %fd6;
tmp68:
	.loc	8 105 88
	bra.uni	tmp69;
tmp69:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f20, %f18, %f19;
tmp70:
	.loc	8 105 71
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f20;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f21, [retval0+0];
	
	//{
	}// Callseq End 7
	mov.f32 	%f22, 0f3F800000;
	sub.ftz.f32 	%f23, %f22, %f21;
	cvt.ftz.f64.f32	%fd7, %f23;
	cvt.rn.ftz.f32.f64	%f24, %fd7;
tmp71:
	.loc	8 105 16
	bra.uni	tmp72;
tmp72:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f25, %f15, %f24;
tmp73:
	.loc	8 105 16
	mov.f32 	%f26, %f25;
	bra.uni 	BB13_3;
tmp74:

BB13_2:
	.loc	8 107 1
	mul.ftz.f32 	%f26, %f6, %f7;
tmp75:

BB13_3:
	.loc	8 108 1
	st.param.f32	[func_retval0+0], %f26;
	ret;
tmp76:
func_end13:
}

	// .globl	_Z11Cutrates_cafffRfS_S_S_
.visible .func _Z11Cutrates_cafffRfS_S_S_(
	.param .b32 _Z11Cutrates_cafffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_cafffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_cafffRfS_S_S__param_2,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_3,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_4,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_5,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_6
)
{
	.reg .f32 	%f<4>;
	.reg .s64 	%rd<5>;


	.loc 8 112 1
func_begin14:
	.loc	8 0 0

	.loc 8 112 1

	ld.param.f32 	%f1, [_Z11Cutrates_cafffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_cafffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_cafffRfS_S_S__param_2];
	ld.param.u64 	%rd1, [_Z11Cutrates_cafffRfS_S_S__param_3];
	ld.param.u64 	%rd2, [_Z11Cutrates_cafffRfS_S_S__param_4];
	ld.param.u64 	%rd3, [_Z11Cutrates_cafffRfS_S_S__param_5];
	ld.param.u64 	%rd4, [_Z11Cutrates_cafffRfS_S_S__param_6];
func_exec_begin14:
	.loc	8 113 1
tmp77:
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd2;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd4;
	call.uni 
	_Z10Curates_cafffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 8
tmp78:
	.loc	8 114 2
	ret;
tmp79:
func_end14:
}

	// .globl	_Z10Curates_cafffRfS_S_S_
.visible .func _Z10Curates_cafffRfS_S_S_(
	.param .b32 _Z10Curates_cafffRfS_S_S__param_0,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_1,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_2,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_3,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_4,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_5,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_6
)
{
	.local .align 4 .b8 	__local_depot15[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<46>;
	.reg .f64 	%fd<29>;
	.reg .s64 	%rd<6>;


	.loc 8 115 1
func_begin15:
	.loc	8 0 0

	.loc 8 115 1

	mov.u64 	%rd5, __local_depot15;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_cafffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_cafffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_cafffRfS_S_S__param_2];
	ld.param.u64 	%rd1, [_Z10Curates_cafffRfS_S_S__param_3];
	ld.param.u64 	%rd2, [_Z10Curates_cafffRfS_S_S__param_4];
	ld.param.u64 	%rd3, [_Z10Curates_cafffRfS_S_S__param_5];
	ld.param.u64 	%rd4, [_Z10Curates_cafffRfS_S_S__param_6];
	st.f32 	[%SP+0], %f2;
	st.f32 	[%SP+4], %f3;
func_exec_begin15:
	.loc	8 118 1
tmp80:
	add.ftz.f32 	%f4, %f1, 0f41D80000;
	neg.ftz.f32 	%f5, %f4;
	cvt.ftz.f64.f32	%fd1, %f5;
tmp81:
	mov.f64 	%fd2, 0d400E666666666666;
	mov.f64 	%fd3, %fd2;
tmp82:
	.loc	8 118 107
	bra.uni	tmp83;
tmp83:
	.loc	4 1448 3
	div.rn.f64 	%fd4, %fd1, %fd3;
tmp84:
	.loc	8 118 107
	cvt.rn.ftz.f32.f64	%f6, %fd4;
	.loc	8 118 84
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_caf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 9
	cvt.ftz.f64.f32	%fd5, %f7;
	mul.f64 	%fd6, %fd5, 0d3FCAC083126E978D;
	cvt.rn.ftz.f32.f64	%f8, %fd6;
tmp85:
	mov.f32 	%f9, 0fC2960000;
	.loc	8 119 1
	sub.ftz.f32 	%f10, %f9, %f1;
	cvt.ftz.f64.f32	%fd7, %f10;
	cvt.rn.ftz.f32.f64	%f11, %fd7;
tmp86:
	mov.f32 	%f12, 0f41880000;
	mov.f32 	%f13, %f12;
tmp87:
	.loc	8 119 102
	bra.uni	tmp88;
tmp88:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f14, %f11, %f13;
tmp89:
	.loc	8 119 85
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f14;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f15, [retval0+0];
	
	//{
	}// Callseq End 10
	cvt.ftz.f64.f32	%fd8, %f15;
	mul.f64 	%fd9, %fd8, 0d3FEE147AE147AE14;
	cvt.rn.ftz.f32.f64	%f16, %fd9;
tmp90:
	.loc	8 121 1
	add.ftz.f32 	%f17, %f8, %f16;
	cvt.ftz.f64.f32	%fd10, %f17;
	mov.f64 	%fd11, 0d3FD3F1010975D05D;
	mov.f64 	%fd12, %fd11;
tmp91:
	.loc	8 121 20
	bra.uni	tmp92;
tmp92:
	.loc	4 1448 3
	div.rn.f64 	%fd13, %fd12, %fd10;
tmp93:
	.loc	8 121 20
	cvt.rn.ftz.f32.f64	%f18, %fd13;
	st.f32 	[%rd4], %f18;
	.loc	8 122 1
	cvt.ftz.f64.f32	%fd14, %f8;
	cvt.rn.ftz.f32.f64	%f19, %fd14;
	add.ftz.f32 	%f20, %f8, %f16;
	cvt.ftz.f64.f32	%fd15, %f20;
	cvt.rn.ftz.f32.f64	%f21, %fd15;
tmp94:
	.loc	8 122 20
	bra.uni	tmp95;
tmp95:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f22, %f19, %f21;
tmp96:
	.loc	8 122 20
	st.f32 	[%rd3], %f22;
	mov.f32 	%f23, 0fC1500000;
	.loc	8 124 1
	sub.ftz.f32 	%f24, %f23, %f1;
	cvt.ftz.f64.f32	%fd16, %f24;
	cvt.rn.ftz.f32.f64	%f25, %fd16;
tmp97:
	mov.f32 	%f26, 0f42480000;
	mov.f32 	%f27, %f26;
tmp98:
	.loc	8 124 90
	bra.uni	tmp99;
tmp99:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f28, %f25, %f27;
tmp100:
	.loc	8 124 73
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f28;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f29, [retval0+0];
	
	//{
	}// Callseq End 11
	cvt.ftz.f64.f32	%fd17, %f29;
	mul.f64 	%fd18, %fd17, 0d3F3DF3300DE4C511;
	cvt.rn.ftz.f32.f64	%f30, %fd18;
tmp101:
	.loc	8 125 1
	neg.ftz.f32 	%f31, %f1;
	sub.ftz.f32 	%f32, %f31, 0f41700000;
	cvt.ftz.f64.f32	%fd19, %f32;
	cvt.rn.ftz.f32.f64	%f33, %fd19;
tmp102:
	mov.f32 	%f34, 0f41E00000;
	mov.f32 	%f35, %f34;
tmp103:
	.loc	8 125 112
	bra.uni	tmp104;
tmp104:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f36, %f33, %f35;
tmp105:
	.loc	8 125 95
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f36;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f37, [retval0+0];
	
	//{
	}// Callseq End 12
	add.ftz.f32 	%f38, %f37, 0f3F800000;
	cvt.ftz.f64.f32	%fd20, %f38;
	mov.f64 	%fd21, 0d3F7A9FBE76C8B439;
	mov.f64 	%fd22, %fd21;
tmp106:
	.loc	8 125 51
	bra.uni	tmp107;
tmp107:
	.loc	4 1448 3
	div.rn.f64 	%fd23, %fd22, %fd20;
tmp108:
	.loc	8 125 51
	cvt.rn.ftz.f32.f64	%f39, %fd23;
tmp109:
	.loc	8 126 1
	add.ftz.f32 	%f40, %f30, %f39;
	cvt.ftz.f64.f32	%fd24, %f40;
	mov.f64 	%fd25, %fd11;
tmp110:
	.loc	8 126 20
	bra.uni	tmp111;
tmp111:
	.loc	4 1448 3
	div.rn.f64 	%fd26, %fd25, %fd24;
tmp112:
	.loc	8 126 20
	cvt.rn.ftz.f32.f64	%f41, %fd26;
	st.f32 	[%rd2], %f41;
	.loc	8 127 1
	cvt.ftz.f64.f32	%fd27, %f30;
	cvt.rn.ftz.f32.f64	%f42, %fd27;
	add.ftz.f32 	%f43, %f30, %f39;
	cvt.ftz.f64.f32	%fd28, %f43;
	cvt.rn.ftz.f32.f64	%f44, %fd28;
tmp113:
	.loc	8 127 20
	bra.uni	tmp114;
tmp114:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f45, %f42, %f44;
tmp115:
	.loc	8 127 20
	st.f32 	[%rd1], %f45;
tmp116:
	.loc	8 128 2
	ret;
tmp117:
func_end15:
}

	// .globl	_Z11Curates_kcafffffRfS_S_S_
.visible .func _Z11Curates_kcafffffRfS_S_S_(
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_0,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_1,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_2,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_3,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_4,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_5,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_6,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_7,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_8
)
{
	.local .align 4 .b8 	__local_depot16[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<19>;
	.reg .f64 	%fd<7>;
	.reg .s64 	%rd<6>;


	.loc 8 129 1
func_begin16:
	.loc	8 0 0

	.loc 8 129 1

	mov.u64 	%rd5, __local_depot16;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z11Curates_kcafffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Curates_kcafffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Curates_kcafffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Curates_kcafffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Curates_kcafffffRfS_S_S__param_4];
	ld.param.u64 	%rd1, [_Z11Curates_kcafffffRfS_S_S__param_5];
	ld.param.u64 	%rd2, [_Z11Curates_kcafffffRfS_S_S__param_6];
	ld.param.u64 	%rd3, [_Z11Curates_kcafffffRfS_S_S__param_7];
	ld.param.u64 	%rd4, [_Z11Curates_kcafffffRfS_S_S__param_8];
	st.f32 	[%SP+0], %f2;
func_exec_begin16:
	.loc	8 131 1
tmp118:
	mul.ftz.f32 	%f6, %f4, %f1;
	.loc	8 131 9
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 13
	st.f32 	[%rd1], %f7;
	.loc	8 132 1
	st.f32 	[%rd2], %f5;
	.loc	8 134 1
	ld.f32 	%f8, [%rd1];
	ld.f32 	%f9, [%rd2];
	add.ftz.f32 	%f10, %f8, %f9;
	cvt.ftz.f64.f32	%fd1, %f10;
	mov.f64 	%fd2, 0d3FD3F1010975D05D;
	mov.f64 	%fd3, %fd2;
tmp119:
	.loc	8 134 20
	bra.uni	tmp120;
tmp120:
	.loc	4 1448 3
	div.rn.f64 	%fd4, %fd3, %fd1;
tmp121:
	.loc	8 134 20
	cvt.rn.ftz.f32.f64	%f11, %fd4;
	st.f32 	[%rd4], %f11;
	.loc	8 135 1
	ld.f32 	%f12, [%rd1];
	cvt.ftz.f64.f32	%fd5, %f12;
	cvt.rn.ftz.f32.f64	%f13, %fd5;
	ld.f32 	%f14, [%rd1];
	ld.f32 	%f15, [%rd2];
	add.ftz.f32 	%f16, %f14, %f15;
	cvt.ftz.f64.f32	%fd6, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd6;
tmp122:
	.loc	8 135 20
	bra.uni	tmp123;
tmp123:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f18, %f13, %f17;
tmp124:
	.loc	8 135 20
	st.f32 	[%rd3], %f18;
tmp125:
	.loc	8 137 2
	ret;
tmp126:
func_end16:
}

	// .globl	_Z11Cutrates_kmffffffRfS_S_S_
.visible .func _Z11Cutrates_kmffffffRfS_S_S_(
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_2,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_3,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_4,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_5,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_6,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_7,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_8,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_9
)
{
	.reg .f32 	%f<7>;
	.reg .s64 	%rd<5>;


	.loc 8 138 1
func_begin17:
	.loc	8 0 0

	.loc 8 138 1

	ld.param.f32 	%f1, [_Z11Cutrates_kmffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_kmffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_kmffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Cutrates_kmffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Cutrates_kmffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z11Cutrates_kmffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z11Cutrates_kmffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z11Cutrates_kmffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z11Cutrates_kmffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z11Cutrates_kmffffffRfS_S_S__param_9];
func_exec_begin17:
	.loc	8 140 1
tmp127:
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd2;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd4;
	call.uni 
	_Z10Curates_kmffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 14
tmp128:
	.loc	8 141 2
	ret;
tmp129:
func_end17:
}

	// .globl	_Z10Curates_kmffffffRfS_S_S_
.visible .func _Z10Curates_kmffffffRfS_S_S_(
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_9
)
{
	.local .align 4 .b8 	__local_depot18[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<33>;
	.reg .f64 	%fd<11>;
	.reg .s64 	%rd<6>;


	.loc 8 142 1
func_begin18:
	.loc	8 0 0

	.loc 8 142 1

	mov.u64 	%rd5, __local_depot18;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_kmffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_kmffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_kmffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z10Curates_kmffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z10Curates_kmffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z10Curates_kmffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z10Curates_kmffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z10Curates_kmffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z10Curates_kmffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z10Curates_kmffffffRfS_S_S__param_9];
	st.f32 	[%SP+0], %f2;
func_exec_begin18:
	.loc	8 145 1
tmp130:
	mul.ftz.f32 	%f7, %f5, %f4;
	sub.ftz.f32 	%f8, %f1, %f3;
	neg.ftz.f32 	%f9, %f8;
	cvt.ftz.f64.f32	%fd1, %f9;
	cvt.rn.ftz.f32.f64	%f10, %fd1;
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd2;
tmp131:
	.loc	8 145 51
	bra.uni	tmp132;
tmp132:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f12, %f10, %f11;
tmp133:
	.loc	8 145 28
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f12;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kmf, 
	(
	param0
	);
	ld.param.f32	%f13, [retval0+0];
	
	//{
	}// Callseq End 15
	mul.ftz.f32 	%f14, %f7, %f13;
	st.f32 	[%rd1], %f14;
	.loc	8 147 1
	mul.ftz.f32 	%f15, %f6, %f4;
	sub.ftz.f32 	%f16, %f1, %f3;
	cvt.ftz.f64.f32	%fd3, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd3;
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f18, %fd4;
tmp134:
	.loc	8 147 51
	bra.uni	tmp135;
tmp135:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f19, %f17, %f18;
tmp136:
	.loc	8 147 28
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f19;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kmf, 
	(
	param0
	);
	ld.param.f32	%f20, [retval0+0];
	
	//{
	}// Callseq End 16
	mul.ftz.f32 	%f21, %f15, %f20;
	st.f32 	[%rd2], %f21;
	.loc	8 149 1
	ld.f32 	%f22, [%rd1];
	ld.f32 	%f23, [%rd2];
	add.ftz.f32 	%f24, %f22, %f23;
	cvt.ftz.f64.f32	%fd5, %f24;
	mov.f64 	%fd6, 0d3FD3F1010975D05D;
	mov.f64 	%fd7, %fd6;
tmp137:
	.loc	8 149 20
	bra.uni	tmp138;
tmp138:
	.loc	4 1448 3
	div.rn.f64 	%fd8, %fd7, %fd5;
tmp139:
	.loc	8 149 20
	cvt.rn.ftz.f32.f64	%f25, %fd8;
	st.f32 	[%rd4], %f25;
	.loc	8 150 1
	ld.f32 	%f26, [%rd1];
	cvt.ftz.f64.f32	%fd9, %f26;
	cvt.rn.ftz.f32.f64	%f27, %fd9;
	ld.f32 	%f28, [%rd1];
	ld.f32 	%f29, [%rd2];
	add.ftz.f32 	%f30, %f28, %f29;
	cvt.ftz.f64.f32	%fd10, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd10;
tmp140:
	.loc	8 150 20
	bra.uni	tmp141;
tmp141:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f32, %f27, %f31;
tmp142:
	.loc	8 150 20
	st.f32 	[%rd3], %f32;
tmp143:
	.loc	8 151 2
	ret;
tmp144:
func_end18:
}

	// .globl	_Z11Cutrates_kvffffffRfS_S_S_
.visible .func _Z11Cutrates_kvffffffRfS_S_S_(
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_2,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_3,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_4,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_5,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_6,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_7,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_8,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_9
)
{
	.reg .f32 	%f<7>;
	.reg .s64 	%rd<5>;


	.loc 8 152 1
func_begin19:
	.loc	8 0 0

	.loc 8 152 1

	ld.param.f32 	%f1, [_Z11Cutrates_kvffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_kvffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_kvffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Cutrates_kvffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Cutrates_kvffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z11Cutrates_kvffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z11Cutrates_kvffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z11Cutrates_kvffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z11Cutrates_kvffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z11Cutrates_kvffffffRfS_S_S__param_9];
func_exec_begin19:
	.loc	8 154 1
tmp145:
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd2;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd4;
	call.uni 
	_Z10Curates_kvffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 17
tmp146:
	.loc	8 155 2
	ret;
tmp147:
func_end19:
}

	// .globl	_Z10Curates_kvffffffRfS_S_S_
.visible .func _Z10Curates_kvffffffRfS_S_S_(
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_9
)
{
	.local .align 4 .b8 	__local_depot20[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<33>;
	.reg .f64 	%fd<11>;
	.reg .s64 	%rd<6>;


	.loc 8 156 1
func_begin20:
	.loc	8 0 0

	.loc 8 156 1

	mov.u64 	%rd5, __local_depot20;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_kvffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_kvffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_kvffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z10Curates_kvffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z10Curates_kvffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z10Curates_kvffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z10Curates_kvffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z10Curates_kvffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z10Curates_kvffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z10Curates_kvffffffRfS_S_S__param_9];
	st.f32 	[%SP+0], %f2;
func_exec_begin20:
	.loc	8 159 1
tmp148:
	mul.ftz.f32 	%f7, %f5, %f4;
	sub.ftz.f32 	%f8, %f1, %f3;
	neg.ftz.f32 	%f9, %f8;
	cvt.ftz.f64.f32	%fd1, %f9;
	cvt.rn.ftz.f32.f64	%f10, %fd1;
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd2;
tmp149:
	.loc	8 159 51
	bra.uni	tmp150;
tmp150:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f12, %f10, %f11;
tmp151:
	.loc	8 159 28
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f12;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kvf, 
	(
	param0
	);
	ld.param.f32	%f13, [retval0+0];
	
	//{
	}// Callseq End 18
	mul.ftz.f32 	%f14, %f7, %f13;
	st.f32 	[%rd1], %f14;
	.loc	8 161 1
	mul.ftz.f32 	%f15, %f6, %f4;
	sub.ftz.f32 	%f16, %f1, %f3;
	cvt.ftz.f64.f32	%fd3, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd3;
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f18, %fd4;
tmp152:
	.loc	8 161 51
	bra.uni	tmp153;
tmp153:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f19, %f17, %f18;
tmp154:
	.loc	8 161 28
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f19;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kvf, 
	(
	param0
	);
	ld.param.f32	%f20, [retval0+0];
	
	//{
	}// Callseq End 19
	mul.ftz.f32 	%f21, %f15, %f20;
	st.f32 	[%rd2], %f21;
	.loc	8 163 1
	ld.f32 	%f22, [%rd1];
	ld.f32 	%f23, [%rd2];
	add.ftz.f32 	%f24, %f22, %f23;
	cvt.ftz.f64.f32	%fd5, %f24;
	mov.f64 	%fd6, 0d3FD3F1010975D05D;
	mov.f64 	%fd7, %fd6;
tmp155:
	.loc	8 163 20
	bra.uni	tmp156;
tmp156:
	.loc	4 1448 3
	div.rn.f64 	%fd8, %fd7, %fd5;
tmp157:
	.loc	8 163 20
	cvt.rn.ftz.f32.f64	%f25, %fd8;
	st.f32 	[%rd4], %f25;
	.loc	8 164 1
	ld.f32 	%f26, [%rd1];
	cvt.ftz.f64.f32	%fd9, %f26;
	cvt.rn.ftz.f32.f64	%f27, %fd9;
	ld.f32 	%f28, [%rd1];
	ld.f32 	%f29, [%rd2];
	add.ftz.f32 	%f30, %f28, %f29;
	cvt.ftz.f64.f32	%fd10, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd10;
tmp158:
	.loc	8 164 20
	bra.uni	tmp159;
tmp159:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f32, %f27, %f31;
tmp160:
	.loc	8 164 20
	st.f32 	[%rd3], %f32;
tmp161:
	.loc	8 165 2
	ret;
tmp162:
func_end20:
}

	// .globl	_Z11Cutrates_nafffffffffffffRfS_S_S_
.visible .func _Z11Cutrates_nafffffffffffffRfS_S_S_(
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_2,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_3,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_4,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_5,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_6,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_7,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_8,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_9,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_10,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_11,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_12,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_13,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_14,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_15,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_16
)
{
	.reg .f32 	%f<14>;
	.reg .s64 	%rd<5>;


	.loc 8 166 1
func_begin21:
	.loc	8 0 0

	.loc 8 166 1

	ld.param.f32 	%f1, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_5];
	ld.param.f32 	%f7, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_6];
	ld.param.f32 	%f8, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_7];
	ld.param.f32 	%f9, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_8];
	ld.param.f32 	%f10, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_9];
	ld.param.f32 	%f11, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_10];
	ld.param.f32 	%f12, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_11];
	ld.param.f32 	%f13, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_12];
	ld.param.u64 	%rd1, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_13];
	ld.param.u64 	%rd2, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_14];
	ld.param.u64 	%rd3, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_15];
	ld.param.u64 	%rd4, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_16];
func_exec_begin21:
	.loc	8 170 1
tmp163:
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b32 param6;
	st.param.f32	[param6+0], %f7;
	.param .b32 param7;
	st.param.f32	[param7+0], %f8;
	.param .b32 param8;
	st.param.f32	[param8+0], %f9;
	.param .b32 param9;
	st.param.f32	[param9+0], %f10;
	.param .b32 param10;
	st.param.f32	[param10+0], %f11;
	.param .b32 param11;
	st.param.f32	[param11+0], %f12;
	.param .b32 param12;
	st.param.f32	[param12+0], %f13;
	.param .b64 param13;
	st.param.b64	[param13+0], %rd1;
	.param .b64 param14;
	st.param.b64	[param14+0], %rd2;
	.param .b64 param15;
	st.param.b64	[param15+0], %rd3;
	.param .b64 param16;
	st.param.b64	[param16+0], %rd4;
	call.uni 
	_Z10Curates_nafffffffffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 20
tmp164:
	.loc	8 171 2
	ret;
tmp165:
func_end21:
}

	// .globl	_Z10Curates_nafffffffffffffRfS_S_S_
.visible .func _Z10Curates_nafffffffffffffRfS_S_S_(
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_5,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_6,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_7,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_8,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_9,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_10,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_11,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_12,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_13,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_14,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_15,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_16
)
{
	.local .align 4 .b8 	__local_depot22[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<37>;
	.reg .f64 	%fd<12>;
	.reg .s64 	%rd<6>;


	.loc 8 172 1
func_begin22:
	.loc	8 0 0

	.loc 8 172 1

	mov.u64 	%rd5, __local_depot22;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_nafffffffffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_nafffffffffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_nafffffffffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z10Curates_nafffffffffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z10Curates_nafffffffffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z10Curates_nafffffffffffffRfS_S_S__param_5];
	ld.param.f32 	%f7, [_Z10Curates_nafffffffffffffRfS_S_S__param_6];
	ld.param.f32 	%f8, [_Z10Curates_nafffffffffffffRfS_S_S__param_7];
	ld.param.f32 	%f9, [_Z10Curates_nafffffffffffffRfS_S_S__param_8];
	ld.param.f32 	%f10, [_Z10Curates_nafffffffffffffRfS_S_S__param_9];
	ld.param.f32 	%f11, [_Z10Curates_nafffffffffffffRfS_S_S__param_10];
	ld.param.f32 	%f12, [_Z10Curates_nafffffffffffffRfS_S_S__param_11];
	ld.param.f32 	%f13, [_Z10Curates_nafffffffffffffRfS_S_S__param_12];
	ld.param.u64 	%rd1, [_Z10Curates_nafffffffffffffRfS_S_S__param_13];
	ld.param.u64 	%rd2, [_Z10Curates_nafffffffffffffRfS_S_S__param_14];
	ld.param.u64 	%rd3, [_Z10Curates_nafffffffffffffRfS_S_S__param_15];
	ld.param.u64 	%rd4, [_Z10Curates_nafffffffffffffRfS_S_S__param_16];
	st.f32 	[%SP+0], %f2;
func_exec_begin22:
	.loc	8 174 42
tmp166:
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f14, [retval0+0];
	
	//{
	}// Callseq End 21
tmp167:
	.loc	8 175 1
	neg.ftz.f32 	%f15, %f1;
	neg.ftz.f32 	%f16, %f3;
	.loc	8 175 43
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f15;
	.param .b32 param1;
	st.param.f32	[param1+0], %f16;
	.param .b32 param2;
	st.param.f32	[param2+0], %f6;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f17, [retval0+0];
	
	//{
	}// Callseq End 22
tmp168:
	.loc	8 177 1
	add.ftz.f32 	%f18, %f14, %f17;
	cvt.ftz.f64.f32	%fd1, %f18;
	mov.f64 	%fd2, 0d3FD3F1010975D05D;
	mov.f64 	%fd3, %fd2;
tmp169:
	.loc	8 177 20
	bra.uni	tmp170;
tmp170:
	.loc	4 1448 3
	div.rn.f64 	%fd4, %fd3, %fd1;
tmp171:
	.loc	8 177 20
	cvt.rn.ftz.f32.f64	%f19, %fd4;
	st.f32 	[%rd4], %f19;
	.loc	8 178 1
	cvt.ftz.f64.f32	%fd5, %f14;
	cvt.rn.ftz.f32.f64	%f20, %fd5;
	add.ftz.f32 	%f21, %f14, %f17;
	cvt.ftz.f64.f32	%fd6, %f21;
	cvt.rn.ftz.f32.f64	%f22, %fd6;
tmp172:
	.loc	8 178 20
	bra.uni	tmp173;
tmp173:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f23, %f20, %f22;
tmp174:
	.loc	8 178 20
	st.f32 	[%rd3], %f23;
	.loc	8 180 42
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7;
	.param .b32 param2;
	st.param.f32	[param2+0], %f13;
	.param .b32 param3;
	st.param.f32	[param3+0], %f9;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f24, [retval0+0];
	
	//{
	}// Callseq End 23
tmp175:
	.loc	8 181 1
	neg.ftz.f32 	%f25, %f1;
	neg.ftz.f32 	%f26, %f8;
	.loc	8 181 43
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f25;
	.param .b32 param1;
	st.param.f32	[param1+0], %f26;
	.param .b32 param2;
	st.param.f32	[param2+0], %f12;
	.param .b32 param3;
	st.param.f32	[param3+0], %f9;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f27, [retval0+0];
	
	//{
	}// Callseq End 24
tmp176:
	.loc	8 182 1
	add.ftz.f32 	%f28, %f24, %f27;
	cvt.ftz.f64.f32	%fd7, %f28;
	mov.f64 	%fd8, %fd2;
tmp177:
	.loc	8 182 20
	bra.uni	tmp178;
tmp178:
	.loc	4 1448 3
	div.rn.f64 	%fd9, %fd8, %fd7;
tmp179:
	.loc	8 182 20
	cvt.rn.ftz.f32.f64	%f29, %fd9;
	st.f32 	[%rd2], %f29;
	.loc	8 183 1
	sub.ftz.f32 	%f30, %f1, %f10;
	cvt.ftz.f64.f32	%fd10, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd10;
	cvt.ftz.f64.f32	%fd11, %f11;
	cvt.rn.ftz.f32.f64	%f32, %fd11;
tmp180:
	.loc	8 183 49
	bra.uni	tmp181;
tmp181:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f33, %f31, %f32;
tmp182:
	.loc	8 183 32
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f33;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f34, [retval0+0];
	
	//{
	}// Callseq End 25
	add.ftz.f32 	%f35, %f34, 0f3F800000;
	rcp.approx.ftz.f32 	%f36, %f35;
	st.f32 	[%rd1], %f36;
tmp183:
	.loc	8 184 2
	ret;
tmp184:
func_end22:
}

	// .globl	_Z14CuInitModel_cafRfS_fffS_
.visible .func _Z14CuInitModel_cafRfS_fffS_(
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_0,
	.param .b64 _Z14CuInitModel_cafRfS_fffS__param_1,
	.param .b64 _Z14CuInitModel_cafRfS_fffS__param_2,
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_3,
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_4,
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_5,
	.param .b64 _Z14CuInitModel_cafRfS_fffS__param_6
)
{
	.local .align 8 .b8 	__local_depot23[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .s64 	%rd<9>;


	.loc 8 187 1
func_begin23:
	.loc	8 0 0

	.loc 8 187 1

	mov.u64 	%rd8, __local_depot23;
	cvta.local.u64 	%SP, %rd8;
	ld.param.f32 	%f1, [_Z14CuInitModel_cafRfS_fffS__param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_cafRfS_fffS__param_1];
	ld.param.u64 	%rd2, [_Z14CuInitModel_cafRfS_fffS__param_2];
	ld.param.f32 	%f2, [_Z14CuInitModel_cafRfS_fffS__param_3];
	ld.param.f32 	%f3, [_Z14CuInitModel_cafRfS_fffS__param_4];
	ld.param.f32 	%f4, [_Z14CuInitModel_cafRfS_fffS__param_5];
	ld.param.u64 	%rd3, [_Z14CuInitModel_cafRfS_fffS__param_6];
	st.f32 	[%SP+0], %f4;
	st.u64 	[%SP+8], %rd3;
tmp185:
func_exec_begin23:
	.loc	8 190 1
	add.ftz.f32 	%f5, %f1, 0f00000000;
	add.u64 	%rd4, %SP, 16;
	add.u64 	%rd5, %SP, 20;
	add.u64 	%rd6, %SP, 24;
	add.u64 	%rd7, %SP, 28;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd7;
	call.uni 
	_Z11Cutrates_cafffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 26
	.loc	8 191 1
	ld.f32 	%f6, [%SP+24];
	st.f32 	[%rd1], %f6;
	.loc	8 192 1
	ld.f32 	%f7, [%SP+16];
	st.f32 	[%rd2], %f7;
tmp186:
	.loc	8 193 2
	ret;
tmp187:
func_end23:
}

	// .globl	_Z15CuInitModel_cadfRffS_
.visible .func _Z15CuInitModel_cadfRffS_(
	.param .b32 _Z15CuInitModel_cadfRffS__param_0,
	.param .b64 _Z15CuInitModel_cadfRffS__param_1,
	.param .b32 _Z15CuInitModel_cadfRffS__param_2,
	.param .b64 _Z15CuInitModel_cadfRffS__param_3
)
{
	.local .align 4 .b8 	__local_depot24[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<4>;
	.reg .s32 	%r<2>;
	.reg .s64 	%rd<4>;


	.loc 8 194 1
func_begin24:
	.loc	8 0 0

	.loc 8 194 1

	mov.u64 	%rd3, __local_depot24;
	cvta.local.u64 	%SP, %rd3;
	ld.param.f32 	%f1, [_Z15CuInitModel_cadfRffS__param_0];
	ld.param.u64 	%rd1, [_Z15CuInitModel_cadfRffS__param_1];
	ld.param.f32 	%f2, [_Z15CuInitModel_cadfRffS__param_2];
	ld.param.u64 	%rd2, [_Z15CuInitModel_cadfRffS__param_3];
	st.f32 	[%SP+0], %f1;
	st.f32 	[%SP+4], %f2;
	mov.u32 	%r1, 953267991;
func_exec_begin24:
	.loc	8 195 1
tmp188:
	st.u32 	[%rd1], %r1;
	.loc	8 196 1
	ld.f32 	%f3, [%rd1];
	st.f32 	[%rd2], %f3;
tmp189:
	.loc	8 197 2
	ret;
tmp190:
func_end24:
}

	// .globl	_Z15CuInitModel_kcafRffffff
.visible .func _Z15CuInitModel_kcafRffffff(
	.param .b32 _Z15CuInitModel_kcafRffffff_param_0,
	.param .b64 _Z15CuInitModel_kcafRffffff_param_1,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_2,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_3,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_4,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_5,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_6
)
{
	.local .align 4 .b8 	__local_depot25[20];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .s64 	%rd<7>;


	.loc 8 198 1
func_begin25:
	.loc	8 0 0

	.loc 8 198 1

	mov.u64 	%rd6, __local_depot25;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z15CuInitModel_kcafRffffff_param_0];
	ld.param.u64 	%rd1, [_Z15CuInitModel_kcafRffffff_param_1];
	ld.param.f32 	%f2, [_Z15CuInitModel_kcafRffffff_param_2];
	ld.param.f32 	%f3, [_Z15CuInitModel_kcafRffffff_param_3];
	ld.param.f32 	%f4, [_Z15CuInitModel_kcafRffffff_param_4];
	ld.param.f32 	%f5, [_Z15CuInitModel_kcafRffffff_param_5];
	ld.param.f32 	%f6, [_Z15CuInitModel_kcafRffffff_param_6];
	st.f32 	[%SP+0], %f1;
	add.u64 	%rd2, %SP, 4;
	add.u64 	%rd3, %SP, 8;
	add.u64 	%rd4, %SP, 12;
	add.u64 	%rd5, %SP, 16;
tmp191:
func_exec_begin25:
	.loc	8 200 1
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd2;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd3;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd4;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5;
	call.uni 
	_Z11Curates_kcafffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 27
	.loc	8 201 1
	ld.f32 	%f7, [%SP+12];
	st.f32 	[%rd1], %f7;
tmp192:
	.loc	8 202 2
	ret;
tmp193:
func_end25:
}

	// .globl	_Z14CuInitModel_kmfRffffff
.visible .func _Z14CuInitModel_kmfRffffff(
	.param .b32 _Z14CuInitModel_kmfRffffff_param_0,
	.param .b64 _Z14CuInitModel_kmfRffffff_param_1,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_2,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_3,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_4,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_5,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_6
)
{
	.local .align 4 .b8 	__local_depot26[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .s64 	%rd<7>;


	.loc 8 203 1
func_begin26:
	.loc	8 0 0

	.loc 8 203 1

	mov.u64 	%rd6, __local_depot26;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z14CuInitModel_kmfRffffff_param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_kmfRffffff_param_1];
	ld.param.f32 	%f2, [_Z14CuInitModel_kmfRffffff_param_2];
	ld.param.f32 	%f3, [_Z14CuInitModel_kmfRffffff_param_3];
	ld.param.f32 	%f4, [_Z14CuInitModel_kmfRffffff_param_4];
	ld.param.f32 	%f5, [_Z14CuInitModel_kmfRffffff_param_5];
	ld.param.f32 	%f6, [_Z14CuInitModel_kmfRffffff_param_6];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp194:
func_exec_begin26:
	.loc	8 206 1
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kmffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 28
	.loc	8 207 1
	ld.f32 	%f7, [%SP+8];
	st.f32 	[%rd1], %f7;
tmp195:
	.loc	8 208 2
	ret;
tmp196:
func_end26:
}

	// .globl	_Z14CuInitModel_kvfRffffff
.visible .func _Z14CuInitModel_kvfRffffff(
	.param .b32 _Z14CuInitModel_kvfRffffff_param_0,
	.param .b64 _Z14CuInitModel_kvfRffffff_param_1,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_2,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_3,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_4,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_5,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_6
)
{
	.local .align 4 .b8 	__local_depot27[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .s64 	%rd<7>;


	.loc 8 209 1
func_begin27:
	.loc	8 0 0

	.loc 8 209 1

	mov.u64 	%rd6, __local_depot27;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z14CuInitModel_kvfRffffff_param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_kvfRffffff_param_1];
	ld.param.f32 	%f2, [_Z14CuInitModel_kvfRffffff_param_2];
	ld.param.f32 	%f3, [_Z14CuInitModel_kvfRffffff_param_3];
	ld.param.f32 	%f4, [_Z14CuInitModel_kvfRffffff_param_4];
	ld.param.f32 	%f5, [_Z14CuInitModel_kvfRffffff_param_5];
	ld.param.f32 	%f6, [_Z14CuInitModel_kvfRffffff_param_6];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp197:
func_exec_begin27:
	.loc	8 212 1
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kvffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 29
	.loc	8 213 1
	ld.f32 	%f7, [%SP+8];
	st.f32 	[%rd1], %f7;
tmp198:
	.loc	8 214 2
	ret;
tmp199:
func_end27:
}

	// .globl	_Z14CuInitModel_nafRfS_ffffffffffff
.visible .func _Z14CuInitModel_nafRfS_ffffffffffff(
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_0,
	.param .b64 _Z14CuInitModel_nafRfS_ffffffffffff_param_1,
	.param .b64 _Z14CuInitModel_nafRfS_ffffffffffff_param_2,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_3,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_4,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_5,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_6,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_7,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_8,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_9,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_10,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_11,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_12,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_13,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_14
)
{
	.local .align 4 .b8 	__local_depot28[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<17>;
	.reg .s64 	%rd<8>;


	.loc 8 215 1
func_begin28:
	.loc	8 0 0

	.loc 8 215 1

	mov.u64 	%rd7, __local_depot28;
	cvta.local.u64 	%SP, %rd7;
	ld.param.f32 	%f1, [_Z14CuInitModel_nafRfS_ffffffffffff_param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_nafRfS_ffffffffffff_param_1];
	ld.param.u64 	%rd2, [_Z14CuInitModel_nafRfS_ffffffffffff_param_2];
	ld.param.f32 	%f2, [_Z14CuInitModel_nafRfS_ffffffffffff_param_3];
	ld.param.f32 	%f3, [_Z14CuInitModel_nafRfS_ffffffffffff_param_4];
	ld.param.f32 	%f4, [_Z14CuInitModel_nafRfS_ffffffffffff_param_5];
	ld.param.f32 	%f5, [_Z14CuInitModel_nafRfS_ffffffffffff_param_6];
	ld.param.f32 	%f6, [_Z14CuInitModel_nafRfS_ffffffffffff_param_7];
	ld.param.f32 	%f7, [_Z14CuInitModel_nafRfS_ffffffffffff_param_8];
	ld.param.f32 	%f8, [_Z14CuInitModel_nafRfS_ffffffffffff_param_9];
	ld.param.f32 	%f9, [_Z14CuInitModel_nafRfS_ffffffffffff_param_10];
	ld.param.f32 	%f10, [_Z14CuInitModel_nafRfS_ffffffffffff_param_11];
	ld.param.f32 	%f11, [_Z14CuInitModel_nafRfS_ffffffffffff_param_12];
	ld.param.f32 	%f12, [_Z14CuInitModel_nafRfS_ffffffffffff_param_13];
	ld.param.f32 	%f13, [_Z14CuInitModel_nafRfS_ffffffffffff_param_14];
tmp200:
func_exec_begin28:
	.loc	8 218 1
	add.ftz.f32 	%f14, %f1, 0fC0A00000;
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SP, 4;
	add.u64 	%rd5, %SP, 8;
	add.u64 	%rd6, %SP, 12;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f14;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b32 param6;
	st.param.f32	[param6+0], %f7;
	.param .b32 param7;
	st.param.f32	[param7+0], %f8;
	.param .b32 param8;
	st.param.f32	[param8+0], %f9;
	.param .b32 param9;
	st.param.f32	[param9+0], %f10;
	.param .b32 param10;
	st.param.f32	[param10+0], %f11;
	.param .b32 param11;
	st.param.f32	[param11+0], %f12;
	.param .b32 param12;
	st.param.f32	[param12+0], %f13;
	.param .b64 param13;
	st.param.b64	[param13+0], %rd3;
	.param .b64 param14;
	st.param.b64	[param14+0], %rd4;
	.param .b64 param15;
	st.param.b64	[param15+0], %rd5;
	.param .b64 param16;
	st.param.b64	[param16+0], %rd6;
	call.uni 
	_Z11Cutrates_nafffffffffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 30
	.loc	8 219 1
	ld.f32 	%f15, [%SP+8];
	st.f32 	[%rd1], %f15;
	.loc	8 220 1
	ld.f32 	%f16, [%SP+0];
	st.f32 	[%rd2], %f16;
tmp201:
	.loc	8 221 2
	ret;
tmp202:
func_end28:
}

	// .globl	_Z15CuInitModel_pasfff
.visible .func _Z15CuInitModel_pasfff(
	.param .b32 _Z15CuInitModel_pasfff_param_0,
	.param .b32 _Z15CuInitModel_pasfff_param_1,
	.param .b32 _Z15CuInitModel_pasfff_param_2
)
{
	.local .align 4 .b8 	__local_depot29[12];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<4>;
	.reg .s64 	%rd<2>;


	.loc 8 222 1
func_begin29:
	.loc	8 0 0

	.loc 8 222 1

	mov.u64 	%rd1, __local_depot29;
	cvta.local.u64 	%SP, %rd1;
	ld.param.f32 	%f1, [_Z15CuInitModel_pasfff_param_0];
	ld.param.f32 	%f2, [_Z15CuInitModel_pasfff_param_1];
	ld.param.f32 	%f3, [_Z15CuInitModel_pasfff_param_2];
	st.f32 	[%SP+0], %f1;
	st.f32 	[%SP+4], %f2;
	st.f32 	[%SP+8], %f3;
func_exec_begin29:
	.loc	8 223 2
tmp203:
	ret;
tmp204:
func_end29:
}

	// .globl	_Z15CuDerivModel_caffRfS_fffS_
.visible .func _Z15CuDerivModel_caffRfS_fffS_(
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_0,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_1,
	.param .b64 _Z15CuDerivModel_caffRfS_fffS__param_2,
	.param .b64 _Z15CuDerivModel_caffRfS_fffS__param_3,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_4,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_5,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_6,
	.param .b64 _Z15CuDerivModel_caffRfS_fffS__param_7
)
{
	.local .align 8 .b8 	__local_depot30[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<19>;
	.reg .f32 	%f<33>;
	.reg .s32 	%r<29>;
	.reg .f64 	%fd<138>;
	.reg .s64 	%rd<9>;


	.loc 8 226 1
func_begin30:
	.loc	8 0 0

	.loc 8 226 1

	mov.u64 	%rd8, __local_depot30;
	cvta.local.u64 	%SP, %rd8;
	ld.param.f32 	%f1, [_Z15CuDerivModel_caffRfS_fffS__param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_caffRfS_fffS__param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_caffRfS_fffS__param_2];
	ld.param.u64 	%rd2, [_Z15CuDerivModel_caffRfS_fffS__param_3];
	ld.param.f32 	%f3, [_Z15CuDerivModel_caffRfS_fffS__param_4];
	ld.param.f32 	%f4, [_Z15CuDerivModel_caffRfS_fffS__param_5];
	ld.param.f32 	%f5, [_Z15CuDerivModel_caffRfS_fffS__param_6];
	ld.param.u64 	%rd3, [_Z15CuDerivModel_caffRfS_fffS__param_7];
	st.f32 	[%SP+0], %f5;
	st.u64 	[%SP+8], %rd3;
tmp205:
func_exec_begin30:
	.loc	8 228 1
	add.ftz.f32 	%f6, %f2, 0f00000000;
	add.u64 	%rd4, %SP, 16;
	add.u64 	%rd5, %SP, 20;
	add.u64 	%rd6, %SP, 24;
	add.u64 	%rd7, %SP, 28;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd7;
	call.uni 
	_Z11Cutrates_cafffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 31
	.loc	8 229 1
	ld.f32 	%f7, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f7;
	cvt.ftz.f64.f32	%fd23, %f1;
	ld.f32 	%f8, [%SP+28];
	cvt.ftz.f64.f32	%fd24, %f8;
	mov.f64 	%fd25, 0dBFF0000000000000;
	mov.f64 	%fd26, %fd25;
tmp206:
	.loc	8 229 75
	bra.uni	tmp207;
tmp207:
	.loc	4 1448 3
	div.rn.f64 	%fd27, %fd26, %fd24;
tmp208:
	.loc	8 229 75
	mul.f64 	%fd2, %fd23, %fd27;
tmp209:
	.loc	8 229 45
	bra.uni	tmp210;
tmp210:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.b32 	 %f9, %r1;
	abs.ftz.f32 	%f10, %f9;
	setp.lt.ftz.f32	%p1, %f10, 0f40874911;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB30_5;
	bra.uni 	BB30_1;

BB30_1:
	mov.f64 	%fd30, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd31, %fd2, %fd30;
	mov.f64 	%fd32, 0d4338000000000000;
	add.rn.f64 	%fd33, %fd31, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd33;
	}
	add.rn.f64 	%fd34, %fd31, %fd32;
	mov.f64 	%fd35, 0dC338000000000000;
	add.rn.f64 	%fd36, %fd34, %fd35;
	mov.f64 	%fd37, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd38, %fd36, %fd37, %fd2;
	mov.f64 	%fd39, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd40, %fd36, %fd39, %fd38;
	mov.f64 	%fd41, 0d3E928AF3FCA213EA;
	mov.f64 	%fd42, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd43, %fd42, %fd40, %fd41;
	mov.f64 	%fd44, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd45, %fd43, %fd40, %fd44;
	mov.f64 	%fd46, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd47, %fd45, %fd40, %fd46;
	mov.f64 	%fd48, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd49, %fd47, %fd40, %fd48;
	mov.f64 	%fd50, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd51, %fd49, %fd40, %fd50;
	mov.f64 	%fd52, 0d3F81111111122322;
	fma.rn.f64 	%fd53, %fd51, %fd40, %fd52;
	mov.f64 	%fd54, 0d3FA55555555502A1;
	fma.rn.f64 	%fd55, %fd53, %fd40, %fd54;
	mov.f64 	%fd56, 0d3FC5555555555511;
	fma.rn.f64 	%fd57, %fd55, %fd40, %fd56;
	mov.f64 	%fd58, 0d3FE000000000000B;
	fma.rn.f64 	%fd59, %fd57, %fd40, %fd58;
	mov.f64 	%fd60, 0d3FF0000000000000;
	fma.rn.f64 	%fd61, %fd59, %fd40, %fd60;
	fma.rn.f64 	%fd134, %fd61, %fd40, %fd60;
	abs.s32 	%r11, %r2;
	setp.lt.s32	%p8, %r11, 1023;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB30_3;
	bra.uni 	BB30_2;

BB30_2:
	shl.b32 	%r17, %r2, 20;
	add.s32 	%r27, %r17, 1072693248;
	bra.uni 	BB30_4;

BB30_3:
	add.s32 	%r12, %r2, 2046;
	div.u32 	%r13, %r12, 2;
	shl.b32 	%r14, %r13, 20;
	shl.b32 	%r15, %r12, 20;
	sub.s32 	%r27, %r15, %r14;
	mov.u32 	%r16, 0;
	mov.b64 	%fd62, {%r16, %r14};
	mul.f64 	%fd134, %fd134, %fd62;

BB30_4:
	mov.u32 	%r18, 0;
	mov.b64 	%fd63, {%r18, %r27};
	mul.f64 	%fd135, %fd134, %fd63;
	bra.uni 	BB30_11;

BB30_5:
	setp.lt.s32	%p3, %r1, 0;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB30_7;
	bra.uni 	BB30_6;

BB30_6:
	mov.f64 	%fd135, 0d0000000000000000;
	bra.uni 	BB30_8;

BB30_7:
	mov.f64 	%fd135, 0d7FF0000000000000;

BB30_8:
	abs.f64 	%fd29, %fd2;
	setp.le.f64	%p5, %fd29, 0d7FF0000000000000;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB30_10;
	bra.uni 	BB30_9;

BB30_9:
	add.f64 	%fd135, %fd2, %fd2;
tmp211:

BB30_10:

BB30_11:
	mov.f64 	%fd64, 0d3FF0000000000000;
	.loc	8 229 45
	sub.f64 	%fd65, %fd64, %fd135;
	ld.f32 	%f11, [%SP+24];
	cvt.ftz.f64.f32	%fd66, %f11;
	cvt.rn.ftz.f32.f64	%f12, %fd66;
	ld.f32 	%f13, [%SP+28];
	cvt.ftz.f64.f32	%fd67, %f13;
	cvt.rn.ftz.f32.f64	%f14, %fd67;
tmp212:
	.loc	8 229 183
	bra.uni	tmp213;
tmp213:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f15, %f12, %f14;
tmp214:
	.loc	8 229 183
	neg.ftz.f32 	%f16, %f15;
	cvt.ftz.f64.f32	%fd68, %f16;
	ld.f32 	%f17, [%SP+28];
	cvt.ftz.f64.f32	%fd69, %f17;
	mov.f64 	%fd70, 0dBFF0000000000000;
	mov.f64 	%fd71, %fd70;
tmp215:
	.loc	8 229 0
	bra.uni	tmp216;
tmp216:
	.loc	4 1448 3
	div.rn.f64 	%fd72, %fd71, %fd69;
tmp217:
	mov.f64 	%fd73, %fd72;
tmp218:
	.loc	8 229 163
	bra.uni	tmp219;
tmp219:
	.loc	4 1448 3
	div.rn.f64 	%fd74, %fd68, %fd73;
tmp220:
	.loc	8 229 163
	ld.f32 	%f18, [%rd1];
	cvt.ftz.f64.f32	%fd75, %f18;
	sub.f64 	%fd76, %fd74, %fd75;
	mul.f64 	%fd77, %fd65, %fd76;
	add.f64 	%fd78, %fd1, %fd77;
	cvt.rn.ftz.f32.f64	%f19, %fd78;
	st.f32 	[%rd1], %f19;
	.loc	8 230 1
	ld.f32 	%f20, [%rd2];
	cvt.ftz.f64.f32	%fd12, %f20;
	cvt.ftz.f64.f32	%fd79, %f1;
	ld.f32 	%f21, [%SP+20];
	cvt.ftz.f64.f32	%fd80, %f21;
	mov.f64 	%fd81, %fd70;
tmp221:
	.loc	8 230 75
	bra.uni	tmp222;
tmp222:
	.loc	4 1448 3
	div.rn.f64 	%fd82, %fd81, %fd80;
tmp223:
	.loc	8 230 75
	mul.f64 	%fd13, %fd79, %fd82;
tmp224:
	.loc	8 230 45
	bra.uni	tmp225;
tmp225:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd13;
	}
	mov.b32 	 %f22, %r6;
	abs.ftz.f32 	%f23, %f22;
	setp.lt.ftz.f32	%p10, %f23, 0f40874911;
	not.pred 	%p11, %p10;
	@%p11 bra 	BB30_16;
	bra.uni 	BB30_12;

BB30_12:
	mov.f64 	%fd85, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd86, %fd13, %fd85;
	mov.f64 	%fd87, 0d4338000000000000;
	add.rn.f64 	%fd88, %fd86, %fd87;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7, %temp}, %fd88;
	}
	add.rn.f64 	%fd89, %fd86, %fd87;
	mov.f64 	%fd90, 0dC338000000000000;
	add.rn.f64 	%fd91, %fd89, %fd90;
	mov.f64 	%fd92, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd93, %fd91, %fd92, %fd13;
	mov.f64 	%fd94, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd95, %fd91, %fd94, %fd93;
	mov.f64 	%fd96, 0d3E928AF3FCA213EA;
	mov.f64 	%fd97, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd98, %fd97, %fd95, %fd96;
	mov.f64 	%fd99, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd100, %fd98, %fd95, %fd99;
	mov.f64 	%fd101, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd102, %fd100, %fd95, %fd101;
	mov.f64 	%fd103, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd104, %fd102, %fd95, %fd103;
	mov.f64 	%fd105, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd106, %fd104, %fd95, %fd105;
	mov.f64 	%fd107, 0d3F81111111122322;
	fma.rn.f64 	%fd108, %fd106, %fd95, %fd107;
	mov.f64 	%fd109, 0d3FA55555555502A1;
	fma.rn.f64 	%fd110, %fd108, %fd95, %fd109;
	mov.f64 	%fd111, 0d3FC5555555555511;
	fma.rn.f64 	%fd112, %fd110, %fd95, %fd111;
	mov.f64 	%fd113, 0d3FE000000000000B;
	fma.rn.f64 	%fd114, %fd112, %fd95, %fd113;
	mov.f64 	%fd115, 0d3FF0000000000000;
	fma.rn.f64 	%fd116, %fd114, %fd95, %fd115;
	fma.rn.f64 	%fd136, %fd116, %fd95, %fd115;
	abs.s32 	%r19, %r7;
	setp.lt.s32	%p17, %r19, 1023;
	not.pred 	%p18, %p17;
	@%p18 bra 	BB30_14;
	bra.uni 	BB30_13;

BB30_13:
	shl.b32 	%r25, %r7, 20;
	add.s32 	%r28, %r25, 1072693248;
	bra.uni 	BB30_15;

BB30_14:
	add.s32 	%r20, %r7, 2046;
	div.u32 	%r21, %r20, 2;
	shl.b32 	%r22, %r21, 20;
	shl.b32 	%r23, %r20, 20;
	sub.s32 	%r28, %r23, %r22;
	mov.u32 	%r24, 0;
	mov.b64 	%fd117, {%r24, %r22};
	mul.f64 	%fd136, %fd136, %fd117;

BB30_15:
	mov.u32 	%r26, 0;
	mov.b64 	%fd118, {%r26, %r28};
	mul.f64 	%fd137, %fd136, %fd118;
	bra.uni 	BB30_22;

BB30_16:
	setp.lt.s32	%p12, %r6, 0;
	not.pred 	%p13, %p12;
	@%p13 bra 	BB30_18;
	bra.uni 	BB30_17;

BB30_17:
	mov.f64 	%fd137, 0d0000000000000000;
	bra.uni 	BB30_19;

BB30_18:
	mov.f64 	%fd137, 0d7FF0000000000000;

BB30_19:
	abs.f64 	%fd84, %fd13;
	setp.le.f64	%p14, %fd84, 0d7FF0000000000000;
	not.pred 	%p15, %p14;
	not.pred 	%p16, %p15;
	@%p16 bra 	BB30_21;
	bra.uni 	BB30_20;

BB30_20:
	add.f64 	%fd137, %fd13, %fd13;
tmp226:

BB30_21:

BB30_22:
	mov.f64 	%fd119, 0d3FF0000000000000;
	.loc	8 230 45
	sub.f64 	%fd120, %fd119, %fd137;
	ld.f32 	%f24, [%SP+16];
	cvt.ftz.f64.f32	%fd121, %f24;
	cvt.rn.ftz.f32.f64	%f25, %fd121;
	ld.f32 	%f26, [%SP+20];
	cvt.ftz.f64.f32	%fd122, %f26;
	cvt.rn.ftz.f32.f64	%f27, %fd122;
tmp227:
	.loc	8 230 183
	bra.uni	tmp228;
tmp228:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f28, %f25, %f27;
tmp229:
	.loc	8 230 183
	neg.ftz.f32 	%f29, %f28;
	cvt.ftz.f64.f32	%fd123, %f29;
	ld.f32 	%f30, [%SP+20];
	cvt.ftz.f64.f32	%fd124, %f30;
	mov.f64 	%fd125, 0dBFF0000000000000;
	mov.f64 	%fd126, %fd125;
tmp230:
	.loc	8 230 0
	bra.uni	tmp231;
tmp231:
	.loc	4 1448 3
	div.rn.f64 	%fd127, %fd126, %fd124;
tmp232:
	mov.f64 	%fd128, %fd127;
tmp233:
	.loc	8 230 163
	bra.uni	tmp234;
tmp234:
	.loc	4 1448 3
	div.rn.f64 	%fd129, %fd123, %fd128;
tmp235:
	.loc	8 230 163
	ld.f32 	%f31, [%rd2];
	cvt.ftz.f64.f32	%fd130, %f31;
	sub.f64 	%fd131, %fd129, %fd130;
	mul.f64 	%fd132, %fd120, %fd131;
	add.f64 	%fd133, %fd12, %fd132;
	cvt.rn.ftz.f32.f64	%f32, %fd133;
	st.f32 	[%rd2], %f32;
tmp236:
	.loc	8 231 2
	ret;
tmp237:
func_end30:
}

	// .globl	_Z16CuDerivModel_cadffRffS_
.visible .func _Z16CuDerivModel_cadffRffS_(
	.param .b32 _Z16CuDerivModel_cadffRffS__param_0,
	.param .b32 _Z16CuDerivModel_cadffRffS__param_1,
	.param .b64 _Z16CuDerivModel_cadffRffS__param_2,
	.param .b32 _Z16CuDerivModel_cadffRffS__param_3,
	.param .b64 _Z16CuDerivModel_cadffRffS__param_4
)
{
	.local .align 4 .b8 	__local_depot31[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .s32 	%r<15>;
	.reg .f64 	%fd<69>;
	.reg .s64 	%rd<4>;


	.loc 8 232 1
func_begin31:
	.loc	8 0 0

	.loc 8 232 1

	mov.u64 	%rd3, __local_depot31;
	cvta.local.u64 	%SP, %rd3;
	ld.param.f32 	%f4, [_Z16CuDerivModel_cadffRffS__param_0];
	ld.param.f32 	%f5, [_Z16CuDerivModel_cadffRffS__param_1];
	ld.param.u64 	%rd1, [_Z16CuDerivModel_cadffRffS__param_2];
	ld.param.f32 	%f6, [_Z16CuDerivModel_cadffRffS__param_3];
	ld.param.u64 	%rd2, [_Z16CuDerivModel_cadffRffS__param_4];
	st.f32 	[%SP+0], %f5;
func_exec_begin31:
	.loc	8 234 1
tmp238:
	cvt.ftz.f64.f32	%fd12, %f6;
	mul.f64 	%fd13, %fd12, 0dC0C3880000000000;
tmp239:
	mov.f64 	%fd14, 0d41060251F3D3C361;
	mov.f64 	%fd15, %fd14;
tmp240:
	.loc	8 234 62
	bra.uni	tmp241;
tmp241:
	.loc	4 1448 3
	div.rn.f64 	%fd16, %fd13, %fd15;
tmp242:
	.loc	8 234 62
	cvt.rn.ftz.f32.f64	%f14, %fd16;
tmp243:
	.loc	8 235 1
	cvt.ftz.f64.f32	%fd17, %f14;
	setp.le.f64	%p1, %fd17, 0d0000000000000000;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB31_2;
	bra.uni 	BB31_1;

BB31_1:
	mov.f32 	%f7, 0f00000000;
	.loc	8 236 1
tmp244:
	mov.f32 	%f14, %f7;
tmp245:

BB31_2:
	.loc	8 238 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd18, %f4;
	mul.f64 	%fd2, %fd18, 0dBF747AE147AE147B;
tmp246:
	.loc	8 238 47
	bra.uni	tmp247;
tmp247:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.b32 	 %f9, %r1;
	abs.ftz.f32 	%f10, %f9;
	setp.lt.ftz.f32	%p3, %f10, 0f40874911;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB31_7;
	bra.uni 	BB31_3;

BB31_3:
	mov.f64 	%fd21, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd22, %fd2, %fd21;
	mov.f64 	%fd23, 0d4338000000000000;
	add.rn.f64 	%fd24, %fd22, %fd23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd24;
	}
	add.rn.f64 	%fd25, %fd22, %fd23;
	mov.f64 	%fd26, 0dC338000000000000;
	add.rn.f64 	%fd27, %fd25, %fd26;
	mov.f64 	%fd28, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd29, %fd27, %fd28, %fd2;
	mov.f64 	%fd30, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd31, %fd27, %fd30, %fd29;
	mov.f64 	%fd32, 0d3E928AF3FCA213EA;
	mov.f64 	%fd33, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd34, %fd33, %fd31, %fd32;
	mov.f64 	%fd35, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd36, %fd34, %fd31, %fd35;
	mov.f64 	%fd37, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd38, %fd36, %fd31, %fd37;
	mov.f64 	%fd39, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd40, %fd38, %fd31, %fd39;
	mov.f64 	%fd41, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd42, %fd40, %fd31, %fd41;
	mov.f64 	%fd43, 0d3F81111111122322;
	fma.rn.f64 	%fd44, %fd42, %fd31, %fd43;
	mov.f64 	%fd45, 0d3FA55555555502A1;
	fma.rn.f64 	%fd46, %fd44, %fd31, %fd45;
	mov.f64 	%fd47, 0d3FC5555555555511;
	fma.rn.f64 	%fd48, %fd46, %fd31, %fd47;
	mov.f64 	%fd49, 0d3FE000000000000B;
	fma.rn.f64 	%fd50, %fd48, %fd31, %fd49;
	mov.f64 	%fd51, 0d3FF0000000000000;
	fma.rn.f64 	%fd52, %fd50, %fd31, %fd51;
	fma.rn.f64 	%fd67, %fd52, %fd31, %fd51;
	abs.s32 	%r6, %r2;
	setp.lt.s32	%p10, %r6, 1023;
	not.pred 	%p11, %p10;
	@%p11 bra 	BB31_5;
	bra.uni 	BB31_4;

BB31_4:
	shl.b32 	%r12, %r2, 20;
	add.s32 	%r14, %r12, 1072693248;
	bra.uni 	BB31_6;

BB31_5:
	add.s32 	%r7, %r2, 2046;
	div.u32 	%r8, %r7, 2;
	shl.b32 	%r9, %r8, 20;
	shl.b32 	%r10, %r7, 20;
	sub.s32 	%r14, %r10, %r9;
	mov.u32 	%r11, 0;
	mov.b64 	%fd53, {%r11, %r9};
	mul.f64 	%fd67, %fd67, %fd53;

BB31_6:
	mov.u32 	%r13, 0;
	mov.b64 	%fd54, {%r13, %r14};
	mul.f64 	%fd68, %fd67, %fd54;
	bra.uni 	BB31_13;

BB31_7:
	setp.lt.s32	%p5, %r1, 0;
	not.pred 	%p6, %p5;
	@%p6 bra 	BB31_9;
	bra.uni 	BB31_8;

BB31_8:
	mov.f64 	%fd68, 0d0000000000000000;
	bra.uni 	BB31_10;

BB31_9:
	mov.f64 	%fd68, 0d7FF0000000000000;

BB31_10:
	abs.f64 	%fd20, %fd2;
	setp.le.f64	%p7, %fd20, 0d7FF0000000000000;
	not.pred 	%p8, %p7;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB31_12;
	bra.uni 	BB31_11;

BB31_11:
	add.f64 	%fd68, %fd2, %fd2;
tmp248:

BB31_12:

BB31_13:
	mov.f64 	%fd55, 0d3FF0000000000000;
	.loc	8 238 47
	sub.f64 	%fd56, %fd55, %fd68;
	cvt.ftz.f64.f32	%fd57, %f14;
	add.f64 	%fd58, %fd57, 0d3EA0C6F7A0B5ED8D;
	neg.f64 	%fd59, %fd58;
tmp249:
	mov.f64 	%fd60, 0dBF747AE147AE147B;
	mov.f64 	%fd61, %fd60;
tmp250:
	.loc	8 238 109
	bra.uni	tmp251;
tmp251:
	.loc	4 1448 3
	div.rn.f64 	%fd62, %fd59, %fd61;
tmp252:
	.loc	8 238 109
	ld.f32 	%f11, [%rd1];
	cvt.ftz.f64.f32	%fd63, %f11;
	sub.f64 	%fd64, %fd62, %fd63;
	mul.f64 	%fd65, %fd56, %fd64;
	add.f64 	%fd66, %fd1, %fd65;
	cvt.rn.ftz.f32.f64	%f12, %fd66;
	st.f32 	[%rd1], %f12;
	.loc	8 239 1
	ld.f32 	%f13, [%rd1];
	st.f32 	[%rd2], %f13;
tmp253:
	.loc	8 240 2
	ret;
tmp254:
func_end31:
}

	// .globl	_Z16CuDerivModel_kcaffRffffff
.visible .func _Z16CuDerivModel_kcaffRffffff(
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_0,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_1,
	.param .b64 _Z16CuDerivModel_kcaffRffffff_param_2,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_3,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_4,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_5,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_6,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_7
)
{
	.local .align 4 .b8 	__local_depot32[20];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<21>;
	.reg .s32 	%r<15>;
	.reg .f64 	%fd<70>;
	.reg .s64 	%rd<7>;


	.loc 8 241 1
func_begin32:
	.loc	8 0 0

	.loc 8 241 1

	mov.u64 	%rd6, __local_depot32;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z16CuDerivModel_kcaffRffffff_param_0];
	ld.param.f32 	%f2, [_Z16CuDerivModel_kcaffRffffff_param_1];
	ld.param.u64 	%rd1, [_Z16CuDerivModel_kcaffRffffff_param_2];
	ld.param.f32 	%f3, [_Z16CuDerivModel_kcaffRffffff_param_3];
	ld.param.f32 	%f4, [_Z16CuDerivModel_kcaffRffffff_param_4];
	ld.param.f32 	%f5, [_Z16CuDerivModel_kcaffRffffff_param_5];
	ld.param.f32 	%f6, [_Z16CuDerivModel_kcaffRffffff_param_6];
	ld.param.f32 	%f7, [_Z16CuDerivModel_kcaffRffffff_param_7];
	st.f32 	[%SP+0], %f2;
	add.u64 	%rd2, %SP, 4;
	add.u64 	%rd3, %SP, 8;
	add.u64 	%rd4, %SP, 12;
	add.u64 	%rd5, %SP, 16;
tmp255:
func_exec_begin32:
	.loc	8 243 1
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd2;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd3;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd4;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5;
	call.uni 
	_Z11Curates_kcafffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 32
	.loc	8 244 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd12, %f1;
	ld.f32 	%f9, [%SP+16];
	cvt.ftz.f64.f32	%fd13, %f9;
	mov.f64 	%fd14, 0dBFF0000000000000;
	mov.f64 	%fd15, %fd14;
tmp256:
	.loc	8 244 75
	bra.uni	tmp257;
tmp257:
	.loc	4 1448 3
	div.rn.f64 	%fd16, %fd15, %fd13;
tmp258:
	.loc	8 244 75
	mul.f64 	%fd2, %fd12, %fd16;
tmp259:
	.loc	8 244 45
	bra.uni	tmp260;
tmp260:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.b32 	 %f10, %r1;
	abs.ftz.f32 	%f11, %f10;
	setp.lt.ftz.f32	%p1, %f11, 0f40874911;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB32_5;
	bra.uni 	BB32_1;

BB32_1:
	mov.f64 	%fd19, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd20, %fd2, %fd19;
	mov.f64 	%fd21, 0d4338000000000000;
	add.rn.f64 	%fd22, %fd20, %fd21;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd22;
	}
	add.rn.f64 	%fd23, %fd20, %fd21;
	mov.f64 	%fd24, 0dC338000000000000;
	add.rn.f64 	%fd25, %fd23, %fd24;
	mov.f64 	%fd26, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd27, %fd25, %fd26, %fd2;
	mov.f64 	%fd28, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd29, %fd25, %fd28, %fd27;
	mov.f64 	%fd30, 0d3E928AF3FCA213EA;
	mov.f64 	%fd31, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd32, %fd31, %fd29, %fd30;
	mov.f64 	%fd33, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd34, %fd32, %fd29, %fd33;
	mov.f64 	%fd35, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd36, %fd34, %fd29, %fd35;
	mov.f64 	%fd37, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd38, %fd36, %fd29, %fd37;
	mov.f64 	%fd39, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd40, %fd38, %fd29, %fd39;
	mov.f64 	%fd41, 0d3F81111111122322;
	fma.rn.f64 	%fd42, %fd40, %fd29, %fd41;
	mov.f64 	%fd43, 0d3FA55555555502A1;
	fma.rn.f64 	%fd44, %fd42, %fd29, %fd43;
	mov.f64 	%fd45, 0d3FC5555555555511;
	fma.rn.f64 	%fd46, %fd44, %fd29, %fd45;
	mov.f64 	%fd47, 0d3FE000000000000B;
	fma.rn.f64 	%fd48, %fd46, %fd29, %fd47;
	mov.f64 	%fd49, 0d3FF0000000000000;
	fma.rn.f64 	%fd50, %fd48, %fd29, %fd49;
	fma.rn.f64 	%fd68, %fd50, %fd29, %fd49;
	abs.s32 	%r6, %r2;
	setp.lt.s32	%p8, %r6, 1023;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB32_3;
	bra.uni 	BB32_2;

BB32_2:
	shl.b32 	%r12, %r2, 20;
	add.s32 	%r14, %r12, 1072693248;
	bra.uni 	BB32_4;

BB32_3:
	add.s32 	%r7, %r2, 2046;
	div.u32 	%r8, %r7, 2;
	shl.b32 	%r9, %r8, 20;
	shl.b32 	%r10, %r7, 20;
	sub.s32 	%r14, %r10, %r9;
	mov.u32 	%r11, 0;
	mov.b64 	%fd51, {%r11, %r9};
	mul.f64 	%fd68, %fd68, %fd51;

BB32_4:
	mov.u32 	%r13, 0;
	mov.b64 	%fd52, {%r13, %r14};
	mul.f64 	%fd69, %fd68, %fd52;
	bra.uni 	BB32_11;

BB32_5:
	setp.lt.s32	%p3, %r1, 0;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB32_7;
	bra.uni 	BB32_6;

BB32_6:
	mov.f64 	%fd69, 0d0000000000000000;
	bra.uni 	BB32_8;

BB32_7:
	mov.f64 	%fd69, 0d7FF0000000000000;

BB32_8:
	abs.f64 	%fd18, %fd2;
	setp.le.f64	%p5, %fd18, 0d7FF0000000000000;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB32_10;
	bra.uni 	BB32_9;

BB32_9:
	add.f64 	%fd69, %fd2, %fd2;
tmp261:

BB32_10:

BB32_11:
	mov.f64 	%fd53, 0d3FF0000000000000;
	.loc	8 244 45
	sub.f64 	%fd54, %fd53, %fd69;
	ld.f32 	%f12, [%SP+12];
	cvt.ftz.f64.f32	%fd55, %f12;
	cvt.rn.ftz.f32.f64	%f13, %fd55;
	ld.f32 	%f14, [%SP+16];
	cvt.ftz.f64.f32	%fd56, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd56;
tmp262:
	.loc	8 244 183
	bra.uni	tmp263;
tmp263:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f16, %f13, %f15;
tmp264:
	.loc	8 244 183
	neg.ftz.f32 	%f17, %f16;
	cvt.ftz.f64.f32	%fd57, %f17;
	ld.f32 	%f18, [%SP+16];
	cvt.ftz.f64.f32	%fd58, %f18;
	mov.f64 	%fd59, 0dBFF0000000000000;
	mov.f64 	%fd60, %fd59;
tmp265:
	.loc	8 244 0
	bra.uni	tmp266;
tmp266:
	.loc	4 1448 3
	div.rn.f64 	%fd61, %fd60, %fd58;
tmp267:
	mov.f64 	%fd62, %fd61;
tmp268:
	.loc	8 244 163
	bra.uni	tmp269;
tmp269:
	.loc	4 1448 3
	div.rn.f64 	%fd63, %fd57, %fd62;
tmp270:
	.loc	8 244 163
	ld.f32 	%f19, [%rd1];
	cvt.ftz.f64.f32	%fd64, %f19;
	sub.f64 	%fd65, %fd63, %fd64;
	mul.f64 	%fd66, %fd54, %fd65;
	add.f64 	%fd67, %fd1, %fd66;
	cvt.rn.ftz.f32.f64	%f20, %fd67;
	st.f32 	[%rd1], %f20;
tmp271:
	.loc	8 245 2
	ret;
tmp272:
func_end32:
}

	// .globl	_Z15CuDerivModel_kmffRffffff
.visible .func _Z15CuDerivModel_kmffRffffff(
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_0,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_1,
	.param .b64 _Z15CuDerivModel_kmffRffffff_param_2,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_3,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_4,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_5,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_6,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_7
)
{
	.local .align 4 .b8 	__local_depot33[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<21>;
	.reg .s32 	%r<15>;
	.reg .f64 	%fd<70>;
	.reg .s64 	%rd<7>;


	.loc 8 246 1
func_begin33:
	.loc	8 0 0

	.loc 8 246 1

	mov.u64 	%rd6, __local_depot33;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z15CuDerivModel_kmffRffffff_param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_kmffRffffff_param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_kmffRffffff_param_2];
	ld.param.f32 	%f3, [_Z15CuDerivModel_kmffRffffff_param_3];
	ld.param.f32 	%f4, [_Z15CuDerivModel_kmffRffffff_param_4];
	ld.param.f32 	%f5, [_Z15CuDerivModel_kmffRffffff_param_5];
	ld.param.f32 	%f6, [_Z15CuDerivModel_kmffRffffff_param_6];
	ld.param.f32 	%f7, [_Z15CuDerivModel_kmffRffffff_param_7];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp273:
func_exec_begin33:
	.loc	8 248 1
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b32 param5;
	st.param.f32	[param5+0], %f7;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kmffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 33
	.loc	8 249 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd12, %f1;
	ld.f32 	%f9, [%SP+12];
	cvt.ftz.f64.f32	%fd13, %f9;
	mov.f64 	%fd14, 0dBFF0000000000000;
	mov.f64 	%fd15, %fd14;
tmp274:
	.loc	8 249 75
	bra.uni	tmp275;
tmp275:
	.loc	4 1448 3
	div.rn.f64 	%fd16, %fd15, %fd13;
tmp276:
	.loc	8 249 75
	mul.f64 	%fd2, %fd12, %fd16;
tmp277:
	.loc	8 249 45
	bra.uni	tmp278;
tmp278:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.b32 	 %f10, %r1;
	abs.ftz.f32 	%f11, %f10;
	setp.lt.ftz.f32	%p1, %f11, 0f40874911;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB33_5;
	bra.uni 	BB33_1;

BB33_1:
	mov.f64 	%fd19, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd20, %fd2, %fd19;
	mov.f64 	%fd21, 0d4338000000000000;
	add.rn.f64 	%fd22, %fd20, %fd21;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd22;
	}
	add.rn.f64 	%fd23, %fd20, %fd21;
	mov.f64 	%fd24, 0dC338000000000000;
	add.rn.f64 	%fd25, %fd23, %fd24;
	mov.f64 	%fd26, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd27, %fd25, %fd26, %fd2;
	mov.f64 	%fd28, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd29, %fd25, %fd28, %fd27;
	mov.f64 	%fd30, 0d3E928AF3FCA213EA;
	mov.f64 	%fd31, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd32, %fd31, %fd29, %fd30;
	mov.f64 	%fd33, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd34, %fd32, %fd29, %fd33;
	mov.f64 	%fd35, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd36, %fd34, %fd29, %fd35;
	mov.f64 	%fd37, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd38, %fd36, %fd29, %fd37;
	mov.f64 	%fd39, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd40, %fd38, %fd29, %fd39;
	mov.f64 	%fd41, 0d3F81111111122322;
	fma.rn.f64 	%fd42, %fd40, %fd29, %fd41;
	mov.f64 	%fd43, 0d3FA55555555502A1;
	fma.rn.f64 	%fd44, %fd42, %fd29, %fd43;
	mov.f64 	%fd45, 0d3FC5555555555511;
	fma.rn.f64 	%fd46, %fd44, %fd29, %fd45;
	mov.f64 	%fd47, 0d3FE000000000000B;
	fma.rn.f64 	%fd48, %fd46, %fd29, %fd47;
	mov.f64 	%fd49, 0d3FF0000000000000;
	fma.rn.f64 	%fd50, %fd48, %fd29, %fd49;
	fma.rn.f64 	%fd68, %fd50, %fd29, %fd49;
	abs.s32 	%r6, %r2;
	setp.lt.s32	%p8, %r6, 1023;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB33_3;
	bra.uni 	BB33_2;

BB33_2:
	shl.b32 	%r12, %r2, 20;
	add.s32 	%r14, %r12, 1072693248;
	bra.uni 	BB33_4;

BB33_3:
	add.s32 	%r7, %r2, 2046;
	div.u32 	%r8, %r7, 2;
	shl.b32 	%r9, %r8, 20;
	shl.b32 	%r10, %r7, 20;
	sub.s32 	%r14, %r10, %r9;
	mov.u32 	%r11, 0;
	mov.b64 	%fd51, {%r11, %r9};
	mul.f64 	%fd68, %fd68, %fd51;

BB33_4:
	mov.u32 	%r13, 0;
	mov.b64 	%fd52, {%r13, %r14};
	mul.f64 	%fd69, %fd68, %fd52;
	bra.uni 	BB33_11;

BB33_5:
	setp.lt.s32	%p3, %r1, 0;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB33_7;
	bra.uni 	BB33_6;

BB33_6:
	mov.f64 	%fd69, 0d0000000000000000;
	bra.uni 	BB33_8;

BB33_7:
	mov.f64 	%fd69, 0d7FF0000000000000;

BB33_8:
	abs.f64 	%fd18, %fd2;
	setp.le.f64	%p5, %fd18, 0d7FF0000000000000;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB33_10;
	bra.uni 	BB33_9;

BB33_9:
	add.f64 	%fd69, %fd2, %fd2;
tmp279:

BB33_10:

BB33_11:
	mov.f64 	%fd53, 0d3FF0000000000000;
	.loc	8 249 45
	sub.f64 	%fd54, %fd53, %fd69;
	ld.f32 	%f12, [%SP+8];
	cvt.ftz.f64.f32	%fd55, %f12;
	cvt.rn.ftz.f32.f64	%f13, %fd55;
	ld.f32 	%f14, [%SP+12];
	cvt.ftz.f64.f32	%fd56, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd56;
tmp280:
	.loc	8 249 183
	bra.uni	tmp281;
tmp281:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f16, %f13, %f15;
tmp282:
	.loc	8 249 183
	neg.ftz.f32 	%f17, %f16;
	cvt.ftz.f64.f32	%fd57, %f17;
	ld.f32 	%f18, [%SP+12];
	cvt.ftz.f64.f32	%fd58, %f18;
	mov.f64 	%fd59, 0dBFF0000000000000;
	mov.f64 	%fd60, %fd59;
tmp283:
	.loc	8 249 0
	bra.uni	tmp284;
tmp284:
	.loc	4 1448 3
	div.rn.f64 	%fd61, %fd60, %fd58;
tmp285:
	mov.f64 	%fd62, %fd61;
tmp286:
	.loc	8 249 163
	bra.uni	tmp287;
tmp287:
	.loc	4 1448 3
	div.rn.f64 	%fd63, %fd57, %fd62;
tmp288:
	.loc	8 249 163
	ld.f32 	%f19, [%rd1];
	cvt.ftz.f64.f32	%fd64, %f19;
	sub.f64 	%fd65, %fd63, %fd64;
	mul.f64 	%fd66, %fd54, %fd65;
	add.f64 	%fd67, %fd1, %fd66;
	cvt.rn.ftz.f32.f64	%f20, %fd67;
	st.f32 	[%rd1], %f20;
tmp289:
	.loc	8 250 2
	ret;
tmp290:
func_end33:
}

	// .globl	_Z15CuDerivModel_kvffRffffff
.visible .func _Z15CuDerivModel_kvffRffffff(
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_0,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_1,
	.param .b64 _Z15CuDerivModel_kvffRffffff_param_2,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_3,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_4,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_5,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_6,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_7
)
{
	.local .align 4 .b8 	__local_depot34[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<21>;
	.reg .s32 	%r<15>;
	.reg .f64 	%fd<70>;
	.reg .s64 	%rd<7>;


	.loc 8 251 1
func_begin34:
	.loc	8 0 0

	.loc 8 251 1

	mov.u64 	%rd6, __local_depot34;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z15CuDerivModel_kvffRffffff_param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_kvffRffffff_param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_kvffRffffff_param_2];
	ld.param.f32 	%f3, [_Z15CuDerivModel_kvffRffffff_param_3];
	ld.param.f32 	%f4, [_Z15CuDerivModel_kvffRffffff_param_4];
	ld.param.f32 	%f5, [_Z15CuDerivModel_kvffRffffff_param_5];
	ld.param.f32 	%f6, [_Z15CuDerivModel_kvffRffffff_param_6];
	ld.param.f32 	%f7, [_Z15CuDerivModel_kvffRffffff_param_7];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp291:
func_exec_begin34:
	.loc	8 253 1
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b32 param5;
	st.param.f32	[param5+0], %f7;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kvffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 34
	.loc	8 254 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd12, %f1;
	ld.f32 	%f9, [%SP+12];
	cvt.ftz.f64.f32	%fd13, %f9;
	mov.f64 	%fd14, 0dBFF0000000000000;
	mov.f64 	%fd15, %fd14;
tmp292:
	.loc	8 254 75
	bra.uni	tmp293;
tmp293:
	.loc	4 1448 3
	div.rn.f64 	%fd16, %fd15, %fd13;
tmp294:
	.loc	8 254 75
	mul.f64 	%fd2, %fd12, %fd16;
tmp295:
	.loc	8 254 45
	bra.uni	tmp296;
tmp296:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.b32 	 %f10, %r1;
	abs.ftz.f32 	%f11, %f10;
	setp.lt.ftz.f32	%p1, %f11, 0f40874911;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB34_5;
	bra.uni 	BB34_1;

BB34_1:
	mov.f64 	%fd19, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd20, %fd2, %fd19;
	mov.f64 	%fd21, 0d4338000000000000;
	add.rn.f64 	%fd22, %fd20, %fd21;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd22;
	}
	add.rn.f64 	%fd23, %fd20, %fd21;
	mov.f64 	%fd24, 0dC338000000000000;
	add.rn.f64 	%fd25, %fd23, %fd24;
	mov.f64 	%fd26, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd27, %fd25, %fd26, %fd2;
	mov.f64 	%fd28, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd29, %fd25, %fd28, %fd27;
	mov.f64 	%fd30, 0d3E928AF3FCA213EA;
	mov.f64 	%fd31, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd32, %fd31, %fd29, %fd30;
	mov.f64 	%fd33, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd34, %fd32, %fd29, %fd33;
	mov.f64 	%fd35, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd36, %fd34, %fd29, %fd35;
	mov.f64 	%fd37, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd38, %fd36, %fd29, %fd37;
	mov.f64 	%fd39, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd40, %fd38, %fd29, %fd39;
	mov.f64 	%fd41, 0d3F81111111122322;
	fma.rn.f64 	%fd42, %fd40, %fd29, %fd41;
	mov.f64 	%fd43, 0d3FA55555555502A1;
	fma.rn.f64 	%fd44, %fd42, %fd29, %fd43;
	mov.f64 	%fd45, 0d3FC5555555555511;
	fma.rn.f64 	%fd46, %fd44, %fd29, %fd45;
	mov.f64 	%fd47, 0d3FE000000000000B;
	fma.rn.f64 	%fd48, %fd46, %fd29, %fd47;
	mov.f64 	%fd49, 0d3FF0000000000000;
	fma.rn.f64 	%fd50, %fd48, %fd29, %fd49;
	fma.rn.f64 	%fd68, %fd50, %fd29, %fd49;
	abs.s32 	%r6, %r2;
	setp.lt.s32	%p8, %r6, 1023;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB34_3;
	bra.uni 	BB34_2;

BB34_2:
	shl.b32 	%r12, %r2, 20;
	add.s32 	%r14, %r12, 1072693248;
	bra.uni 	BB34_4;

BB34_3:
	add.s32 	%r7, %r2, 2046;
	div.u32 	%r8, %r7, 2;
	shl.b32 	%r9, %r8, 20;
	shl.b32 	%r10, %r7, 20;
	sub.s32 	%r14, %r10, %r9;
	mov.u32 	%r11, 0;
	mov.b64 	%fd51, {%r11, %r9};
	mul.f64 	%fd68, %fd68, %fd51;

BB34_4:
	mov.u32 	%r13, 0;
	mov.b64 	%fd52, {%r13, %r14};
	mul.f64 	%fd69, %fd68, %fd52;
	bra.uni 	BB34_11;

BB34_5:
	setp.lt.s32	%p3, %r1, 0;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB34_7;
	bra.uni 	BB34_6;

BB34_6:
	mov.f64 	%fd69, 0d0000000000000000;
	bra.uni 	BB34_8;

BB34_7:
	mov.f64 	%fd69, 0d7FF0000000000000;

BB34_8:
	abs.f64 	%fd18, %fd2;
	setp.le.f64	%p5, %fd18, 0d7FF0000000000000;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB34_10;
	bra.uni 	BB34_9;

BB34_9:
	add.f64 	%fd69, %fd2, %fd2;
tmp297:

BB34_10:

BB34_11:
	mov.f64 	%fd53, 0d3FF0000000000000;
	.loc	8 254 45
	sub.f64 	%fd54, %fd53, %fd69;
	ld.f32 	%f12, [%SP+8];
	cvt.ftz.f64.f32	%fd55, %f12;
	cvt.rn.ftz.f32.f64	%f13, %fd55;
	ld.f32 	%f14, [%SP+12];
	cvt.ftz.f64.f32	%fd56, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd56;
tmp298:
	.loc	8 254 183
	bra.uni	tmp299;
tmp299:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f16, %f13, %f15;
tmp300:
	.loc	8 254 183
	neg.ftz.f32 	%f17, %f16;
	cvt.ftz.f64.f32	%fd57, %f17;
	ld.f32 	%f18, [%SP+12];
	cvt.ftz.f64.f32	%fd58, %f18;
	mov.f64 	%fd59, 0dBFF0000000000000;
	mov.f64 	%fd60, %fd59;
tmp301:
	.loc	8 254 0
	bra.uni	tmp302;
tmp302:
	.loc	4 1448 3
	div.rn.f64 	%fd61, %fd60, %fd58;
tmp303:
	mov.f64 	%fd62, %fd61;
tmp304:
	.loc	8 254 163
	bra.uni	tmp305;
tmp305:
	.loc	4 1448 3
	div.rn.f64 	%fd63, %fd57, %fd62;
tmp306:
	.loc	8 254 163
	ld.f32 	%f19, [%rd1];
	cvt.ftz.f64.f32	%fd64, %f19;
	sub.f64 	%fd65, %fd63, %fd64;
	mul.f64 	%fd66, %fd54, %fd65;
	add.f64 	%fd67, %fd1, %fd66;
	cvt.rn.ftz.f32.f64	%f20, %fd67;
	st.f32 	[%rd1], %f20;
tmp307:
	.loc	8 255 2
	ret;
tmp308:
func_end34:
}

	// .globl	_Z15CuDerivModel_naffRfS_ffffffffffff
.visible .func _Z15CuDerivModel_naffRfS_ffffffffffff(
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_0,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_1,
	.param .b64 _Z15CuDerivModel_naffRfS_ffffffffffff_param_2,
	.param .b64 _Z15CuDerivModel_naffRfS_ffffffffffff_param_3,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_4,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_5,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_6,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_7,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_8,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_9,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_10,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_11,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_12,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_13,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_14,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_15
)
{
	.local .align 4 .b8 	__local_depot35[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<19>;
	.reg .f32 	%f<42>;
	.reg .s32 	%r<29>;
	.reg .f64 	%fd<138>;
	.reg .s64 	%rd<8>;


	.loc 8 256 1
func_begin35:
	.loc	8 0 0

	.loc 8 256 1

	mov.u64 	%rd7, __local_depot35;
	cvta.local.u64 	%SP, %rd7;
	ld.param.f32 	%f1, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_2];
	ld.param.u64 	%rd2, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_3];
	ld.param.f32 	%f3, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_4];
	ld.param.f32 	%f4, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_5];
	ld.param.f32 	%f5, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_6];
	ld.param.f32 	%f6, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_7];
	ld.param.f32 	%f7, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_8];
	ld.param.f32 	%f8, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_9];
	ld.param.f32 	%f9, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_10];
	ld.param.f32 	%f10, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_11];
	ld.param.f32 	%f11, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_12];
	ld.param.f32 	%f12, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_13];
	ld.param.f32 	%f13, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_14];
	ld.param.f32 	%f14, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_15];
tmp309:
func_exec_begin35:
	.loc	8 258 1
	add.ftz.f32 	%f15, %f2, 0fC0A00000;
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SP, 4;
	add.u64 	%rd5, %SP, 8;
	add.u64 	%rd6, %SP, 12;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f15;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b32 param5;
	st.param.f32	[param5+0], %f7;
	.param .b32 param6;
	st.param.f32	[param6+0], %f8;
	.param .b32 param7;
	st.param.f32	[param7+0], %f9;
	.param .b32 param8;
	st.param.f32	[param8+0], %f10;
	.param .b32 param9;
	st.param.f32	[param9+0], %f11;
	.param .b32 param10;
	st.param.f32	[param10+0], %f12;
	.param .b32 param11;
	st.param.f32	[param11+0], %f13;
	.param .b32 param12;
	st.param.f32	[param12+0], %f14;
	.param .b64 param13;
	st.param.b64	[param13+0], %rd3;
	.param .b64 param14;
	st.param.b64	[param14+0], %rd4;
	.param .b64 param15;
	st.param.b64	[param15+0], %rd5;
	.param .b64 param16;
	st.param.b64	[param16+0], %rd6;
	call.uni 
	_Z11Cutrates_nafffffffffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 35
	.loc	8 259 1
	ld.f32 	%f16, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f16;
	cvt.ftz.f64.f32	%fd23, %f1;
	ld.f32 	%f17, [%SP+12];
	cvt.ftz.f64.f32	%fd24, %f17;
	mov.f64 	%fd25, 0dBFF0000000000000;
	mov.f64 	%fd26, %fd25;
tmp310:
	.loc	8 259 75
	bra.uni	tmp311;
tmp311:
	.loc	4 1448 3
	div.rn.f64 	%fd27, %fd26, %fd24;
tmp312:
	.loc	8 259 75
	mul.f64 	%fd2, %fd23, %fd27;
tmp313:
	.loc	8 259 45
	bra.uni	tmp314;
tmp314:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.b32 	 %f18, %r1;
	abs.ftz.f32 	%f19, %f18;
	setp.lt.ftz.f32	%p1, %f19, 0f40874911;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB35_5;
	bra.uni 	BB35_1;

BB35_1:
	mov.f64 	%fd30, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd31, %fd2, %fd30;
	mov.f64 	%fd32, 0d4338000000000000;
	add.rn.f64 	%fd33, %fd31, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd33;
	}
	add.rn.f64 	%fd34, %fd31, %fd32;
	mov.f64 	%fd35, 0dC338000000000000;
	add.rn.f64 	%fd36, %fd34, %fd35;
	mov.f64 	%fd37, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd38, %fd36, %fd37, %fd2;
	mov.f64 	%fd39, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd40, %fd36, %fd39, %fd38;
	mov.f64 	%fd41, 0d3E928AF3FCA213EA;
	mov.f64 	%fd42, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd43, %fd42, %fd40, %fd41;
	mov.f64 	%fd44, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd45, %fd43, %fd40, %fd44;
	mov.f64 	%fd46, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd47, %fd45, %fd40, %fd46;
	mov.f64 	%fd48, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd49, %fd47, %fd40, %fd48;
	mov.f64 	%fd50, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd51, %fd49, %fd40, %fd50;
	mov.f64 	%fd52, 0d3F81111111122322;
	fma.rn.f64 	%fd53, %fd51, %fd40, %fd52;
	mov.f64 	%fd54, 0d3FA55555555502A1;
	fma.rn.f64 	%fd55, %fd53, %fd40, %fd54;
	mov.f64 	%fd56, 0d3FC5555555555511;
	fma.rn.f64 	%fd57, %fd55, %fd40, %fd56;
	mov.f64 	%fd58, 0d3FE000000000000B;
	fma.rn.f64 	%fd59, %fd57, %fd40, %fd58;
	mov.f64 	%fd60, 0d3FF0000000000000;
	fma.rn.f64 	%fd61, %fd59, %fd40, %fd60;
	fma.rn.f64 	%fd134, %fd61, %fd40, %fd60;
	abs.s32 	%r11, %r2;
	setp.lt.s32	%p8, %r11, 1023;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB35_3;
	bra.uni 	BB35_2;

BB35_2:
	shl.b32 	%r17, %r2, 20;
	add.s32 	%r27, %r17, 1072693248;
	bra.uni 	BB35_4;

BB35_3:
	add.s32 	%r12, %r2, 2046;
	div.u32 	%r13, %r12, 2;
	shl.b32 	%r14, %r13, 20;
	shl.b32 	%r15, %r12, 20;
	sub.s32 	%r27, %r15, %r14;
	mov.u32 	%r16, 0;
	mov.b64 	%fd62, {%r16, %r14};
	mul.f64 	%fd134, %fd134, %fd62;

BB35_4:
	mov.u32 	%r18, 0;
	mov.b64 	%fd63, {%r18, %r27};
	mul.f64 	%fd135, %fd134, %fd63;
	bra.uni 	BB35_11;

BB35_5:
	setp.lt.s32	%p3, %r1, 0;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB35_7;
	bra.uni 	BB35_6;

BB35_6:
	mov.f64 	%fd135, 0d0000000000000000;
	bra.uni 	BB35_8;

BB35_7:
	mov.f64 	%fd135, 0d7FF0000000000000;

BB35_8:
	abs.f64 	%fd29, %fd2;
	setp.le.f64	%p5, %fd29, 0d7FF0000000000000;
	not.pred 	%p6, %p5;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB35_10;
	bra.uni 	BB35_9;

BB35_9:
	add.f64 	%fd135, %fd2, %fd2;
tmp315:

BB35_10:

BB35_11:
	mov.f64 	%fd64, 0d3FF0000000000000;
	.loc	8 259 45
	sub.f64 	%fd65, %fd64, %fd135;
	ld.f32 	%f20, [%SP+8];
	cvt.ftz.f64.f32	%fd66, %f20;
	cvt.rn.ftz.f32.f64	%f21, %fd66;
	ld.f32 	%f22, [%SP+12];
	cvt.ftz.f64.f32	%fd67, %f22;
	cvt.rn.ftz.f32.f64	%f23, %fd67;
tmp316:
	.loc	8 259 183
	bra.uni	tmp317;
tmp317:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f24, %f21, %f23;
tmp318:
	.loc	8 259 183
	neg.ftz.f32 	%f25, %f24;
	cvt.ftz.f64.f32	%fd68, %f25;
	ld.f32 	%f26, [%SP+12];
	cvt.ftz.f64.f32	%fd69, %f26;
	mov.f64 	%fd70, 0dBFF0000000000000;
	mov.f64 	%fd71, %fd70;
tmp319:
	.loc	8 259 0
	bra.uni	tmp320;
tmp320:
	.loc	4 1448 3
	div.rn.f64 	%fd72, %fd71, %fd69;
tmp321:
	mov.f64 	%fd73, %fd72;
tmp322:
	.loc	8 259 163
	bra.uni	tmp323;
tmp323:
	.loc	4 1448 3
	div.rn.f64 	%fd74, %fd68, %fd73;
tmp324:
	.loc	8 259 163
	ld.f32 	%f27, [%rd1];
	cvt.ftz.f64.f32	%fd75, %f27;
	sub.f64 	%fd76, %fd74, %fd75;
	mul.f64 	%fd77, %fd65, %fd76;
	add.f64 	%fd78, %fd1, %fd77;
	cvt.rn.ftz.f32.f64	%f28, %fd78;
	st.f32 	[%rd1], %f28;
	.loc	8 260 1
	ld.f32 	%f29, [%rd2];
	cvt.ftz.f64.f32	%fd12, %f29;
	cvt.ftz.f64.f32	%fd79, %f1;
	ld.f32 	%f30, [%SP+4];
	cvt.ftz.f64.f32	%fd80, %f30;
	mov.f64 	%fd81, %fd70;
tmp325:
	.loc	8 260 75
	bra.uni	tmp326;
tmp326:
	.loc	4 1448 3
	div.rn.f64 	%fd82, %fd81, %fd80;
tmp327:
	.loc	8 260 75
	mul.f64 	%fd13, %fd79, %fd82;
tmp328:
	.loc	8 260 45
	bra.uni	tmp329;
tmp329:
	.loc	6 247 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd13;
	}
	mov.b32 	 %f31, %r6;
	abs.ftz.f32 	%f32, %f31;
	setp.lt.ftz.f32	%p10, %f32, 0f40874911;
	not.pred 	%p11, %p10;
	@%p11 bra 	BB35_16;
	bra.uni 	BB35_12;

BB35_12:
	mov.f64 	%fd85, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd86, %fd13, %fd85;
	mov.f64 	%fd87, 0d4338000000000000;
	add.rn.f64 	%fd88, %fd86, %fd87;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7, %temp}, %fd88;
	}
	add.rn.f64 	%fd89, %fd86, %fd87;
	mov.f64 	%fd90, 0dC338000000000000;
	add.rn.f64 	%fd91, %fd89, %fd90;
	mov.f64 	%fd92, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd93, %fd91, %fd92, %fd13;
	mov.f64 	%fd94, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd95, %fd91, %fd94, %fd93;
	mov.f64 	%fd96, 0d3E928AF3FCA213EA;
	mov.f64 	%fd97, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd98, %fd97, %fd95, %fd96;
	mov.f64 	%fd99, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd100, %fd98, %fd95, %fd99;
	mov.f64 	%fd101, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd102, %fd100, %fd95, %fd101;
	mov.f64 	%fd103, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd104, %fd102, %fd95, %fd103;
	mov.f64 	%fd105, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd106, %fd104, %fd95, %fd105;
	mov.f64 	%fd107, 0d3F81111111122322;
	fma.rn.f64 	%fd108, %fd106, %fd95, %fd107;
	mov.f64 	%fd109, 0d3FA55555555502A1;
	fma.rn.f64 	%fd110, %fd108, %fd95, %fd109;
	mov.f64 	%fd111, 0d3FC5555555555511;
	fma.rn.f64 	%fd112, %fd110, %fd95, %fd111;
	mov.f64 	%fd113, 0d3FE000000000000B;
	fma.rn.f64 	%fd114, %fd112, %fd95, %fd113;
	mov.f64 	%fd115, 0d3FF0000000000000;
	fma.rn.f64 	%fd116, %fd114, %fd95, %fd115;
	fma.rn.f64 	%fd136, %fd116, %fd95, %fd115;
	abs.s32 	%r19, %r7;
	setp.lt.s32	%p17, %r19, 1023;
	not.pred 	%p18, %p17;
	@%p18 bra 	BB35_14;
	bra.uni 	BB35_13;

BB35_13:
	shl.b32 	%r25, %r7, 20;
	add.s32 	%r28, %r25, 1072693248;
	bra.uni 	BB35_15;

BB35_14:
	add.s32 	%r20, %r7, 2046;
	div.u32 	%r21, %r20, 2;
	shl.b32 	%r22, %r21, 20;
	shl.b32 	%r23, %r20, 20;
	sub.s32 	%r28, %r23, %r22;
	mov.u32 	%r24, 0;
	mov.b64 	%fd117, {%r24, %r22};
	mul.f64 	%fd136, %fd136, %fd117;

BB35_15:
	mov.u32 	%r26, 0;
	mov.b64 	%fd118, {%r26, %r28};
	mul.f64 	%fd137, %fd136, %fd118;
	bra.uni 	BB35_22;

BB35_16:
	setp.lt.s32	%p12, %r6, 0;
	not.pred 	%p13, %p12;
	@%p13 bra 	BB35_18;
	bra.uni 	BB35_17;

BB35_17:
	mov.f64 	%fd137, 0d0000000000000000;
	bra.uni 	BB35_19;

BB35_18:
	mov.f64 	%fd137, 0d7FF0000000000000;

BB35_19:
	abs.f64 	%fd84, %fd13;
	setp.le.f64	%p14, %fd84, 0d7FF0000000000000;
	not.pred 	%p15, %p14;
	not.pred 	%p16, %p15;
	@%p16 bra 	BB35_21;
	bra.uni 	BB35_20;

BB35_20:
	add.f64 	%fd137, %fd13, %fd13;
tmp330:

BB35_21:

BB35_22:
	mov.f64 	%fd119, 0d3FF0000000000000;
	.loc	8 260 45
	sub.f64 	%fd120, %fd119, %fd137;
	ld.f32 	%f33, [%SP+0];
	cvt.ftz.f64.f32	%fd121, %f33;
	cvt.rn.ftz.f32.f64	%f34, %fd121;
	ld.f32 	%f35, [%SP+4];
	cvt.ftz.f64.f32	%fd122, %f35;
	cvt.rn.ftz.f32.f64	%f36, %fd122;
tmp331:
	.loc	8 260 183
	bra.uni	tmp332;
tmp332:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f37, %f34, %f36;
tmp333:
	.loc	8 260 183
	neg.ftz.f32 	%f38, %f37;
	cvt.ftz.f64.f32	%fd123, %f38;
	ld.f32 	%f39, [%SP+4];
	cvt.ftz.f64.f32	%fd124, %f39;
	mov.f64 	%fd125, 0dBFF0000000000000;
	mov.f64 	%fd126, %fd125;
tmp334:
	.loc	8 260 0
	bra.uni	tmp335;
tmp335:
	.loc	4 1448 3
	div.rn.f64 	%fd127, %fd126, %fd124;
tmp336:
	mov.f64 	%fd128, %fd127;
tmp337:
	.loc	8 260 163
	bra.uni	tmp338;
tmp338:
	.loc	4 1448 3
	div.rn.f64 	%fd129, %fd123, %fd128;
tmp339:
	.loc	8 260 163
	ld.f32 	%f40, [%rd2];
	cvt.ftz.f64.f32	%fd130, %f40;
	sub.f64 	%fd131, %fd129, %fd130;
	mul.f64 	%fd132, %fd120, %fd131;
	add.f64 	%fd133, %fd12, %fd132;
	cvt.rn.ftz.f32.f64	%f41, %fd133;
	st.f32 	[%rd2], %f41;
tmp340:
	.loc	8 261 2
	ret;
tmp341:
func_end35:
}

	// .globl	_Z16CuDerivModel_pasffff
.visible .func _Z16CuDerivModel_pasffff(
	.param .b32 _Z16CuDerivModel_pasffff_param_0,
	.param .b32 _Z16CuDerivModel_pasffff_param_1,
	.param .b32 _Z16CuDerivModel_pasffff_param_2,
	.param .b32 _Z16CuDerivModel_pasffff_param_3
)
{
	.local .align 4 .b8 	__local_depot36[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<5>;
	.reg .s64 	%rd<2>;


	.loc 8 262 1
func_begin36:
	.loc	8 0 0

	.loc 8 262 1

	mov.u64 	%rd1, __local_depot36;
	cvta.local.u64 	%SP, %rd1;
	ld.param.f32 	%f1, [_Z16CuDerivModel_pasffff_param_0];
	ld.param.f32 	%f2, [_Z16CuDerivModel_pasffff_param_1];
	ld.param.f32 	%f3, [_Z16CuDerivModel_pasffff_param_2];
	ld.param.f32 	%f4, [_Z16CuDerivModel_pasffff_param_3];
	st.f32 	[%SP+0], %f1;
	st.f32 	[%SP+4], %f2;
	st.f32 	[%SP+8], %f3;
	st.f32 	[%SP+12], %f4;
func_exec_begin36:
	.loc	8 264 2
tmp342:
	ret;
tmp343:
func_end36:
}

	// .globl	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_
.visible .func _Z20CuBreakpointModel_caRdRffS0_S0_fffS0_(
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_0,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_1,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_2,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_3,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_4,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_5,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_6,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_7,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_8
)
{
	.local .align 4 .b8 	__local_depot37[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<14>;
	.reg .f64 	%fd<16>;
	.reg .s64 	%rd<7>;


	.loc 8 267 1
func_begin37:
	.loc	8 0 0

	.loc 8 267 1

	mov.u64 	%rd6, __local_depot37;
	cvta.local.u64 	%SP, %rd6;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_3];
	ld.param.u64 	%rd4, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_4];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_5];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_6];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_7];
	ld.param.u64 	%rd5, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
func_exec_begin37:
	.loc	8 270 1
tmp344:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACD9E83E425B;
	ld.f32 	%f5, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f5;
	mul.f64 	%fd4, %fd2, %fd3;
	ld.f32 	%f6, [%rd3];
	cvt.ftz.f64.f32	%fd5, %f6;
	mul.f64 	%fd6, %fd4, %fd5;
	ld.f32 	%f7, [%rd4];
	cvt.ftz.f64.f32	%fd7, %f7;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f8, %fd8;
tmp345:
	.loc	8 271 1
	cvt.ftz.f64.f32	%fd9, %f8;
	mul.f64 	%fd10, %fd9, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0f430C0000;
	cvt.ftz.f64.f32	%fd11, %f9;
	mul.f64 	%fd12, %fd10, %fd11;
	cvt.rn.ftz.f32.f64	%f10, %fd12;
	st.f32 	[%rd5], %f10;
	.loc	8 272 1
	ld.f32 	%f11, [%rd5];
	cvt.ftz.f64.f32	%fd13, %f11;
	ld.f64 	%fd14, [%rd1];
	add.f64 	%fd15, %fd14, %fd13;
	st.f64 	[%rd1], %fd15;
	.loc	8 273 1
	ld.f32 	%f12, [%rd2];
	add.ftz.f32 	%f13, %f12, %f8;
	st.f32 	[%rd2], %f13;
tmp346:
	.loc	8 274 2
	ret;
tmp347:
func_end37:
}

	// .globl	_Z21CuBreakpointModel_cadRdRffS0_fS0_
.visible .func _Z21CuBreakpointModel_cadRdRffS0_fS0_(
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_0,
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_1,
	.param .b32 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_2,
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_3,
	.param .b32 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_4,
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_5
)
{
	.local .align 8 .b8 	__local_depot38[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<3>;
	.reg .s64 	%rd<6>;


	.loc 8 275 1
func_begin38:
	.loc	8 0 0

	.loc 8 275 1

	mov.u64 	%rd5, __local_depot38;
	cvta.local.u64 	%SP, %rd5;
	ld.param.u64 	%rd1, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_0];
	ld.param.u64 	%rd2, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_1];
	ld.param.f32 	%f1, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_2];
	ld.param.u64 	%rd3, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_3];
	ld.param.f32 	%f2, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_4];
	ld.param.u64 	%rd4, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_5];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	st.f32 	[%SP+16], %f1;
	st.u64 	[%SP+24], %rd3;
	st.f32 	[%SP+32], %f2;
	st.u64 	[%SP+40], %rd4;
func_exec_begin38:
	.loc	8 277 2
tmp348:
	ret;
tmp349:
func_end38:
}

	// .globl	_Z21CuBreakpointModel_kcaRdRffS0_fffff
.visible .func _Z21CuBreakpointModel_kcaRdRffS0_fffff(
	.param .b64 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_0,
	.param .b64 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_1,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_2,
	.param .b64 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_3,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_4,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_5,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_6,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_7,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_8
)
{
	.local .align 4 .b8 	__local_depot39[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .f64 	%fd<12>;
	.reg .s64 	%rd<5>;


	.loc 8 278 1
func_begin39:
	.loc	8 0 0

	.loc 8 278 1

	mov.u64 	%rd4, __local_depot39;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_0];
	ld.param.u64 	%rd2, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_1];
	ld.param.f32 	%f1, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_2];
	ld.param.u64 	%rd3, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_3];
	ld.param.f32 	%f2, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_4];
	ld.param.f32 	%f3, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_5];
	ld.param.f32 	%f4, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_6];
	ld.param.f32 	%f5, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_7];
	ld.param.f32 	%f6, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
func_exec_begin39:
	.loc	8 281 1
tmp350:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACD9E83E425B;
	ld.f32 	%f7, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f7;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f8, %fd4;
tmp351:
	.loc	8 282 1
	cvt.ftz.f64.f32	%fd5, %f8;
	mul.f64 	%fd6, %fd5, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0fC2B40000;
	cvt.ftz.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f10, %fd8;
tmp352:
	.loc	8 283 1
	cvt.ftz.f64.f32	%fd9, %f10;
	ld.f64 	%fd10, [%rd1];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd1], %fd11;
	.loc	8 284 1
	ld.f32 	%f11, [%rd2];
	add.ftz.f32 	%f12, %f11, %f8;
	st.f32 	[%rd2], %f12;
tmp353:
	.loc	8 285 2
	ret;
tmp354:
func_end39:
}

	// .globl	_Z20CuBreakpointModel_kmRdRffS0_fffff
.visible .func _Z20CuBreakpointModel_kmRdRffS0_fffff(
	.param .b64 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_0,
	.param .b64 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_1,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_2,
	.param .b64 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_3,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_4,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_5,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_6,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_7,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_8
)
{
	.local .align 4 .b8 	__local_depot40[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .f64 	%fd<12>;
	.reg .s64 	%rd<5>;


	.loc 8 286 1
func_begin40:
	.loc	8 0 0

	.loc 8 286 1

	mov.u64 	%rd4, __local_depot40;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_3];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_4];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_5];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_6];
	ld.param.f32 	%f5, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_7];
	ld.param.f32 	%f6, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
func_exec_begin40:
	.loc	8 289 1
tmp355:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACD9E83E425B;
	ld.f32 	%f7, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f7;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f8, %fd4;
tmp356:
	.loc	8 290 1
	cvt.ftz.f64.f32	%fd5, %f8;
	mul.f64 	%fd6, %fd5, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0fC2B40000;
	cvt.ftz.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f10, %fd8;
tmp357:
	.loc	8 291 1
	cvt.ftz.f64.f32	%fd9, %f10;
	ld.f64 	%fd10, [%rd1];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd1], %fd11;
	.loc	8 292 1
	ld.f32 	%f11, [%rd2];
	add.ftz.f32 	%f12, %f11, %f8;
	st.f32 	[%rd2], %f12;
tmp358:
	.loc	8 293 2
	ret;
tmp359:
func_end40:
}

	// .globl	_Z20CuBreakpointModel_kvRdRffS0_fffff
.visible .func _Z20CuBreakpointModel_kvRdRffS0_fffff(
	.param .b64 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_0,
	.param .b64 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_1,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_2,
	.param .b64 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_3,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_4,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_5,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_6,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_7,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_8
)
{
	.local .align 4 .b8 	__local_depot41[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .f64 	%fd<12>;
	.reg .s64 	%rd<5>;


	.loc 8 294 1
func_begin41:
	.loc	8 0 0

	.loc 8 294 1

	mov.u64 	%rd4, __local_depot41;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_3];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_4];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_5];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_6];
	ld.param.f32 	%f5, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_7];
	ld.param.f32 	%f6, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
func_exec_begin41:
	.loc	8 297 1
tmp360:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACD9E83E425B;
	ld.f32 	%f7, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f7;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f8, %fd4;
tmp361:
	.loc	8 298 1
	cvt.ftz.f64.f32	%fd5, %f8;
	mul.f64 	%fd6, %fd5, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0fC2B40000;
	cvt.ftz.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f10, %fd8;
tmp362:
	.loc	8 299 1
	cvt.ftz.f64.f32	%fd9, %f10;
	ld.f64 	%fd10, [%rd1];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd1], %fd11;
	.loc	8 300 1
	ld.f32 	%f11, [%rd2];
	add.ftz.f32 	%f12, %f11, %f8;
	st.f32 	[%rd2], %f12;
tmp363:
	.loc	8 301 2
	ret;
tmp364:
func_end41:
}

	// .globl	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff
.visible .func _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff(
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_0,
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_1,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_2,
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_3,
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_4,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_5,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_6,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_7,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_8,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_9,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_10,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_11,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_12,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_13,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_14,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_15,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_16
)
{
	.local .align 4 .b8 	__local_depot42[44];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<23>;
	.reg .f64 	%fd<18>;
	.reg .s64 	%rd<6>;


	.loc 8 302 1
func_begin42:
	.loc	8 0 0

	.loc 8 302 1

	mov.u64 	%rd5, __local_depot42;
	cvta.local.u64 	%SP, %rd5;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_3];
	ld.param.u64 	%rd4, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_4];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_5];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_6];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_7];
	ld.param.f32 	%f5, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_8];
	ld.param.f32 	%f6, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_9];
	ld.param.f32 	%f7, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_10];
	ld.param.f32 	%f8, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_11];
	ld.param.f32 	%f9, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_12];
	ld.param.f32 	%f10, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_13];
	ld.param.f32 	%f11, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_14];
	ld.param.f32 	%f12, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_15];
	ld.param.f32 	%f13, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_16];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
	st.f32 	[%SP+16], %f7;
	st.f32 	[%SP+20], %f8;
	st.f32 	[%SP+24], %f9;
	st.f32 	[%SP+28], %f10;
	st.f32 	[%SP+32], %f11;
	st.f32 	[%SP+36], %f12;
	st.f32 	[%SP+40], %f13;
func_exec_begin42:
	.loc	8 305 1
tmp365:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACD9E83E425B;
	ld.f32 	%f14, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f14;
	mul.f64 	%fd4, %fd2, %fd3;
	ld.f32 	%f15, [%rd3];
	cvt.ftz.f64.f32	%fd5, %f15;
	mul.f64 	%fd6, %fd4, %fd5;
	ld.f32 	%f16, [%rd3];
	cvt.ftz.f64.f32	%fd7, %f16;
	mul.f64 	%fd8, %fd6, %fd7;
	ld.f32 	%f17, [%rd4];
	cvt.ftz.f64.f32	%fd9, %f17;
	mul.f64 	%fd10, %fd8, %fd9;
	cvt.rn.ftz.f32.f64	%f18, %fd10;
tmp366:
	.loc	8 306 1
	cvt.ftz.f64.f32	%fd11, %f18;
	mul.f64 	%fd12, %fd11, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f19, %f1, 0f42700000;
	cvt.ftz.f64.f32	%fd13, %f19;
	mul.f64 	%fd14, %fd12, %fd13;
	cvt.rn.ftz.f32.f64	%f20, %fd14;
tmp367:
	.loc	8 307 1
	cvt.ftz.f64.f32	%fd15, %f20;
	ld.f64 	%fd16, [%rd1];
	add.f64 	%fd17, %fd16, %fd15;
	st.f64 	[%rd1], %fd17;
	.loc	8 308 1
	ld.f32 	%f21, [%rd2];
	add.ftz.f32 	%f22, %f21, %f18;
	st.f32 	[%rd2], %f22;
tmp368:
	.loc	8 309 2
	ret;
tmp369:
func_end42:
}

	// .globl	_Z21CuBreakpointModel_pasRdRffff
.visible .func _Z21CuBreakpointModel_pasRdRffff(
	.param .b64 _Z21CuBreakpointModel_pasRdRffff_param_0,
	.param .b64 _Z21CuBreakpointModel_pasRdRffff_param_1,
	.param .b32 _Z21CuBreakpointModel_pasRdRffff_param_2,
	.param .b32 _Z21CuBreakpointModel_pasRdRffff_param_3,
	.param .b32 _Z21CuBreakpointModel_pasRdRffff_param_4
)
{
	.reg .f32 	%f<8>;
	.reg .f64 	%fd<4>;
	.reg .s64 	%rd<3>;


	.loc 8 310 1
func_begin43:
	.loc	8 0 0

	.loc 8 310 1

	ld.param.u64 	%rd1, [_Z21CuBreakpointModel_pasRdRffff_param_0];
	ld.param.u64 	%rd2, [_Z21CuBreakpointModel_pasRdRffff_param_1];
	ld.param.f32 	%f1, [_Z21CuBreakpointModel_pasRdRffff_param_2];
	ld.param.f32 	%f2, [_Z21CuBreakpointModel_pasRdRffff_param_3];
	ld.param.f32 	%f3, [_Z21CuBreakpointModel_pasRdRffff_param_4];
func_exec_begin43:
	.loc	8 313 1
tmp370:
	sub.ftz.f32 	%f4, %f1, %f3;
	mul.ftz.f32 	%f5, %f2, %f4;
tmp371:
	.loc	8 314 1
	cvt.ftz.f64.f32	%fd1, %f5;
	ld.f64 	%fd2, [%rd1];
	add.f64 	%fd3, %fd2, %fd1;
	st.f64 	[%rd1], %fd3;
	.loc	8 315 1
	ld.f32 	%f6, [%rd2];
	add.ftz.f32 	%f7, %f6, %f2;
	st.f32 	[%rd2], %f7;
tmp372:
	.loc	8 316 2
	ret;
tmp373:
func_end43:
}

	// .globl	_Z8BeforeLU4HMatPdS0_t
.visible .func _Z8BeforeLU4HMatPdS0_t(
	.param .align 8 .b8 _Z8BeforeLU4HMatPdS0_t_param_0[208],
	.param .b64 _Z8BeforeLU4HMatPdS0_t_param_1,
	.param .b64 _Z8BeforeLU4HMatPdS0_t_param_2,
	.param .b32 _Z8BeforeLU4HMatPdS0_t_param_3
)
{
	.local .align 8 .b8 	__local_depot44[208];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .s16 	%rs<46>;
	.reg .s32 	%r<62>;
	.reg .f64 	%fd<41>;
	.reg .s64 	%rd<141>;


	.loc 1 179 1
func_begin44:
	.loc	1 0 0

	.loc 1 179 1

	mov.u64 	%rd140, __local_depot44;
	cvta.local.u64 	%SP, %rd140;
	ld.param.u64 	%rd3, [_Z8BeforeLU4HMatPdS0_t_param_1];
	ld.param.u64 	%rd4, [_Z8BeforeLU4HMatPdS0_t_param_2];
	ld.param.u16 	%rs20, [_Z8BeforeLU4HMatPdS0_t_param_3];
	mov.u64 	%rd1, _Z8BeforeLU4HMatPdS0_t_param_0;
	mov.u32 	%r61, 0;
	add.u64 	%rd2, %SP, 0;

BB44_1:
	cvt.s64.s32	%rd5, %r61;
	shl.b64 	%rd6, %rd5, 3;
	add.s64 	%rd7, %rd1, %rd6;
	ld.local.u64 	%rd8, [%rd7];
	cvt.s64.s32	%rd9, %r61;
	shl.b64 	%rd10, %rd9, 3;
	add.s64 	%rd11, %rd2, %rd10;
	st.u64 	[%rd11], %rd8;
	add.s32 	%r61, %r61, 1;
	setp.lt.u32	%p1, %r61, 26;
	@%p1 bra 	BB44_1;
	bra.uni 	BB44_2;

BB44_2:
func_exec_begin44:
	.loc	1 181 1
tmp374:
	mov.u32 	%r4, %tid.x;
	cvt.u16.u32	%rs1, %r4;
tmp375:
	.loc	1 184 1
	mov.u64 	%rd12, cCompByLevel32;
	cvta.const.u64 	%rd13, %rd12;
	ld.u16 	%rs21, [%rd13+4];
	.loc	1 185 1
	mov.u64 	%rd14, cLRelStarts;
	cvta.const.u64 	%rd15, %rd14;
	ld.u16 	%rs22, [%rd15];
	mov.b16 	%rs23, %rs22;
tmp376:
	.loc	1 186 1
	mov.u64 	%rd16, cLRelEnds;
	cvta.const.u64 	%rd17, %rd16;
	ld.u16 	%rs24, [%rd17];
	mov.u16 	%rs25, 0;
	.loc	1 187 6
tmp377:
	mov.b16 	%rs41, %rs25;
tmp378:

BB44_3:
	.loc	1 187 1
	cvt.u32.u16	%r5, %rs41;
	cvt.u32.u16	%r6, %rs20;
	setp.le.s32	%p2, %r5, %r6;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB44_24;
	bra.uni 	BB44_4;

BB44_4:
	.loc	1 189 6
tmp379:
	cvt.u64.u16	%rd18, %rs41;
	mov.u64 	%rd19, cLRelStarts;
	cvta.const.u64 	%rd20, %rd19;
	shl.b64 	%rd21, %rd18, 1;
	add.s64 	%rd22, %rd20, %rd21;
	ld.u16 	%rs26, [%rd22];
	mov.b16 	%rs42, %rs26;
tmp380:

BB44_5:
	.loc	1 189 1
	cvt.u32.u16	%r7, %rs42;
	cvt.u64.u16	%rd23, %rs41;
	mov.u64 	%rd24, cLRelEnds;
	cvta.const.u64 	%rd25, %rd24;
	shl.b64 	%rd26, %rd23, 1;
	add.s64 	%rd27, %rd25, %rd26;
	ld.u16 	%rs27, [%rd27];
	cvt.u32.u16	%r8, %rs27;
	setp.le.s32	%p4, %r7, %r8;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB44_12;
	bra.uni 	BB44_6;

BB44_6:
	.loc	1 191 1
tmp381:
	cvt.u32.u16	%r39, %rs42;
	mul.lo.s32 	%r40, %r39, 32;
	cvt.u32.u16	%r41, %rs1;
	add.s32 	%r42, %r40, %r41;
	cvt.s64.s32	%rd91, %r42;
	shl.b64 	%rd92, %rd91, 1;
	mov.u64 	%rd93, cCompByLevel32;
	cvta.const.u64 	%rd94, %rd93;
	add.s64 	%rd95, %rd94, %rd92;
	ld.u16 	%rs38, [%rd95];
	cvt.u32.u16	%r43, %rs38;
	sub.s32 	%r44, %r43, 1;
	cvt.u16.u32	%rs6, %r44;
tmp382:
	.loc	1 192 6
	cvt.u64.u16	%rd96, %rs6;
	shl.b64 	%rd97, %rd96, 1;
	mov.u64 	%rd98, cSegStartI;
	cvta.const.u64 	%rd99, %rd98;
	add.s64 	%rd100, %rd99, %rd97;
	ld.u16 	%rs39, [%rd100];
	cvt.u32.u16	%r45, %rs39;
	sub.s32 	%r46, %r45, 1;
	cvt.u16.u32	%rs43, %r46;
tmp383:

BB44_7:
	.loc	1 192 1
	cvt.u32.u16	%r47, %rs43;
	cvt.u64.u16	%rd101, %rs6;
	mov.u64 	%rd102, cSegEndI;
	cvta.const.u64 	%rd103, %rd102;
	shl.b64 	%rd104, %rd101, 1;
	add.s64 	%rd105, %rd103, %rd104;
	ld.u16 	%rs40, [%rd105];
	cvt.u32.u16	%r48, %rs40;
	setp.lt.s32	%p12, %r47, %r48;
	not.pred 	%p13, %p12;
	@%p13 bra 	BB44_10;
	bra.uni 	BB44_8;

BB44_8:
	.loc	1 193 1
tmp384:
	cvt.u32.u16	%r49, %rs43;
	sub.s32 	%r50, %r49, 1;
	cvt.s64.s32	%rd106, %r50;
	shl.b64 	%rd107, %rd106, 3;
	add.s64 	%rd108, %rd3, %rd107;
	ld.f64 	%fd21, [%rd108];
	mov.f64 	%fd22, %fd21;
tmp385:
	.loc	1 195 1
	cvt.u64.u16	%rd109, %rs43;
	shl.b64 	%rd110, %rd109, 3;
	add.s64 	%rd111, %rd3, %rd110;
	ld.f64 	%fd23, [%rd111];
	cvt.u32.u16	%r51, %rs43;
	sub.s32 	%r52, %r51, 1;
	mov.u64 	%rd112, cE;
	cvta.const.u64 	%rd113, %rd112;
	cvt.s64.s32	%rd114, %r52;
	shl.b64 	%rd115, %rd114, 3;
	add.s64 	%rd116, %rd113, %rd115;
	ld.f64 	%fd24, [%rd116];
	cvt.u32.u16	%r53, %rs43;
	sub.s32 	%r54, %r53, 1;
	mov.u64 	%rd117, cF;
	cvta.const.u64 	%rd118, %rd117;
	cvt.s64.s32	%rd119, %r54;
	shl.b64 	%rd120, %rd119, 3;
	add.s64 	%rd121, %rd118, %rd120;
	ld.f64 	%fd25, [%rd121];
	mov.f64 	%fd26, %fd25;
tmp386:
	mov.f64 	%fd27, %fd22;
tmp387:
	.loc	1 195 171
	bra.uni	tmp388;
tmp388:
	.loc	4 1448 3
	div.rn.f64 	%fd28, %fd26, %fd27;
tmp389:
	.loc	1 195 171
	mul.f64 	%fd29, %fd24, %fd28;
	sub.f64 	%fd30, %fd23, %fd29;
	cvt.u64.u16	%rd122, %rs43;
	shl.b64 	%rd123, %rd122, 3;
	add.s64 	%rd124, %rd3, %rd123;
	st.f64 	[%rd124], %fd30;
	.loc	1 196 1
	cvt.u32.u16	%r55, %rs43;
	sub.s32 	%r56, %r55, 1;
	cvt.s64.s32	%rd125, %r56;
	shl.b64 	%rd126, %rd125, 3;
	add.s64 	%rd127, %rd3, %rd126;
	ld.f64 	%fd31, [%rd127];
	mov.f64 	%fd32, %fd31;
tmp390:
	.loc	1 197 1
	cvt.u32.u16	%r57, %rs43;
	sub.s32 	%r58, %r57, 1;
	cvt.s64.s32	%rd128, %r58;
	shl.b64 	%rd129, %rd128, 3;
	add.s64 	%rd130, %rd4, %rd129;
	ld.f64 	%fd33, [%rd130];
	mov.f64 	%fd34, %fd33;
tmp391:
	.loc	1 198 1
	cvt.u64.u16	%rd131, %rs43;
	shl.b64 	%rd132, %rd131, 3;
	add.s64 	%rd133, %rd4, %rd132;
	ld.f64 	%fd35, [%rd133];
	cvt.u32.u16	%r59, %rs43;
	sub.s32 	%r60, %r59, 1;
	cvt.s64.s32	%rd134, %r60;
	shl.b64 	%rd135, %rd134, 3;
	add.s64 	%rd136, %rd113, %rd135;
	ld.f64 	%fd36, [%rd136];
	mul.f64 	%fd37, %fd34, %fd36;
tmp392:
	mov.f64 	%fd38, %fd32;
tmp393:
	.loc	1 198 108
	bra.uni	tmp394;
tmp394:
	.loc	4 1448 3
	div.rn.f64 	%fd39, %fd37, %fd38;
tmp395:
	.loc	1 198 108
	sub.f64 	%fd40, %fd35, %fd39;
	cvt.u64.u16	%rd137, %rs43;
	shl.b64 	%rd138, %rd137, 3;
	add.s64 	%rd139, %rd4, %rd138;
	st.f64 	[%rd139], %fd40;
tmp396:

	.loc	1 192 0
	add.s16 	%rs43, %rs43, 1;
tmp397:
	bra.uni 	BB44_7;
tmp398:

BB44_10:

	.loc	1 189 247
	add.s16 	%rs42, %rs42, 1;
tmp399:
	bra.uni 	BB44_5;
tmp400:

BB44_12:
	.loc	1 201 1
	cvt.u32.u16	%r9, %rs41;
	cvt.u32.u16	%r10, %rs20;
	setp.lt.s32	%p6, %r9, %r10;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB44_22;
	bra.uni 	BB44_13;

BB44_13:
	.loc	1 202 6
tmp401:
	cvt.u64.u16	%rd28, %rs41;
	mov.u64 	%rd29, cFLRelStarts;
	cvta.const.u64 	%rd30, %rd29;
	shl.b64 	%rd31, %rd28, 1;
	add.s64 	%rd32, %rd30, %rd31;
	ld.u16 	%rs28, [%rd32];
	mov.b16 	%rs44, %rs28;
tmp402:

BB44_14:
	.loc	1 202 1
	cvt.u32.u16	%r11, %rs44;
	cvt.u64.u16	%rd33, %rs41;
	mov.u64 	%rd34, cFLRelEnds;
	cvta.const.u64 	%rd35, %rd34;
	shl.b64 	%rd36, %rd33, 1;
	add.s64 	%rd37, %rd35, %rd36;
	ld.u16 	%rs29, [%rd37];
	cvt.u32.u16	%r12, %rs29;
	setp.le.s32	%p8, %r11, %r12;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB44_21;
	bra.uni 	BB44_15;

BB44_15:
	.loc	1 203 1
tmp403:
	cvt.u32.u16	%r13, %rs44;
	mul.lo.s32 	%r14, %r13, 32;
	cvt.u32.u16	%r15, %rs1;
	add.s32 	%r16, %r14, %r15;
	cvt.s64.s32	%rd38, %r16;
	shl.b64 	%rd39, %rd38, 1;
	mov.u64 	%rd40, cCompByFLevel32;
	cvta.const.u64 	%rd41, %rd40;
	add.s64 	%rd42, %rd41, %rd39;
	ld.u16 	%rs30, [%rd42];
	cvt.u32.u16	%r17, %rs30;
	sub.s32 	%r18, %r17, 1;
	cvt.u16.u32	%rs31, %r18;
tmp404:
	.loc	1 204 1
	cvt.u64.u16	%rd43, %rs31;
	shl.b64 	%rd44, %rd43, 1;
	mov.u64 	%rd45, cFathers;
	cvta.const.u64 	%rd46, %rd45;
	add.s64 	%rd47, %rd46, %rd44;
	ld.u16 	%rs32, [%rd47];
	cvt.u32.u16	%r19, %rs32;
	sub.s32 	%r20, %r19, 1;
	cvt.u16.u32	%rs13, %r20;
tmp405:
	.loc	1 205 1
	cvt.u64.u16	%rd48, %rs31;
	shl.b64 	%rd49, %rd48, 1;
	mov.u64 	%rd50, cRelStarts;
	cvta.const.u64 	%rd51, %rd50;
	add.s64 	%rd52, %rd51, %rd49;
	ld.u16 	%rs33, [%rd52];
	mov.b16 	%rs34, %rs33;
tmp406:
	.loc	1 206 1
	cvt.u64.u16	%rd53, %rs31;
	shl.b64 	%rd54, %rd53, 1;
	mov.u64 	%rd55, cRelEnds;
	cvta.const.u64 	%rd56, %rd55;
	add.s64 	%rd57, %rd56, %rd54;
	ld.u16 	%rs35, [%rd57];
	mov.b16 	%rs14, %rs35;
tmp407:
	.loc	1 207 6
	mov.b16 	%rs45, %rs34;
tmp408:

BB44_16:
	.loc	1 207 1
	cvt.u32.u16	%r21, %rs45;
	cvt.u32.u16	%r22, %rs14;
	setp.le.s32	%p10, %r21, %r22;
	not.pred 	%p11, %p10;
	@%p11 bra 	BB44_19;
	bra.uni 	BB44_17;

BB44_17:
	.loc	1 208 1
tmp409:
	cvt.u32.u16	%r23, %rs45;
	sub.s32 	%r24, %r23, 1;
	mov.u64 	%rd58, cRelVec;
	cvta.const.u64 	%rd59, %rd58;
	cvt.s64.s32	%rd60, %r24;
	shl.b64 	%rd61, %rd60, 1;
	add.s64 	%rd62, %rd59, %rd61;
	ld.u16 	%rs36, [%rd62];
	cvt.u32.u16	%r25, %rs36;
	sub.s32 	%r26, %r25, 1;
	cvt.u16.u32	%rs37, %r26;
tmp410:
	.loc	1 209 1
	cvt.u32.u16	%r27, %rs37;
	sub.s32 	%r28, %r27, 1;
	cvt.s64.s32	%rd63, %r28;
	shl.b64 	%rd64, %rd63, 3;
	add.s64 	%rd65, %rd3, %rd64;
	ld.f64 	%fd1, [%rd65];
	mov.f64 	%fd2, %fd1;
tmp411:
	.loc	1 210 1
	cvt.u32.u16	%r29, %rs37;
	sub.s32 	%r30, %r29, 1;
	cvt.s64.s32	%rd66, %r30;
	shl.b64 	%rd67, %rd66, 3;
	mov.u64 	%rd68, cE;
	cvta.const.u64 	%rd69, %rd68;
	add.s64 	%rd70, %rd69, %rd67;
	ld.f64 	%fd3, [%rd70];
	cvt.u32.u16	%r31, %rs37;
	sub.s32 	%r32, %r31, 1;
	cvt.s64.s32	%rd71, %r32;
	shl.b64 	%rd72, %rd71, 3;
	mov.u64 	%rd73, cF;
	cvta.const.u64 	%rd74, %rd73;
	add.s64 	%rd75, %rd74, %rd72;
	ld.f64 	%fd4, [%rd75];
	mov.f64 	%fd5, %fd4;
tmp412:
	mov.f64 	%fd6, %fd2;
tmp413:
	.loc	1 210 126
	bra.uni	tmp414;
tmp414:
	.loc	4 1448 3
	div.rn.f64 	%fd7, %fd5, %fd6;
tmp415:
	.loc	1 210 126
	mul.f64 	%fd8, %fd3, %fd7;
	cvt.u64.u16	%rd76, %rs13;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd78, %rd3, %rd77;
	ld.f64 	%fd9, [%rd78];
	sub.f64 	%fd10, %fd9, %fd8;
	st.f64 	[%rd78], %fd10;
	.loc	1 211 1
	cvt.u32.u16	%r33, %rs37;
	sub.s32 	%r34, %r33, 1;
	cvt.s64.s32	%rd79, %r34;
	shl.b64 	%rd80, %rd79, 3;
	add.s64 	%rd81, %rd3, %rd80;
	ld.f64 	%fd11, [%rd81];
	mov.f64 	%fd12, %fd11;
tmp416:
	.loc	1 212 1
	cvt.u32.u16	%r35, %rs37;
	sub.s32 	%r36, %r35, 1;
	cvt.s64.s32	%rd82, %r36;
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd84, %rd4, %rd83;
	ld.f64 	%fd13, [%rd84];
	mov.f64 	%fd14, %fd13;
tmp417:
	.loc	1 213 1
	cvt.u32.u16	%r37, %rs37;
	sub.s32 	%r38, %r37, 1;
	cvt.s64.s32	%rd85, %r38;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd69, %rd86;
	ld.f64 	%fd15, [%rd87];
	mul.f64 	%fd16, %fd14, %fd15;
tmp418:
	mov.f64 	%fd17, %fd12;
tmp419:
	.loc	1 213 63
	bra.uni	tmp420;
tmp420:
	.loc	4 1448 3
	div.rn.f64 	%fd18, %fd16, %fd17;
tmp421:
	.loc	1 213 63
	cvt.u64.u16	%rd88, %rs13;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd90, %rd4, %rd89;
	ld.f64 	%fd19, [%rd90];
	sub.f64 	%fd20, %fd19, %fd18;
	st.f64 	[%rd90], %fd20;
tmp422:

	.loc	1 207 187
	add.s16 	%rs45, %rs45, 1;
tmp423:
	bra.uni 	BB44_16;
tmp424:

BB44_19:

	.loc	1 202 249
	add.s16 	%rs44, %rs44, 1;
tmp425:
	bra.uni 	BB44_14;
tmp426:

BB44_21:

BB44_22:

	.loc	1 187 148
	add.s16 	%rs41, %rs41, 1;
tmp427:
	bra.uni 	BB44_3;
tmp428:

BB44_24:
	.loc	1 218 2
	ret;
tmp429:
func_end44:
}

	// .globl	_Z5BkSub4HMatPdS0_S0_S0_t
.visible .func _Z5BkSub4HMatPdS0_S0_S0_t(
	.param .align 8 .b8 _Z5BkSub4HMatPdS0_S0_S0_t_param_0[208],
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_1,
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_2,
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_3,
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_4,
	.param .b32 _Z5BkSub4HMatPdS0_S0_S0_t_param_5
)
{
	.local .align 8 .b8 	__local_depot45[208];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .s16 	%rs<61>;
	.reg .f32 	%f<66>;
	.reg .s32 	%r<123>;
	.reg .f64 	%fd<261>;
	.reg .s64 	%rd<573>;


	.loc 1 221 1
func_begin45:
	.loc	1 0 0

	.loc 1 221 1

	mov.u64 	%rd572, __local_depot45;
	cvta.local.u64 	%SP, %rd572;
	ld.param.u64 	%rd5, [_Z5BkSub4HMatPdS0_S0_S0_t_param_3];
	ld.param.u64 	%rd6, [_Z5BkSub4HMatPdS0_S0_S0_t_param_4];
	ld.param.u16 	%rs17, [_Z5BkSub4HMatPdS0_S0_S0_t_param_5];
	mov.u64 	%rd1, _Z5BkSub4HMatPdS0_S0_S0_t_param_0;
	mov.u32 	%r122, 0;
	add.u64 	%rd2, %SP, 0;

BB45_1:
	cvt.s64.s32	%rd7, %r122;
	shl.b64 	%rd8, %rd7, 3;
	add.s64 	%rd9, %rd1, %rd8;
	ld.local.u64 	%rd10, [%rd9];
	cvt.s64.s32	%rd11, %r122;
	shl.b64 	%rd12, %rd11, 3;
	add.s64 	%rd13, %rd2, %rd12;
	st.u64 	[%rd13], %rd10;
	add.s32 	%r122, %r122, 1;
	setp.lt.u32	%p1, %r122, 26;
	@%p1 bra 	BB45_1;
	bra.uni 	BB45_2;

BB45_2:
func_exec_begin45:
	.loc	1 225 1
tmp430:
	mov.u32 	%r4, %tid.x;
	cvt.u16.u32	%rs1, %r4;
tmp431:
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r5, 32;
	cvt.u16.u32	%rs2, %r6;
tmp432:
	mov.u32 	%r7, %tid.x;
	add.s32 	%r8, %r7, 64;
	cvt.u16.u32	%rs3, %r8;
tmp433:
	mov.u32 	%r9, %tid.x;
	add.s32 	%r10, %r9, 96;
	cvt.u16.u32	%rs4, %r10;
tmp434:
	mov.u32 	%r11, %tid.x;
	add.s32 	%r12, %r11, 128;
	cvt.u16.u32	%rs5, %r12;
tmp435:
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, 160;
	cvt.u16.u32	%rs6, %r14;
tmp436:
	mov.u32 	%r15, %tid.x;
	add.s32 	%r16, %r15, 192;
	cvt.u16.u32	%rs7, %r16;
tmp437:
	mov.u32 	%r17, %tid.x;
	add.s32 	%r18, %r17, 224;
	cvt.u16.u32	%rs8, %r18;
tmp438:
	mov.u32 	%r19, %tid.x;
	add.s32 	%r20, %r19, 256;
	cvt.u16.u32	%rs9, %r20;
tmp439:
	mov.u32 	%r21, %tid.x;
	add.s32 	%r22, %r21, 288;
	cvt.u16.u32	%rs10, %r22;
tmp440:
	mov.u32 	%r23, %tid.x;
	add.s32 	%r24, %r23, 320;
	cvt.u16.u32	%rs11, %r24;
tmp441:
	mov.u32 	%r25, %tid.x;
	add.s32 	%r26, %r25, 352;
	cvt.u16.u32	%rs12, %r26;
tmp442:
	mov.u32 	%r27, %tid.x;
	add.s32 	%r28, %r27, 384;
	cvt.u16.u32	%rs13, %r28;
tmp443:
	.loc	1 228 1
	mov.u64 	%rd3, %rd6;
	.loc	1 229 1
	mov.u64 	%rd4, %rd5;
	.loc	1 232 1
	cvt.u64.u16	%rd14, %rs1;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd16, %rd3, %rd15;
	ld.f64 	%fd1, [%rd16];
	cvt.u64.u16	%rd17, %rs1;
	shl.b64 	%rd18, %rd17, 3;
	add.s64 	%rd19, %rd4, %rd18;
	ld.f64 	%fd2, [%rd19];
	mov.f64 	%fd3, %fd1;
tmp444:
	mov.f64 	%fd4, %fd2;
tmp445:
	.loc	1 232 63
	bra.uni	tmp446;
tmp446:
	.loc	4 1448 3
	div.rn.f64 	%fd5, %fd3, %fd4;
tmp447:
	.loc	1 232 63
	cvt.u64.u16	%rd20, %rs1;
	shl.b64 	%rd21, %rd20, 3;
	add.s64 	%rd22, %rd3, %rd21;
	st.f64 	[%rd22], %fd5;
	.loc	1 232 1
	cvt.u64.u16	%rd23, %rs1;
	mov.u64 	%rd24, cF;
	cvta.const.u64 	%rd25, %rd24;
	shl.b64 	%rd26, %rd23, 3;
	add.s64 	%rd27, %rd25, %rd26;
	ld.f64 	%fd6, [%rd27];
	neg.f64 	%fd7, %fd6;
	cvt.u64.u16	%rd28, %rs1;
	shl.b64 	%rd29, %rd28, 3;
	add.s64 	%rd30, %rd4, %rd29;
tmp448:
	ld.f64 	%fd8, [%rd30];
	mov.f64 	%fd9, %fd8;
tmp449:
	.loc	1 232 63
	bra.uni	tmp450;
tmp450:
	.loc	4 1448 3
	div.rn.f64 	%fd10, %fd7, %fd9;
tmp451:
	.loc	1 232 63
	cvt.u64.u16	%rd31, %rs1;
	shl.b64 	%rd32, %rd31, 3;
	add.s64 	%rd33, %rd4, %rd32;
	st.f64 	[%rd33], %fd10;
	.loc	1 232 1
	cvt.u64.u16	%rd34, %rs2;
	shl.b64 	%rd35, %rd34, 3;
	add.s64 	%rd36, %rd3, %rd35;
	ld.f64 	%fd11, [%rd36];
	cvt.u64.u16	%rd37, %rs2;
	shl.b64 	%rd38, %rd37, 3;
	add.s64 	%rd39, %rd4, %rd38;
	ld.f64 	%fd12, [%rd39];
	mov.f64 	%fd13, %fd11;
tmp452:
	mov.f64 	%fd14, %fd12;
tmp453:
	.loc	1 232 63
	bra.uni	tmp454;
tmp454:
	.loc	4 1448 3
	div.rn.f64 	%fd15, %fd13, %fd14;
tmp455:
	.loc	1 232 63
	cvt.u64.u16	%rd40, %rs2;
	shl.b64 	%rd41, %rd40, 3;
	add.s64 	%rd42, %rd3, %rd41;
	st.f64 	[%rd42], %fd15;
	.loc	1 232 1
	cvt.u64.u16	%rd43, %rs2;
	shl.b64 	%rd44, %rd43, 3;
	add.s64 	%rd45, %rd25, %rd44;
	ld.f64 	%fd16, [%rd45];
	neg.f64 	%fd17, %fd16;
	cvt.u64.u16	%rd46, %rs2;
	shl.b64 	%rd47, %rd46, 3;
	add.s64 	%rd48, %rd4, %rd47;
tmp456:
	ld.f64 	%fd18, [%rd48];
	mov.f64 	%fd19, %fd18;
tmp457:
	.loc	1 232 63
	bra.uni	tmp458;
tmp458:
	.loc	4 1448 3
	div.rn.f64 	%fd20, %fd17, %fd19;
tmp459:
	.loc	1 232 63
	cvt.u64.u16	%rd49, %rs2;
	shl.b64 	%rd50, %rd49, 3;
	add.s64 	%rd51, %rd4, %rd50;
	st.f64 	[%rd51], %fd20;
	.loc	1 232 1
	cvt.u64.u16	%rd52, %rs3;
	shl.b64 	%rd53, %rd52, 3;
	add.s64 	%rd54, %rd3, %rd53;
	ld.f64 	%fd21, [%rd54];
	cvt.u64.u16	%rd55, %rs3;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd4, %rd56;
	ld.f64 	%fd22, [%rd57];
	mov.f64 	%fd23, %fd21;
tmp460:
	mov.f64 	%fd24, %fd22;
tmp461:
	.loc	1 232 64
	bra.uni	tmp462;
tmp462:
	.loc	4 1448 3
	div.rn.f64 	%fd25, %fd23, %fd24;
tmp463:
	.loc	1 232 64
	cvt.u64.u16	%rd58, %rs3;
	shl.b64 	%rd59, %rd58, 3;
	add.s64 	%rd60, %rd3, %rd59;
	st.f64 	[%rd60], %fd25;
	.loc	1 232 1
	cvt.u64.u16	%rd61, %rs3;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd25, %rd62;
	ld.f64 	%fd26, [%rd63];
	neg.f64 	%fd27, %fd26;
	cvt.u64.u16	%rd64, %rs3;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd66, %rd4, %rd65;
tmp464:
	ld.f64 	%fd28, [%rd66];
	mov.f64 	%fd29, %fd28;
tmp465:
	.loc	1 232 64
	bra.uni	tmp466;
tmp466:
	.loc	4 1448 3
	div.rn.f64 	%fd30, %fd27, %fd29;
tmp467:
	.loc	1 232 64
	cvt.u64.u16	%rd67, %rs3;
	shl.b64 	%rd68, %rd67, 3;
	add.s64 	%rd69, %rd4, %rd68;
	st.f64 	[%rd69], %fd30;
	.loc	1 232 1
	cvt.u64.u16	%rd70, %rs4;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd3, %rd71;
	ld.f64 	%fd31, [%rd72];
	cvt.u64.u16	%rd73, %rs4;
	shl.b64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd4, %rd74;
	ld.f64 	%fd32, [%rd75];
	mov.f64 	%fd33, %fd31;
tmp468:
	mov.f64 	%fd34, %fd32;
tmp469:
	.loc	1 232 64
	bra.uni	tmp470;
tmp470:
	.loc	4 1448 3
	div.rn.f64 	%fd35, %fd33, %fd34;
tmp471:
	.loc	1 232 64
	cvt.u64.u16	%rd76, %rs4;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd78, %rd3, %rd77;
	st.f64 	[%rd78], %fd35;
	.loc	1 232 1
	cvt.u64.u16	%rd79, %rs4;
	shl.b64 	%rd80, %rd79, 3;
	add.s64 	%rd81, %rd25, %rd80;
	ld.f64 	%fd36, [%rd81];
	neg.f64 	%fd37, %fd36;
	cvt.u64.u16	%rd82, %rs4;
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd84, %rd4, %rd83;
tmp472:
	ld.f64 	%fd38, [%rd84];
	mov.f64 	%fd39, %fd38;
tmp473:
	.loc	1 232 64
	bra.uni	tmp474;
tmp474:
	.loc	4 1448 3
	div.rn.f64 	%fd40, %fd37, %fd39;
tmp475:
	.loc	1 232 64
	cvt.u64.u16	%rd85, %rs4;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd4, %rd86;
	st.f64 	[%rd87], %fd40;
	.loc	1 232 1
	cvt.u64.u16	%rd88, %rs5;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd90, %rd3, %rd89;
	ld.f64 	%fd41, [%rd90];
	cvt.u64.u16	%rd91, %rs5;
	shl.b64 	%rd92, %rd91, 3;
	add.s64 	%rd93, %rd4, %rd92;
	ld.f64 	%fd42, [%rd93];
	mov.f64 	%fd43, %fd41;
tmp476:
	mov.f64 	%fd44, %fd42;
tmp477:
	.loc	1 232 64
	bra.uni	tmp478;
tmp478:
	.loc	4 1448 3
	div.rn.f64 	%fd45, %fd43, %fd44;
tmp479:
	.loc	1 232 64
	cvt.u64.u16	%rd94, %rs5;
	shl.b64 	%rd95, %rd94, 3;
	add.s64 	%rd96, %rd3, %rd95;
	st.f64 	[%rd96], %fd45;
	.loc	1 232 1
	cvt.u64.u16	%rd97, %rs5;
	shl.b64 	%rd98, %rd97, 3;
	add.s64 	%rd99, %rd25, %rd98;
	ld.f64 	%fd46, [%rd99];
	neg.f64 	%fd47, %fd46;
	cvt.u64.u16	%rd100, %rs5;
	shl.b64 	%rd101, %rd100, 3;
	add.s64 	%rd102, %rd4, %rd101;
tmp480:
	ld.f64 	%fd48, [%rd102];
	mov.f64 	%fd49, %fd48;
tmp481:
	.loc	1 232 64
	bra.uni	tmp482;
tmp482:
	.loc	4 1448 3
	div.rn.f64 	%fd50, %fd47, %fd49;
tmp483:
	.loc	1 232 64
	cvt.u64.u16	%rd103, %rs5;
	shl.b64 	%rd104, %rd103, 3;
	add.s64 	%rd105, %rd4, %rd104;
	st.f64 	[%rd105], %fd50;
	.loc	1 232 1
	cvt.u64.u16	%rd106, %rs6;
	shl.b64 	%rd107, %rd106, 3;
	add.s64 	%rd108, %rd3, %rd107;
	ld.f64 	%fd51, [%rd108];
	cvt.u64.u16	%rd109, %rs6;
	shl.b64 	%rd110, %rd109, 3;
	add.s64 	%rd111, %rd4, %rd110;
	ld.f64 	%fd52, [%rd111];
	mov.f64 	%fd53, %fd51;
tmp484:
	mov.f64 	%fd54, %fd52;
tmp485:
	.loc	1 232 64
	bra.uni	tmp486;
tmp486:
	.loc	4 1448 3
	div.rn.f64 	%fd55, %fd53, %fd54;
tmp487:
	.loc	1 232 64
	cvt.u64.u16	%rd112, %rs6;
	shl.b64 	%rd113, %rd112, 3;
	add.s64 	%rd114, %rd3, %rd113;
	st.f64 	[%rd114], %fd55;
	.loc	1 232 1
	cvt.u64.u16	%rd115, %rs6;
	shl.b64 	%rd116, %rd115, 3;
	add.s64 	%rd117, %rd25, %rd116;
	ld.f64 	%fd56, [%rd117];
	neg.f64 	%fd57, %fd56;
	cvt.u64.u16	%rd118, %rs6;
	shl.b64 	%rd119, %rd118, 3;
	add.s64 	%rd120, %rd4, %rd119;
tmp488:
	ld.f64 	%fd58, [%rd120];
	mov.f64 	%fd59, %fd58;
tmp489:
	.loc	1 232 64
	bra.uni	tmp490;
tmp490:
	.loc	4 1448 3
	div.rn.f64 	%fd60, %fd57, %fd59;
tmp491:
	.loc	1 232 64
	cvt.u64.u16	%rd121, %rs6;
	shl.b64 	%rd122, %rd121, 3;
	add.s64 	%rd123, %rd4, %rd122;
	st.f64 	[%rd123], %fd60;
	.loc	1 232 1
	cvt.u64.u16	%rd124, %rs7;
	shl.b64 	%rd125, %rd124, 3;
	add.s64 	%rd126, %rd3, %rd125;
	ld.f64 	%fd61, [%rd126];
	cvt.u64.u16	%rd127, %rs7;
	shl.b64 	%rd128, %rd127, 3;
	add.s64 	%rd129, %rd4, %rd128;
	ld.f64 	%fd62, [%rd129];
	mov.f64 	%fd63, %fd61;
tmp492:
	mov.f64 	%fd64, %fd62;
tmp493:
	.loc	1 232 64
	bra.uni	tmp494;
tmp494:
	.loc	4 1448 3
	div.rn.f64 	%fd65, %fd63, %fd64;
tmp495:
	.loc	1 232 64
	cvt.u64.u16	%rd130, %rs7;
	shl.b64 	%rd131, %rd130, 3;
	add.s64 	%rd132, %rd3, %rd131;
	st.f64 	[%rd132], %fd65;
	.loc	1 232 1
	cvt.u64.u16	%rd133, %rs7;
	shl.b64 	%rd134, %rd133, 3;
	add.s64 	%rd135, %rd25, %rd134;
	ld.f64 	%fd66, [%rd135];
	neg.f64 	%fd67, %fd66;
	cvt.u64.u16	%rd136, %rs7;
	shl.b64 	%rd137, %rd136, 3;
	add.s64 	%rd138, %rd4, %rd137;
tmp496:
	ld.f64 	%fd68, [%rd138];
	mov.f64 	%fd69, %fd68;
tmp497:
	.loc	1 232 64
	bra.uni	tmp498;
tmp498:
	.loc	4 1448 3
	div.rn.f64 	%fd70, %fd67, %fd69;
tmp499:
	.loc	1 232 64
	cvt.u64.u16	%rd139, %rs7;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd4, %rd140;
	st.f64 	[%rd141], %fd70;
	.loc	1 232 1
	cvt.u64.u16	%rd142, %rs8;
	shl.b64 	%rd143, %rd142, 3;
	add.s64 	%rd144, %rd3, %rd143;
	ld.f64 	%fd71, [%rd144];
	cvt.u64.u16	%rd145, %rs8;
	shl.b64 	%rd146, %rd145, 3;
	add.s64 	%rd147, %rd4, %rd146;
	ld.f64 	%fd72, [%rd147];
	mov.f64 	%fd73, %fd71;
tmp500:
	mov.f64 	%fd74, %fd72;
tmp501:
	.loc	1 232 64
	bra.uni	tmp502;
tmp502:
	.loc	4 1448 3
	div.rn.f64 	%fd75, %fd73, %fd74;
tmp503:
	.loc	1 232 64
	cvt.u64.u16	%rd148, %rs8;
	shl.b64 	%rd149, %rd148, 3;
	add.s64 	%rd150, %rd3, %rd149;
	st.f64 	[%rd150], %fd75;
	.loc	1 232 1
	cvt.u64.u16	%rd151, %rs8;
	shl.b64 	%rd152, %rd151, 3;
	add.s64 	%rd153, %rd25, %rd152;
	ld.f64 	%fd76, [%rd153];
	neg.f64 	%fd77, %fd76;
	cvt.u64.u16	%rd154, %rs8;
	shl.b64 	%rd155, %rd154, 3;
	add.s64 	%rd156, %rd4, %rd155;
tmp504:
	ld.f64 	%fd78, [%rd156];
	mov.f64 	%fd79, %fd78;
tmp505:
	.loc	1 232 64
	bra.uni	tmp506;
tmp506:
	.loc	4 1448 3
	div.rn.f64 	%fd80, %fd77, %fd79;
tmp507:
	.loc	1 232 64
	cvt.u64.u16	%rd157, %rs8;
	shl.b64 	%rd158, %rd157, 3;
	add.s64 	%rd159, %rd4, %rd158;
	st.f64 	[%rd159], %fd80;
	.loc	1 232 1
	cvt.u64.u16	%rd160, %rs9;
	shl.b64 	%rd161, %rd160, 3;
	add.s64 	%rd162, %rd3, %rd161;
	ld.f64 	%fd81, [%rd162];
	cvt.u64.u16	%rd163, %rs9;
	shl.b64 	%rd164, %rd163, 3;
	add.s64 	%rd165, %rd4, %rd164;
	ld.f64 	%fd82, [%rd165];
	mov.f64 	%fd83, %fd81;
tmp508:
	mov.f64 	%fd84, %fd82;
tmp509:
	.loc	1 232 64
	bra.uni	tmp510;
tmp510:
	.loc	4 1448 3
	div.rn.f64 	%fd85, %fd83, %fd84;
tmp511:
	.loc	1 232 64
	cvt.u64.u16	%rd166, %rs9;
	shl.b64 	%rd167, %rd166, 3;
	add.s64 	%rd168, %rd3, %rd167;
	st.f64 	[%rd168], %fd85;
	.loc	1 232 1
	cvt.u64.u16	%rd169, %rs9;
	shl.b64 	%rd170, %rd169, 3;
	add.s64 	%rd171, %rd25, %rd170;
	ld.f64 	%fd86, [%rd171];
	neg.f64 	%fd87, %fd86;
	cvt.u64.u16	%rd172, %rs9;
	shl.b64 	%rd173, %rd172, 3;
	add.s64 	%rd174, %rd4, %rd173;
tmp512:
	ld.f64 	%fd88, [%rd174];
	mov.f64 	%fd89, %fd88;
tmp513:
	.loc	1 232 64
	bra.uni	tmp514;
tmp514:
	.loc	4 1448 3
	div.rn.f64 	%fd90, %fd87, %fd89;
tmp515:
	.loc	1 232 64
	cvt.u64.u16	%rd175, %rs9;
	shl.b64 	%rd176, %rd175, 3;
	add.s64 	%rd177, %rd4, %rd176;
	st.f64 	[%rd177], %fd90;
	.loc	1 232 1
	cvt.u64.u16	%rd178, %rs10;
	shl.b64 	%rd179, %rd178, 3;
	add.s64 	%rd180, %rd3, %rd179;
	ld.f64 	%fd91, [%rd180];
	cvt.u64.u16	%rd181, %rs10;
	shl.b64 	%rd182, %rd181, 3;
	add.s64 	%rd183, %rd4, %rd182;
	ld.f64 	%fd92, [%rd183];
	mov.f64 	%fd93, %fd91;
tmp516:
	mov.f64 	%fd94, %fd92;
tmp517:
	.loc	1 232 65
	bra.uni	tmp518;
tmp518:
	.loc	4 1448 3
	div.rn.f64 	%fd95, %fd93, %fd94;
tmp519:
	.loc	1 232 65
	cvt.u64.u16	%rd184, %rs10;
	shl.b64 	%rd185, %rd184, 3;
	add.s64 	%rd186, %rd3, %rd185;
	st.f64 	[%rd186], %fd95;
	.loc	1 232 1
	cvt.u64.u16	%rd187, %rs10;
	shl.b64 	%rd188, %rd187, 3;
	add.s64 	%rd189, %rd25, %rd188;
	ld.f64 	%fd96, [%rd189];
	neg.f64 	%fd97, %fd96;
	cvt.u64.u16	%rd190, %rs10;
	shl.b64 	%rd191, %rd190, 3;
	add.s64 	%rd192, %rd4, %rd191;
tmp520:
	ld.f64 	%fd98, [%rd192];
	mov.f64 	%fd99, %fd98;
tmp521:
	.loc	1 232 65
	bra.uni	tmp522;
tmp522:
	.loc	4 1448 3
	div.rn.f64 	%fd100, %fd97, %fd99;
tmp523:
	.loc	1 232 65
	cvt.u64.u16	%rd193, %rs10;
	shl.b64 	%rd194, %rd193, 3;
	add.s64 	%rd195, %rd4, %rd194;
	st.f64 	[%rd195], %fd100;
	.loc	1 232 1
	cvt.u64.u16	%rd196, %rs11;
	shl.b64 	%rd197, %rd196, 3;
	add.s64 	%rd198, %rd3, %rd197;
	ld.f64 	%fd101, [%rd198];
	cvt.u64.u16	%rd199, %rs11;
	shl.b64 	%rd200, %rd199, 3;
	add.s64 	%rd201, %rd4, %rd200;
	ld.f64 	%fd102, [%rd201];
	mov.f64 	%fd103, %fd101;
tmp524:
	mov.f64 	%fd104, %fd102;
tmp525:
	.loc	1 232 65
	bra.uni	tmp526;
tmp526:
	.loc	4 1448 3
	div.rn.f64 	%fd105, %fd103, %fd104;
tmp527:
	.loc	1 232 65
	cvt.u64.u16	%rd202, %rs11;
	shl.b64 	%rd203, %rd202, 3;
	add.s64 	%rd204, %rd3, %rd203;
	st.f64 	[%rd204], %fd105;
	.loc	1 232 1
	cvt.u64.u16	%rd205, %rs11;
	shl.b64 	%rd206, %rd205, 3;
	add.s64 	%rd207, %rd25, %rd206;
	ld.f64 	%fd106, [%rd207];
	neg.f64 	%fd107, %fd106;
	cvt.u64.u16	%rd208, %rs11;
	shl.b64 	%rd209, %rd208, 3;
	add.s64 	%rd210, %rd4, %rd209;
tmp528:
	ld.f64 	%fd108, [%rd210];
	mov.f64 	%fd109, %fd108;
tmp529:
	.loc	1 232 65
	bra.uni	tmp530;
tmp530:
	.loc	4 1448 3
	div.rn.f64 	%fd110, %fd107, %fd109;
tmp531:
	.loc	1 232 65
	cvt.u64.u16	%rd211, %rs11;
	shl.b64 	%rd212, %rd211, 3;
	add.s64 	%rd213, %rd4, %rd212;
	st.f64 	[%rd213], %fd110;
	.loc	1 232 1
	cvt.u64.u16	%rd214, %rs12;
	shl.b64 	%rd215, %rd214, 3;
	add.s64 	%rd216, %rd3, %rd215;
	ld.f64 	%fd111, [%rd216];
	cvt.u64.u16	%rd217, %rs12;
	shl.b64 	%rd218, %rd217, 3;
	add.s64 	%rd219, %rd4, %rd218;
	ld.f64 	%fd112, [%rd219];
	mov.f64 	%fd113, %fd111;
tmp532:
	mov.f64 	%fd114, %fd112;
tmp533:
	.loc	1 232 65
	bra.uni	tmp534;
tmp534:
	.loc	4 1448 3
	div.rn.f64 	%fd115, %fd113, %fd114;
tmp535:
	.loc	1 232 65
	cvt.u64.u16	%rd220, %rs12;
	shl.b64 	%rd221, %rd220, 3;
	add.s64 	%rd222, %rd3, %rd221;
	st.f64 	[%rd222], %fd115;
	.loc	1 232 1
	cvt.u64.u16	%rd223, %rs12;
	shl.b64 	%rd224, %rd223, 3;
	add.s64 	%rd225, %rd25, %rd224;
	ld.f64 	%fd116, [%rd225];
	neg.f64 	%fd117, %fd116;
	cvt.u64.u16	%rd226, %rs12;
	shl.b64 	%rd227, %rd226, 3;
	add.s64 	%rd228, %rd4, %rd227;
tmp536:
	ld.f64 	%fd118, [%rd228];
	mov.f64 	%fd119, %fd118;
tmp537:
	.loc	1 232 65
	bra.uni	tmp538;
tmp538:
	.loc	4 1448 3
	div.rn.f64 	%fd120, %fd117, %fd119;
tmp539:
	.loc	1 232 65
	cvt.u64.u16	%rd229, %rs12;
	shl.b64 	%rd230, %rd229, 3;
	add.s64 	%rd231, %rd4, %rd230;
	st.f64 	[%rd231], %fd120;
	.loc	1 232 1
	cvt.u64.u16	%rd232, %rs13;
	shl.b64 	%rd233, %rd232, 3;
	add.s64 	%rd234, %rd3, %rd233;
	ld.f64 	%fd121, [%rd234];
	cvt.u64.u16	%rd235, %rs13;
	shl.b64 	%rd236, %rd235, 3;
	add.s64 	%rd237, %rd4, %rd236;
	ld.f64 	%fd122, [%rd237];
	mov.f64 	%fd123, %fd121;
tmp540:
	mov.f64 	%fd124, %fd122;
tmp541:
	.loc	1 232 65
	bra.uni	tmp542;
tmp542:
	.loc	4 1448 3
	div.rn.f64 	%fd125, %fd123, %fd124;
tmp543:
	.loc	1 232 65
	cvt.u64.u16	%rd238, %rs13;
	shl.b64 	%rd239, %rd238, 3;
	add.s64 	%rd240, %rd3, %rd239;
	st.f64 	[%rd240], %fd125;
	.loc	1 232 1
	cvt.u64.u16	%rd241, %rs13;
	shl.b64 	%rd242, %rd241, 3;
	add.s64 	%rd243, %rd25, %rd242;
	ld.f64 	%fd126, [%rd243];
	neg.f64 	%fd127, %fd126;
	cvt.u64.u16	%rd244, %rs13;
	shl.b64 	%rd245, %rd244, 3;
	add.s64 	%rd246, %rd4, %rd245;
tmp544:
	ld.f64 	%fd128, [%rd246];
	mov.f64 	%fd129, %fd128;
tmp545:
	.loc	1 232 65
	bra.uni	tmp546;
tmp546:
	.loc	4 1448 3
	div.rn.f64 	%fd130, %fd127, %fd129;
tmp547:
	.loc	1 232 65
	cvt.u64.u16	%rd247, %rs13;
	shl.b64 	%rd248, %rd247, 3;
	add.s64 	%rd249, %rd4, %rd248;
	st.f64 	[%rd249], %fd130;
	.loc	1 234 1
	ld.u16 	%rs18, [%SP+16];
	cvt.u64.u16	%rd250, %rs18;
	shl.b64 	%rd251, %rd250, 3;
	add.s64 	%rd252, %rd3, %rd251;
	mov.u64 	%rd253, 0;
	st.u64 	[%rd252], %rd253;
	.loc	1 235 1
	ld.u16 	%rs19, [%SP+16];
	cvt.u64.u16	%rd254, %rs19;
	shl.b64 	%rd255, %rd254, 3;
	add.s64 	%rd256, %rd4, %rd255;
	mov.u64 	%rd257, 4607182418800017408;
	st.u64 	[%rd256], %rd257;
	mov.u16 	%rs20, 0;
	.loc	1 236 6
tmp548:
	mov.b16 	%rs60, %rs20;
tmp549:

BB45_3:
	.loc	1 236 1
	cvt.u32.u16	%r29, %rs60;
	cvt.u32.u16	%r30, %rs17;
	setp.lt.s32	%p2, %r29, %r30;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB45_6;
	bra.uni 	BB45_4;

BB45_4:
	.loc	1 239 1
tmp550:
	cvt.u32.u16	%r31, %rs60;
	ld.u16 	%rs21, [%SP+16];
	cvt.u32.u16	%r32, %rs21;
	mul.lo.s32 	%r33, %r31, %r32;
	cvt.u32.u16	%r34, %rs1;
	add.s32 	%r35, %r33, %r34;
	cvt.s64.s32	%rd258, %r35;
	shl.b64 	%rd259, %rd258, 1;
	mov.u64 	%rd260, cFIdxs;
	cvta.const.u64 	%rd261, %rd260;
	add.s64 	%rd262, %rd261, %rd259;
	ld.u16 	%rs22, [%rd262];
	cvt.u32.u16	%r36, %rs22;
	sub.s32 	%r37, %r36, 1;
	cvt.u16.u32	%rs23, %r37;
tmp551:
	cvt.u64.u16	%rd263, %rs1;
	shl.b64 	%rd264, %rd263, 3;
	add.s64 	%rd265, %rd3, %rd264;
	ld.f64 	%fd131, [%rd265];
	cvt.rn.ftz.f32.f64	%f1, %fd131;
tmp552:
	cvt.u64.u16	%rd266, %rs23;
	shl.b64 	%rd267, %rd266, 3;
	add.s64 	%rd268, %rd3, %rd267;
	ld.f64 	%fd132, [%rd268];
	cvt.rn.ftz.f32.f64	%f2, %fd132;
tmp553:
	cvt.ftz.f64.f32	%fd133, %f1;
	cvt.ftz.f64.f32	%fd134, %f2;
	cvt.u64.u16	%rd269, %rs1;
	shl.b64 	%rd270, %rd269, 3;
	add.s64 	%rd271, %rd4, %rd270;
	ld.f64 	%fd135, [%rd271];
	mul.f64 	%fd136, %fd134, %fd135;
	add.f64 	%fd137, %fd133, %fd136;
	cvt.u64.u16	%rd272, %rs1;
	shl.b64 	%rd273, %rd272, 3;
	add.s64 	%rd274, %rd3, %rd273;
	st.f64 	[%rd274], %fd137;
	cvt.u32.u16	%r38, %rs60;
	ld.u16 	%rs24, [%SP+16];
	cvt.u32.u16	%r39, %rs24;
	mul.lo.s32 	%r40, %r38, %r39;
	cvt.u32.u16	%r41, %rs2;
	add.s32 	%r42, %r40, %r41;
	cvt.s64.s32	%rd275, %r42;
	shl.b64 	%rd276, %rd275, 1;
	add.s64 	%rd277, %rd261, %rd276;
	ld.u16 	%rs25, [%rd277];
	cvt.u32.u16	%r43, %rs25;
	sub.s32 	%r44, %r43, 1;
	cvt.u16.u32	%rs26, %r44;
tmp554:
	cvt.u64.u16	%rd278, %rs2;
	shl.b64 	%rd279, %rd278, 3;
	add.s64 	%rd280, %rd3, %rd279;
	ld.f64 	%fd138, [%rd280];
	cvt.rn.ftz.f32.f64	%f3, %fd138;
tmp555:
	cvt.u64.u16	%rd281, %rs26;
	shl.b64 	%rd282, %rd281, 3;
	add.s64 	%rd283, %rd3, %rd282;
	ld.f64 	%fd139, [%rd283];
	cvt.rn.ftz.f32.f64	%f4, %fd139;
tmp556:
	cvt.ftz.f64.f32	%fd140, %f3;
	cvt.ftz.f64.f32	%fd141, %f4;
	cvt.u64.u16	%rd284, %rs2;
	shl.b64 	%rd285, %rd284, 3;
	add.s64 	%rd286, %rd4, %rd285;
	ld.f64 	%fd142, [%rd286];
	mul.f64 	%fd143, %fd141, %fd142;
	add.f64 	%fd144, %fd140, %fd143;
	cvt.u64.u16	%rd287, %rs2;
	shl.b64 	%rd288, %rd287, 3;
	add.s64 	%rd289, %rd3, %rd288;
	st.f64 	[%rd289], %fd144;
	cvt.u32.u16	%r45, %rs60;
	ld.u16 	%rs27, [%SP+16];
	cvt.u32.u16	%r46, %rs27;
	mul.lo.s32 	%r47, %r45, %r46;
	cvt.u32.u16	%r48, %rs3;
	add.s32 	%r49, %r47, %r48;
	cvt.s64.s32	%rd290, %r49;
	shl.b64 	%rd291, %rd290, 1;
	add.s64 	%rd292, %rd261, %rd291;
	ld.u16 	%rs28, [%rd292];
	cvt.u32.u16	%r50, %rs28;
	sub.s32 	%r51, %r50, 1;
	cvt.u16.u32	%rs29, %r51;
tmp557:
	cvt.u64.u16	%rd293, %rs3;
	shl.b64 	%rd294, %rd293, 3;
	add.s64 	%rd295, %rd3, %rd294;
	ld.f64 	%fd145, [%rd295];
	cvt.rn.ftz.f32.f64	%f5, %fd145;
tmp558:
	cvt.u64.u16	%rd296, %rs29;
	shl.b64 	%rd297, %rd296, 3;
	add.s64 	%rd298, %rd3, %rd297;
	ld.f64 	%fd146, [%rd298];
	cvt.rn.ftz.f32.f64	%f6, %fd146;
tmp559:
	cvt.ftz.f64.f32	%fd147, %f5;
	cvt.ftz.f64.f32	%fd148, %f6;
	cvt.u64.u16	%rd299, %rs3;
	shl.b64 	%rd300, %rd299, 3;
	add.s64 	%rd301, %rd4, %rd300;
	ld.f64 	%fd149, [%rd301];
	mul.f64 	%fd150, %fd148, %fd149;
	add.f64 	%fd151, %fd147, %fd150;
	cvt.u64.u16	%rd302, %rs3;
	shl.b64 	%rd303, %rd302, 3;
	add.s64 	%rd304, %rd3, %rd303;
	st.f64 	[%rd304], %fd151;
	cvt.u32.u16	%r52, %rs60;
	ld.u16 	%rs30, [%SP+16];
	cvt.u32.u16	%r53, %rs30;
	mul.lo.s32 	%r54, %r52, %r53;
	cvt.u32.u16	%r55, %rs4;
	add.s32 	%r56, %r54, %r55;
	cvt.s64.s32	%rd305, %r56;
	shl.b64 	%rd306, %rd305, 1;
	add.s64 	%rd307, %rd261, %rd306;
	ld.u16 	%rs31, [%rd307];
	cvt.u32.u16	%r57, %rs31;
	sub.s32 	%r58, %r57, 1;
	cvt.u16.u32	%rs32, %r58;
tmp560:
	cvt.u64.u16	%rd308, %rs4;
	shl.b64 	%rd309, %rd308, 3;
	add.s64 	%rd310, %rd3, %rd309;
	ld.f64 	%fd152, [%rd310];
	cvt.rn.ftz.f32.f64	%f7, %fd152;
tmp561:
	cvt.u64.u16	%rd311, %rs32;
	shl.b64 	%rd312, %rd311, 3;
	add.s64 	%rd313, %rd3, %rd312;
	ld.f64 	%fd153, [%rd313];
	cvt.rn.ftz.f32.f64	%f8, %fd153;
tmp562:
	cvt.ftz.f64.f32	%fd154, %f7;
	cvt.ftz.f64.f32	%fd155, %f8;
	cvt.u64.u16	%rd314, %rs4;
	shl.b64 	%rd315, %rd314, 3;
	add.s64 	%rd316, %rd4, %rd315;
	ld.f64 	%fd156, [%rd316];
	mul.f64 	%fd157, %fd155, %fd156;
	add.f64 	%fd158, %fd154, %fd157;
	cvt.u64.u16	%rd317, %rs4;
	shl.b64 	%rd318, %rd317, 3;
	add.s64 	%rd319, %rd3, %rd318;
	st.f64 	[%rd319], %fd158;
	cvt.u32.u16	%r59, %rs60;
	ld.u16 	%rs33, [%SP+16];
	cvt.u32.u16	%r60, %rs33;
	mul.lo.s32 	%r61, %r59, %r60;
	cvt.u32.u16	%r62, %rs5;
	add.s32 	%r63, %r61, %r62;
	cvt.s64.s32	%rd320, %r63;
	shl.b64 	%rd321, %rd320, 1;
	add.s64 	%rd322, %rd261, %rd321;
	ld.u16 	%rs34, [%rd322];
	cvt.u32.u16	%r64, %rs34;
	sub.s32 	%r65, %r64, 1;
	cvt.u16.u32	%rs35, %r65;
tmp563:
	cvt.u64.u16	%rd323, %rs5;
	shl.b64 	%rd324, %rd323, 3;
	add.s64 	%rd325, %rd3, %rd324;
	ld.f64 	%fd159, [%rd325];
	cvt.rn.ftz.f32.f64	%f9, %fd159;
tmp564:
	cvt.u64.u16	%rd326, %rs35;
	shl.b64 	%rd327, %rd326, 3;
	add.s64 	%rd328, %rd3, %rd327;
	ld.f64 	%fd160, [%rd328];
	cvt.rn.ftz.f32.f64	%f10, %fd160;
tmp565:
	cvt.ftz.f64.f32	%fd161, %f9;
	cvt.ftz.f64.f32	%fd162, %f10;
	cvt.u64.u16	%rd329, %rs5;
	shl.b64 	%rd330, %rd329, 3;
	add.s64 	%rd331, %rd4, %rd330;
	ld.f64 	%fd163, [%rd331];
	mul.f64 	%fd164, %fd162, %fd163;
	add.f64 	%fd165, %fd161, %fd164;
	cvt.u64.u16	%rd332, %rs5;
	shl.b64 	%rd333, %rd332, 3;
	add.s64 	%rd334, %rd3, %rd333;
	st.f64 	[%rd334], %fd165;
	cvt.u32.u16	%r66, %rs60;
	ld.u16 	%rs36, [%SP+16];
	cvt.u32.u16	%r67, %rs36;
	mul.lo.s32 	%r68, %r66, %r67;
	cvt.u32.u16	%r69, %rs6;
	add.s32 	%r70, %r68, %r69;
	cvt.s64.s32	%rd335, %r70;
	shl.b64 	%rd336, %rd335, 1;
	add.s64 	%rd337, %rd261, %rd336;
	ld.u16 	%rs37, [%rd337];
	cvt.u32.u16	%r71, %rs37;
	sub.s32 	%r72, %r71, 1;
	cvt.u16.u32	%rs38, %r72;
tmp566:
	cvt.u64.u16	%rd338, %rs6;
	shl.b64 	%rd339, %rd338, 3;
	add.s64 	%rd340, %rd3, %rd339;
	ld.f64 	%fd166, [%rd340];
	cvt.rn.ftz.f32.f64	%f11, %fd166;
tmp567:
	cvt.u64.u16	%rd341, %rs38;
	shl.b64 	%rd342, %rd341, 3;
	add.s64 	%rd343, %rd3, %rd342;
	ld.f64 	%fd167, [%rd343];
	cvt.rn.ftz.f32.f64	%f12, %fd167;
tmp568:
	cvt.ftz.f64.f32	%fd168, %f11;
	cvt.ftz.f64.f32	%fd169, %f12;
	cvt.u64.u16	%rd344, %rs6;
	shl.b64 	%rd345, %rd344, 3;
	add.s64 	%rd346, %rd4, %rd345;
	ld.f64 	%fd170, [%rd346];
	mul.f64 	%fd171, %fd169, %fd170;
	add.f64 	%fd172, %fd168, %fd171;
	cvt.u64.u16	%rd347, %rs6;
	shl.b64 	%rd348, %rd347, 3;
	add.s64 	%rd349, %rd3, %rd348;
	st.f64 	[%rd349], %fd172;
	cvt.u32.u16	%r73, %rs60;
	ld.u16 	%rs39, [%SP+16];
	cvt.u32.u16	%r74, %rs39;
	mul.lo.s32 	%r75, %r73, %r74;
	cvt.u32.u16	%r76, %rs7;
	add.s32 	%r77, %r75, %r76;
	cvt.s64.s32	%rd350, %r77;
	shl.b64 	%rd351, %rd350, 1;
	add.s64 	%rd352, %rd261, %rd351;
	ld.u16 	%rs40, [%rd352];
	cvt.u32.u16	%r78, %rs40;
	sub.s32 	%r79, %r78, 1;
	cvt.u16.u32	%rs41, %r79;
tmp569:
	cvt.u64.u16	%rd353, %rs7;
	shl.b64 	%rd354, %rd353, 3;
	add.s64 	%rd355, %rd3, %rd354;
	ld.f64 	%fd173, [%rd355];
	cvt.rn.ftz.f32.f64	%f13, %fd173;
tmp570:
	cvt.u64.u16	%rd356, %rs41;
	shl.b64 	%rd357, %rd356, 3;
	add.s64 	%rd358, %rd3, %rd357;
	ld.f64 	%fd174, [%rd358];
	cvt.rn.ftz.f32.f64	%f14, %fd174;
tmp571:
	cvt.ftz.f64.f32	%fd175, %f13;
	cvt.ftz.f64.f32	%fd176, %f14;
	cvt.u64.u16	%rd359, %rs7;
	shl.b64 	%rd360, %rd359, 3;
	add.s64 	%rd361, %rd4, %rd360;
	ld.f64 	%fd177, [%rd361];
	mul.f64 	%fd178, %fd176, %fd177;
	add.f64 	%fd179, %fd175, %fd178;
	cvt.u64.u16	%rd362, %rs7;
	shl.b64 	%rd363, %rd362, 3;
	add.s64 	%rd364, %rd3, %rd363;
	st.f64 	[%rd364], %fd179;
	cvt.u32.u16	%r80, %rs60;
	ld.u16 	%rs42, [%SP+16];
	cvt.u32.u16	%r81, %rs42;
	mul.lo.s32 	%r82, %r80, %r81;
	cvt.u32.u16	%r83, %rs8;
	add.s32 	%r84, %r82, %r83;
	cvt.s64.s32	%rd365, %r84;
	shl.b64 	%rd366, %rd365, 1;
	add.s64 	%rd367, %rd261, %rd366;
	ld.u16 	%rs43, [%rd367];
	cvt.u32.u16	%r85, %rs43;
	sub.s32 	%r86, %r85, 1;
	cvt.u16.u32	%rs44, %r86;
tmp572:
	cvt.u64.u16	%rd368, %rs8;
	shl.b64 	%rd369, %rd368, 3;
	add.s64 	%rd370, %rd3, %rd369;
	ld.f64 	%fd180, [%rd370];
	cvt.rn.ftz.f32.f64	%f15, %fd180;
tmp573:
	cvt.u64.u16	%rd371, %rs44;
	shl.b64 	%rd372, %rd371, 3;
	add.s64 	%rd373, %rd3, %rd372;
	ld.f64 	%fd181, [%rd373];
	cvt.rn.ftz.f32.f64	%f16, %fd181;
tmp574:
	cvt.ftz.f64.f32	%fd182, %f15;
	cvt.ftz.f64.f32	%fd183, %f16;
	cvt.u64.u16	%rd374, %rs8;
	shl.b64 	%rd375, %rd374, 3;
	add.s64 	%rd376, %rd4, %rd375;
	ld.f64 	%fd184, [%rd376];
	mul.f64 	%fd185, %fd183, %fd184;
	add.f64 	%fd186, %fd182, %fd185;
	cvt.u64.u16	%rd377, %rs8;
	shl.b64 	%rd378, %rd377, 3;
	add.s64 	%rd379, %rd3, %rd378;
	st.f64 	[%rd379], %fd186;
	cvt.u32.u16	%r87, %rs60;
	ld.u16 	%rs45, [%SP+16];
	cvt.u32.u16	%r88, %rs45;
	mul.lo.s32 	%r89, %r87, %r88;
	cvt.u32.u16	%r90, %rs9;
	add.s32 	%r91, %r89, %r90;
	cvt.s64.s32	%rd380, %r91;
	shl.b64 	%rd381, %rd380, 1;
	add.s64 	%rd382, %rd261, %rd381;
	ld.u16 	%rs46, [%rd382];
	cvt.u32.u16	%r92, %rs46;
	sub.s32 	%r93, %r92, 1;
	cvt.u16.u32	%rs47, %r93;
tmp575:
	cvt.u64.u16	%rd383, %rs9;
	shl.b64 	%rd384, %rd383, 3;
	add.s64 	%rd385, %rd3, %rd384;
	ld.f64 	%fd187, [%rd385];
	cvt.rn.ftz.f32.f64	%f17, %fd187;
tmp576:
	cvt.u64.u16	%rd386, %rs47;
	shl.b64 	%rd387, %rd386, 3;
	add.s64 	%rd388, %rd3, %rd387;
	ld.f64 	%fd188, [%rd388];
	cvt.rn.ftz.f32.f64	%f18, %fd188;
tmp577:
	cvt.ftz.f64.f32	%fd189, %f17;
	cvt.ftz.f64.f32	%fd190, %f18;
	cvt.u64.u16	%rd389, %rs9;
	shl.b64 	%rd390, %rd389, 3;
	add.s64 	%rd391, %rd4, %rd390;
	ld.f64 	%fd191, [%rd391];
	mul.f64 	%fd192, %fd190, %fd191;
	add.f64 	%fd193, %fd189, %fd192;
	cvt.u64.u16	%rd392, %rs9;
	shl.b64 	%rd393, %rd392, 3;
	add.s64 	%rd394, %rd3, %rd393;
	st.f64 	[%rd394], %fd193;
	cvt.u32.u16	%r94, %rs60;
	ld.u16 	%rs48, [%SP+16];
	cvt.u32.u16	%r95, %rs48;
	mul.lo.s32 	%r96, %r94, %r95;
	cvt.u32.u16	%r97, %rs10;
	add.s32 	%r98, %r96, %r97;
	cvt.s64.s32	%rd395, %r98;
	shl.b64 	%rd396, %rd395, 1;
	add.s64 	%rd397, %rd261, %rd396;
	ld.u16 	%rs49, [%rd397];
	cvt.u32.u16	%r99, %rs49;
	sub.s32 	%r100, %r99, 1;
	cvt.u16.u32	%rs50, %r100;
tmp578:
	cvt.u64.u16	%rd398, %rs10;
	shl.b64 	%rd399, %rd398, 3;
	add.s64 	%rd400, %rd3, %rd399;
	ld.f64 	%fd194, [%rd400];
	cvt.rn.ftz.f32.f64	%f19, %fd194;
tmp579:
	cvt.u64.u16	%rd401, %rs50;
	shl.b64 	%rd402, %rd401, 3;
	add.s64 	%rd403, %rd3, %rd402;
	ld.f64 	%fd195, [%rd403];
	cvt.rn.ftz.f32.f64	%f20, %fd195;
tmp580:
	cvt.ftz.f64.f32	%fd196, %f19;
	cvt.ftz.f64.f32	%fd197, %f20;
	cvt.u64.u16	%rd404, %rs10;
	shl.b64 	%rd405, %rd404, 3;
	add.s64 	%rd406, %rd4, %rd405;
	ld.f64 	%fd198, [%rd406];
	mul.f64 	%fd199, %fd197, %fd198;
	add.f64 	%fd200, %fd196, %fd199;
	cvt.u64.u16	%rd407, %rs10;
	shl.b64 	%rd408, %rd407, 3;
	add.s64 	%rd409, %rd3, %rd408;
	st.f64 	[%rd409], %fd200;
	cvt.u32.u16	%r101, %rs60;
	ld.u16 	%rs51, [%SP+16];
	cvt.u32.u16	%r102, %rs51;
	mul.lo.s32 	%r103, %r101, %r102;
	cvt.u32.u16	%r104, %rs11;
	add.s32 	%r105, %r103, %r104;
	cvt.s64.s32	%rd410, %r105;
	shl.b64 	%rd411, %rd410, 1;
	add.s64 	%rd412, %rd261, %rd411;
	ld.u16 	%rs52, [%rd412];
	cvt.u32.u16	%r106, %rs52;
	sub.s32 	%r107, %r106, 1;
	cvt.u16.u32	%rs53, %r107;
tmp581:
	cvt.u64.u16	%rd413, %rs11;
	shl.b64 	%rd414, %rd413, 3;
	add.s64 	%rd415, %rd3, %rd414;
	ld.f64 	%fd201, [%rd415];
	cvt.rn.ftz.f32.f64	%f21, %fd201;
tmp582:
	cvt.u64.u16	%rd416, %rs53;
	shl.b64 	%rd417, %rd416, 3;
	add.s64 	%rd418, %rd3, %rd417;
	ld.f64 	%fd202, [%rd418];
	cvt.rn.ftz.f32.f64	%f22, %fd202;
tmp583:
	cvt.ftz.f64.f32	%fd203, %f21;
	cvt.ftz.f64.f32	%fd204, %f22;
	cvt.u64.u16	%rd419, %rs11;
	shl.b64 	%rd420, %rd419, 3;
	add.s64 	%rd421, %rd4, %rd420;
	ld.f64 	%fd205, [%rd421];
	mul.f64 	%fd206, %fd204, %fd205;
	add.f64 	%fd207, %fd203, %fd206;
	cvt.u64.u16	%rd422, %rs11;
	shl.b64 	%rd423, %rd422, 3;
	add.s64 	%rd424, %rd3, %rd423;
	st.f64 	[%rd424], %fd207;
	cvt.u32.u16	%r108, %rs60;
	ld.u16 	%rs54, [%SP+16];
	cvt.u32.u16	%r109, %rs54;
	mul.lo.s32 	%r110, %r108, %r109;
	cvt.u32.u16	%r111, %rs12;
	add.s32 	%r112, %r110, %r111;
	cvt.s64.s32	%rd425, %r112;
	shl.b64 	%rd426, %rd425, 1;
	add.s64 	%rd427, %rd261, %rd426;
	ld.u16 	%rs55, [%rd427];
	cvt.u32.u16	%r113, %rs55;
	sub.s32 	%r114, %r113, 1;
	cvt.u16.u32	%rs56, %r114;
tmp584:
	cvt.u64.u16	%rd428, %rs12;
	shl.b64 	%rd429, %rd428, 3;
	add.s64 	%rd430, %rd3, %rd429;
	ld.f64 	%fd208, [%rd430];
	cvt.rn.ftz.f32.f64	%f23, %fd208;
tmp585:
	cvt.u64.u16	%rd431, %rs56;
	shl.b64 	%rd432, %rd431, 3;
	add.s64 	%rd433, %rd3, %rd432;
	ld.f64 	%fd209, [%rd433];
	cvt.rn.ftz.f32.f64	%f24, %fd209;
tmp586:
	cvt.ftz.f64.f32	%fd210, %f23;
	cvt.ftz.f64.f32	%fd211, %f24;
	cvt.u64.u16	%rd434, %rs12;
	shl.b64 	%rd435, %rd434, 3;
	add.s64 	%rd436, %rd4, %rd435;
	ld.f64 	%fd212, [%rd436];
	mul.f64 	%fd213, %fd211, %fd212;
	add.f64 	%fd214, %fd210, %fd213;
	cvt.u64.u16	%rd437, %rs12;
	shl.b64 	%rd438, %rd437, 3;
	add.s64 	%rd439, %rd3, %rd438;
	st.f64 	[%rd439], %fd214;
	cvt.u32.u16	%r115, %rs60;
	ld.u16 	%rs57, [%SP+16];
	cvt.u32.u16	%r116, %rs57;
	mul.lo.s32 	%r117, %r115, %r116;
	cvt.u32.u16	%r118, %rs13;
	add.s32 	%r119, %r117, %r118;
	cvt.s64.s32	%rd440, %r119;
	shl.b64 	%rd441, %rd440, 1;
	add.s64 	%rd442, %rd261, %rd441;
	ld.u16 	%rs58, [%rd442];
	cvt.u32.u16	%r120, %rs58;
	sub.s32 	%r121, %r120, 1;
	cvt.u16.u32	%rs59, %r121;
tmp587:
	cvt.u64.u16	%rd443, %rs13;
	shl.b64 	%rd444, %rd443, 3;
	add.s64 	%rd445, %rd3, %rd444;
	ld.f64 	%fd215, [%rd445];
	cvt.rn.ftz.f32.f64	%f25, %fd215;
tmp588:
	cvt.u64.u16	%rd446, %rs59;
	shl.b64 	%rd447, %rd446, 3;
	add.s64 	%rd448, %rd3, %rd447;
	ld.f64 	%fd216, [%rd448];
	cvt.rn.ftz.f32.f64	%f26, %fd216;
tmp589:
	cvt.ftz.f64.f32	%fd217, %f25;
	cvt.ftz.f64.f32	%fd218, %f26;
	cvt.u64.u16	%rd449, %rs13;
	shl.b64 	%rd450, %rd449, 3;
	add.s64 	%rd451, %rd4, %rd450;
	ld.f64 	%fd219, [%rd451];
	mul.f64 	%fd220, %fd218, %fd219;
	add.f64 	%fd221, %fd217, %fd220;
	cvt.u64.u16	%rd452, %rs13;
	shl.b64 	%rd453, %rd452, 3;
	add.s64 	%rd454, %rd3, %rd453;
	st.f64 	[%rd454], %fd221;
	.loc	1 245 1
	cvt.u64.u16	%rd455, %rs1;
	shl.b64 	%rd456, %rd455, 3;
	add.s64 	%rd457, %rd4, %rd456;
	ld.f64 	%fd222, [%rd457];
	cvt.rn.ftz.f32.f64	%f27, %fd222;
tmp590:
	cvt.u64.u16	%rd458, %rs23;
	shl.b64 	%rd459, %rd458, 3;
	add.s64 	%rd460, %rd4, %rd459;
	ld.f64 	%fd223, [%rd460];
	cvt.rn.ftz.f32.f64	%f28, %fd223;
tmp591:
	mul.ftz.f32 	%f29, %f27, %f28;
	cvt.ftz.f64.f32	%fd224, %f29;
	cvt.u64.u16	%rd461, %rs1;
	shl.b64 	%rd462, %rd461, 3;
	add.s64 	%rd463, %rd4, %rd462;
	st.f64 	[%rd463], %fd224;
	cvt.u64.u16	%rd464, %rs2;
	shl.b64 	%rd465, %rd464, 3;
	add.s64 	%rd466, %rd4, %rd465;
	ld.f64 	%fd225, [%rd466];
	cvt.rn.ftz.f32.f64	%f30, %fd225;
tmp592:
	cvt.u64.u16	%rd467, %rs26;
	shl.b64 	%rd468, %rd467, 3;
	add.s64 	%rd469, %rd4, %rd468;
	ld.f64 	%fd226, [%rd469];
	cvt.rn.ftz.f32.f64	%f31, %fd226;
tmp593:
	mul.ftz.f32 	%f32, %f30, %f31;
	cvt.ftz.f64.f32	%fd227, %f32;
	cvt.u64.u16	%rd470, %rs2;
	shl.b64 	%rd471, %rd470, 3;
	add.s64 	%rd472, %rd4, %rd471;
	st.f64 	[%rd472], %fd227;
	cvt.u64.u16	%rd473, %rs3;
	shl.b64 	%rd474, %rd473, 3;
	add.s64 	%rd475, %rd4, %rd474;
	ld.f64 	%fd228, [%rd475];
	cvt.rn.ftz.f32.f64	%f33, %fd228;
tmp594:
	cvt.u64.u16	%rd476, %rs29;
	shl.b64 	%rd477, %rd476, 3;
	add.s64 	%rd478, %rd4, %rd477;
	ld.f64 	%fd229, [%rd478];
	cvt.rn.ftz.f32.f64	%f34, %fd229;
tmp595:
	mul.ftz.f32 	%f35, %f33, %f34;
	cvt.ftz.f64.f32	%fd230, %f35;
	cvt.u64.u16	%rd479, %rs3;
	shl.b64 	%rd480, %rd479, 3;
	add.s64 	%rd481, %rd4, %rd480;
	st.f64 	[%rd481], %fd230;
	cvt.u64.u16	%rd482, %rs4;
	shl.b64 	%rd483, %rd482, 3;
	add.s64 	%rd484, %rd4, %rd483;
	ld.f64 	%fd231, [%rd484];
	cvt.rn.ftz.f32.f64	%f36, %fd231;
tmp596:
	cvt.u64.u16	%rd485, %rs32;
	shl.b64 	%rd486, %rd485, 3;
	add.s64 	%rd487, %rd4, %rd486;
	ld.f64 	%fd232, [%rd487];
	cvt.rn.ftz.f32.f64	%f37, %fd232;
tmp597:
	mul.ftz.f32 	%f38, %f36, %f37;
	cvt.ftz.f64.f32	%fd233, %f38;
	cvt.u64.u16	%rd488, %rs4;
	shl.b64 	%rd489, %rd488, 3;
	add.s64 	%rd490, %rd4, %rd489;
	st.f64 	[%rd490], %fd233;
	cvt.u64.u16	%rd491, %rs5;
	shl.b64 	%rd492, %rd491, 3;
	add.s64 	%rd493, %rd4, %rd492;
	ld.f64 	%fd234, [%rd493];
	cvt.rn.ftz.f32.f64	%f39, %fd234;
tmp598:
	cvt.u64.u16	%rd494, %rs35;
	shl.b64 	%rd495, %rd494, 3;
	add.s64 	%rd496, %rd4, %rd495;
	ld.f64 	%fd235, [%rd496];
	cvt.rn.ftz.f32.f64	%f40, %fd235;
tmp599:
	mul.ftz.f32 	%f41, %f39, %f40;
	cvt.ftz.f64.f32	%fd236, %f41;
	cvt.u64.u16	%rd497, %rs5;
	shl.b64 	%rd498, %rd497, 3;
	add.s64 	%rd499, %rd4, %rd498;
	st.f64 	[%rd499], %fd236;
	cvt.u64.u16	%rd500, %rs6;
	shl.b64 	%rd501, %rd500, 3;
	add.s64 	%rd502, %rd4, %rd501;
	ld.f64 	%fd237, [%rd502];
	cvt.rn.ftz.f32.f64	%f42, %fd237;
tmp600:
	cvt.u64.u16	%rd503, %rs38;
	shl.b64 	%rd504, %rd503, 3;
	add.s64 	%rd505, %rd4, %rd504;
	ld.f64 	%fd238, [%rd505];
	cvt.rn.ftz.f32.f64	%f43, %fd238;
tmp601:
	mul.ftz.f32 	%f44, %f42, %f43;
	cvt.ftz.f64.f32	%fd239, %f44;
	cvt.u64.u16	%rd506, %rs6;
	shl.b64 	%rd507, %rd506, 3;
	add.s64 	%rd508, %rd4, %rd507;
	st.f64 	[%rd508], %fd239;
	cvt.u64.u16	%rd509, %rs7;
	shl.b64 	%rd510, %rd509, 3;
	add.s64 	%rd511, %rd4, %rd510;
	ld.f64 	%fd240, [%rd511];
	cvt.rn.ftz.f32.f64	%f45, %fd240;
tmp602:
	cvt.u64.u16	%rd512, %rs41;
	shl.b64 	%rd513, %rd512, 3;
	add.s64 	%rd514, %rd4, %rd513;
	ld.f64 	%fd241, [%rd514];
	cvt.rn.ftz.f32.f64	%f46, %fd241;
tmp603:
	mul.ftz.f32 	%f47, %f45, %f46;
	cvt.ftz.f64.f32	%fd242, %f47;
	cvt.u64.u16	%rd515, %rs7;
	shl.b64 	%rd516, %rd515, 3;
	add.s64 	%rd517, %rd4, %rd516;
	st.f64 	[%rd517], %fd242;
	cvt.u64.u16	%rd518, %rs8;
	shl.b64 	%rd519, %rd518, 3;
	add.s64 	%rd520, %rd4, %rd519;
	ld.f64 	%fd243, [%rd520];
	cvt.rn.ftz.f32.f64	%f48, %fd243;
tmp604:
	cvt.u64.u16	%rd521, %rs44;
	shl.b64 	%rd522, %rd521, 3;
	add.s64 	%rd523, %rd4, %rd522;
	ld.f64 	%fd244, [%rd523];
	cvt.rn.ftz.f32.f64	%f49, %fd244;
tmp605:
	mul.ftz.f32 	%f50, %f48, %f49;
	cvt.ftz.f64.f32	%fd245, %f50;
	cvt.u64.u16	%rd524, %rs8;
	shl.b64 	%rd525, %rd524, 3;
	add.s64 	%rd526, %rd4, %rd525;
	st.f64 	[%rd526], %fd245;
	cvt.u64.u16	%rd527, %rs9;
	shl.b64 	%rd528, %rd527, 3;
	add.s64 	%rd529, %rd4, %rd528;
	ld.f64 	%fd246, [%rd529];
	cvt.rn.ftz.f32.f64	%f51, %fd246;
tmp606:
	cvt.u64.u16	%rd530, %rs47;
	shl.b64 	%rd531, %rd530, 3;
	add.s64 	%rd532, %rd4, %rd531;
	ld.f64 	%fd247, [%rd532];
	cvt.rn.ftz.f32.f64	%f52, %fd247;
tmp607:
	mul.ftz.f32 	%f53, %f51, %f52;
	cvt.ftz.f64.f32	%fd248, %f53;
	cvt.u64.u16	%rd533, %rs9;
	shl.b64 	%rd534, %rd533, 3;
	add.s64 	%rd535, %rd4, %rd534;
	st.f64 	[%rd535], %fd248;
	cvt.u64.u16	%rd536, %rs10;
	shl.b64 	%rd537, %rd536, 3;
	add.s64 	%rd538, %rd4, %rd537;
	ld.f64 	%fd249, [%rd538];
	cvt.rn.ftz.f32.f64	%f54, %fd249;
tmp608:
	cvt.u64.u16	%rd539, %rs50;
	shl.b64 	%rd540, %rd539, 3;
	add.s64 	%rd541, %rd4, %rd540;
	ld.f64 	%fd250, [%rd541];
	cvt.rn.ftz.f32.f64	%f55, %fd250;
tmp609:
	mul.ftz.f32 	%f56, %f54, %f55;
	cvt.ftz.f64.f32	%fd251, %f56;
	cvt.u64.u16	%rd542, %rs10;
	shl.b64 	%rd543, %rd542, 3;
	add.s64 	%rd544, %rd4, %rd543;
	st.f64 	[%rd544], %fd251;
	cvt.u64.u16	%rd545, %rs11;
	shl.b64 	%rd546, %rd545, 3;
	add.s64 	%rd547, %rd4, %rd546;
	ld.f64 	%fd252, [%rd547];
	cvt.rn.ftz.f32.f64	%f57, %fd252;
tmp610:
	cvt.u64.u16	%rd548, %rs53;
	shl.b64 	%rd549, %rd548, 3;
	add.s64 	%rd550, %rd4, %rd549;
	ld.f64 	%fd253, [%rd550];
	cvt.rn.ftz.f32.f64	%f58, %fd253;
tmp611:
	mul.ftz.f32 	%f59, %f57, %f58;
	cvt.ftz.f64.f32	%fd254, %f59;
	cvt.u64.u16	%rd551, %rs11;
	shl.b64 	%rd552, %rd551, 3;
	add.s64 	%rd553, %rd4, %rd552;
	st.f64 	[%rd553], %fd254;
	cvt.u64.u16	%rd554, %rs12;
	shl.b64 	%rd555, %rd554, 3;
	add.s64 	%rd556, %rd4, %rd555;
	ld.f64 	%fd255, [%rd556];
	cvt.rn.ftz.f32.f64	%f60, %fd255;
tmp612:
	cvt.u64.u16	%rd557, %rs56;
	shl.b64 	%rd558, %rd557, 3;
	add.s64 	%rd559, %rd4, %rd558;
	ld.f64 	%fd256, [%rd559];
	cvt.rn.ftz.f32.f64	%f61, %fd256;
tmp613:
	mul.ftz.f32 	%f62, %f60, %f61;
	cvt.ftz.f64.f32	%fd257, %f62;
	cvt.u64.u16	%rd560, %rs12;
	shl.b64 	%rd561, %rd560, 3;
	add.s64 	%rd562, %rd4, %rd561;
	st.f64 	[%rd562], %fd257;
	cvt.u64.u16	%rd563, %rs13;
	shl.b64 	%rd564, %rd563, 3;
	add.s64 	%rd565, %rd4, %rd564;
	ld.f64 	%fd258, [%rd565];
	cvt.rn.ftz.f32.f64	%f63, %fd258;
tmp614:
	cvt.u64.u16	%rd566, %rs59;
	shl.b64 	%rd567, %rd566, 3;
	add.s64 	%rd568, %rd4, %rd567;
	ld.f64 	%fd259, [%rd568];
	cvt.rn.ftz.f32.f64	%f64, %fd259;
tmp615:
	mul.ftz.f32 	%f65, %f63, %f64;
	cvt.ftz.f64.f32	%fd260, %f65;
	cvt.u64.u16	%rd569, %rs13;
	shl.b64 	%rd570, %rd569, 3;
	add.s64 	%rd571, %rd4, %rd570;
	st.f64 	[%rd571], %fd260;
tmp616:

	.loc	1 236 137
	add.s16 	%rs60, %rs60, 1;
tmp617:
	bra.uni 	BB45_3;
tmp618:

BB45_6:
	.loc	1 247 2
	ret;
tmp619:
func_end45:
}

	// .globl	_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t
.visible .func _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t(
	.param .align 8 .b8 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_0[208],
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_1,
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_2,
	.param .align 8 .b8 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3[56],
	.param .align 8 .b8 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4[32],
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_5,
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_6,
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_7,
	.param .b32 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_8
)
{
	.local .align 8 .b8 	__local_depot46[1584];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<832>;
	.reg .s16 	%rs<4210>;
	.reg .f32 	%f<2232>;
	.reg .s32 	%r<14854>;
	.reg .f64 	%fd<815>;
	.reg .s64 	%rd<14103>;


	.loc 1 286 1
func_begin46:
	.loc	1 0 0

	.loc 1 286 1

	mov.u64 	%rd14102, __local_depot46;
	cvta.local.u64 	%SP, %rd14102;
	ld.param.u64 	%rd13, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_1];
	ld.param.u64 	%rd14, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_2];
	ld.param.f32 	%f128, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+48];
	ld.param.u64 	%rd18, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+40];
	ld.param.u64 	%rd17, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+32];
	ld.param.u64 	%rd16, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+24];
	ld.param.u64 	%rd15, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+16];
	ld.param.f32 	%f127, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+8];
	ld.param.u16 	%rs56, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+6];
	ld.param.u16 	%rs55, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+4];
	ld.param.u16 	%rs54, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+2];
	ld.param.u16 	%rs53, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3];
	ld.param.u64 	%rd20, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+24];
	ld.param.u16 	%rs61, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+20];
	ld.param.f32 	%f131, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+16];
	ld.param.f32 	%f130, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+12];
	ld.param.f32 	%f129, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+8];
	ld.param.u64 	%rd21, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_5];
	ld.param.u16 	%rs62, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_8];
	ld.param.u64 	%rd19, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4];
	ld.param.u8 	%rs60, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+55];
	ld.param.u8 	%rs59, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+54];
	ld.param.u8 	%rs58, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+53];
	ld.param.u8 	%rs57, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+52];
	mov.u64 	%rd1, _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_0;
	mov.u32 	%r14847, 0;
	add.u64 	%rd2, %SP, 0;

BB46_1:
	cvt.s64.s32	%rd22, %r14847;
	shl.b64 	%rd23, %rd22, 3;
	add.s64 	%rd24, %rd1, %rd23;
	ld.local.u64 	%rd25, [%rd24];
	cvt.s64.s32	%rd26, %r14847;
	shl.b64 	%rd27, %rd26, 3;
	add.s64 	%rd28, %rd2, %rd27;
	st.u64 	[%rd28], %rd25;
	add.s32 	%r14847, %r14847, 1;
	setp.lt.u32	%p1, %r14847, 26;
	@%p1 bra 	BB46_1;
	bra.uni 	BB46_2;

BB46_2:
	st.u16 	[%SP+208], %rs53;
	st.u16 	[%SP+210], %rs54;
	st.u16 	[%SP+212], %rs55;
	st.u16 	[%SP+214], %rs56;
	st.f32 	[%SP+216], %f127;
	st.u64 	[%SP+224], %rd15;
	st.u64 	[%SP+232], %rd16;
	st.u64 	[%SP+240], %rd17;
	st.u64 	[%SP+248], %rd18;
	st.f32 	[%SP+256], %f128;
	st.u8 	[%SP+260], %rs57;
	st.u8 	[%SP+261], %rs58;
	st.u8 	[%SP+262], %rs59;
	st.u8 	[%SP+263], %rs60;
	st.u64 	[%SP+288], %rd20;
	st.u16 	[%SP+284], %rs61;
	st.f32 	[%SP+280], %f131;
	st.f32 	[%SP+276], %f130;
	st.f32 	[%SP+272], %f129;
	st.u64 	[%SP+264], %rd19;
tmp620:
func_exec_begin46:
	.loc	1 291 1
	mov.u32 	%r21, %tid.y;
	cvt.u16.u32	%rs63, %r21;
	st.u16 	[%SP+296], %rs63;
	.loc	1 298 1
	ld.u16 	%rs64, [%SP+16];
	cvt.u32.u16	%r22, %rs64;
	add.s32 	%r23, %r22, 2;
	mul.lo.s32 	%r24, %r23, 2;
	cvt.s64.s32	%rd29, %r24;
	mul.lo.s64 	%rd30, %rd29, 8;
	ld.u16 	%rs65, [%SP+284];
	cvt.u32.u16	%r25, %rs65;
	mul.lo.s32 	%r26, %r25, 32;
	add.s32 	%r27, %r26, 32;
	cvt.s64.s32	%rd31, %r27;
	mul.lo.s64 	%rd32, %rd31, 4;
	add.s64 	%rd33, %rd30, %rd32;
	cvt.u16.u64	%rs66, %rd33;
tmp621:
	.loc	1 299 1
	cvt.rn.f64.u16	%fd27, %rs66;
tmp622:
	mov.f64 	%fd28, 0d4020000000000000;
	mov.f64 	%fd29, %fd28;
tmp623:
	.loc	1 299 120
	bra.uni	tmp624;
tmp624:
	.loc	4 1448 3
	div.rn.f64 	%fd30, %fd27, %fd29;
tmp625:
	.loc	1 299 120
	cvt.rn.ftz.f32.f64	%f132, %fd30;
tmp626:
	.loc	1 299 105
	bra.uni	tmp627;
tmp627:
	.loc	4 649 10
	cvt.rpi.ftz.f32.f32	%f133, %f132;
tmp628:
	.loc	1 299 105
	mul.ftz.f32 	%f134, %f133, 0f41000000;
	cvt.ftz.f64.f32	%fd31, %f134;
	cvt.rn.ftz.f32.f64	%f135, %fd31;
tmp629:
	.loc	1 299 70
	bra.uni	tmp630;
tmp630:
	.loc	4 1106 10
	cvt.rzi.ftz.u32.f32	%r28, %f135;
tmp631:
	.loc	1 299 70
	cvt.u16.u32	%rs67, %r28;
tmp632:
	.loc	1 303 1
	cvt.u32.u16	%r29, %rs67;
	mov.u32 	%r30, %tid.y;
	mul.lo.s32 	%r31, %r29, %r30;
	cvt.u32.u16	%r32, %rs62;
	add.s32 	%r33, %r32, %r31;
	cvt.u16.u32	%rs68, %r33;
tmp633:
	.loc	1 304 1
	cvt.u64.u16	%rd34, %rs68;
	mov.u64 	%rd35, smem;
	cvta.shared.u64 	%rd36, %rd35;
	add.s64 	%rd3, %rd36, %rd34;
tmp634:
	.loc	1 305 1
	ld.u16 	%rs69, [%SP+16];
	cvt.u32.u16	%r34, %rs69;
	add.s32 	%r35, %r34, 2;
	cvt.s64.s32	%rd37, %r35;
	mul.lo.s64 	%rd38, %rd37, 8;
	cvt.u64.u16	%rd39, %rs68;
	add.s64 	%rd40, %rd39, %rd38;
	cvt.u16.u64	%rs70, %rd40;
tmp635:
	.loc	1 307 1
	cvt.u64.u16	%rd41, %rs70;
	add.s64 	%rd4, %rd36, %rd41;
tmp636:
	.loc	1 308 1
	ld.u16 	%rs71, [%SP+16];
	cvt.u32.u16	%r36, %rs71;
	add.s32 	%r37, %r36, 2;
	cvt.s64.s32	%rd42, %r37;
	mul.lo.s64 	%rd43, %rd42, 8;
	cvt.u64.u16	%rd44, %rs70;
	add.s64 	%rd45, %rd44, %rd43;
	cvt.u16.u64	%rs72, %rd45;
tmp637:
	.loc	1 310 1
	cvt.rn.f64.u16	%fd32, %rs72;
tmp638:
	mov.f64 	%fd33, %fd28;
tmp639:
	.loc	1 310 78
	bra.uni	tmp640;
tmp640:
	.loc	4 1448 3
	div.rn.f64 	%fd34, %fd32, %fd33;
tmp641:
	.loc	1 310 78
	cvt.rn.ftz.f32.f64	%f136, %fd34;
tmp642:
	.loc	1 310 63
	bra.uni	tmp643;
tmp643:
	.loc	4 649 10
	cvt.rpi.ftz.f32.f32	%f137, %f136;
tmp644:
	.loc	1 310 63
	mul.ftz.f32 	%f138, %f137, 0f41000000;
	cvt.ftz.f64.f32	%fd35, %f138;
	cvt.rn.ftz.f32.f64	%f139, %fd35;
tmp645:
	.loc	1 310 28
	bra.uni	tmp646;
tmp646:
	.loc	4 1106 10
	cvt.rzi.ftz.u32.f32	%r38, %f139;
tmp647:
	.loc	1 310 28
	cvt.u16.u32	%rs73, %r38;
tmp648:
	.loc	1 314 1
	cvt.u64.u16	%rd46, %rs73;
	add.s64 	%rd5, %rd36, %rd46;
	.loc	1 315 1
	ld.u16 	%rs74, [%SP+284];
	cvt.u32.u16	%r39, %rs74;
	mul.lo.s32 	%r40, %r39, 32;
	cvt.s64.s32	%rd47, %r40;
	mul.lo.s64 	%rd48, %rd47, 4;
	cvt.u64.u16	%rd49, %rs73;
	add.s64 	%rd50, %rd49, %rd48;
	cvt.u16.u64	%rs75, %rd50;
tmp649:
	mov.u32 	%r41, 0;
	.loc	1 316 1
	st.u32 	[%rd5+128], %r41;
	.loc	1 317 1
	cvt.u64.u16	%rd51, %rs75;
	add.s64 	%rd6, %rd36, %rd51;
	.loc	1 319 1
	mov.u32 	%r42, %ctaid.x;
	cvt.u16.u32	%rs1, %r42;
tmp650:
	.loc	1 320 1
	ld.f32 	%f140, [%SP+256];
	cvt.ftz.f64.f32	%fd36, %f140;
	cvt.rn.ftz.f32.f64	%f141, %fd36;
tmp651:
	.loc	1 320 49
	bra.uni	tmp652;
tmp652:
	.loc	4 1085 10
	cvt.rzi.ftz.s32.f32	%r43, %f141;
tmp653:
	.loc	1 320 49
	mov.b32 	%r3, %r43;
tmp654:
	mov.f32 	%f142, 0f00000000;
	.loc	1 321 1
	mov.f32 	%f2191, %f142;
tmp655:
	.loc	1 323 1
	mov.u64 	%rd7, %rd4;
tmp656:
	.loc	1 324 1
	mov.u64 	%rd8, %rd3;
tmp657:
	.loc	1 326 1
	mov.u32 	%r44, %tid.x;
	cvt.u16.u32	%rs2, %r44;
tmp658:
	mov.u32 	%r45, %tid.x;
	add.s32 	%r46, %r45, 32;
	cvt.u16.u32	%rs3, %r46;
tmp659:
	mov.u32 	%r47, %tid.x;
	add.s32 	%r48, %r47, 64;
	cvt.u16.u32	%rs4, %r48;
tmp660:
	mov.u32 	%r49, %tid.x;
	add.s32 	%r50, %r49, 96;
	cvt.u16.u32	%rs5, %r50;
tmp661:
	mov.u32 	%r51, %tid.x;
	add.s32 	%r52, %r51, 128;
	cvt.u16.u32	%rs6, %r52;
tmp662:
	mov.u32 	%r53, %tid.x;
	add.s32 	%r54, %r53, 160;
	cvt.u16.u32	%rs7, %r54;
tmp663:
	mov.u32 	%r55, %tid.x;
	add.s32 	%r56, %r55, 192;
	cvt.u16.u32	%rs8, %r56;
tmp664:
	mov.u32 	%r57, %tid.x;
	add.s32 	%r58, %r57, 224;
	cvt.u16.u32	%rs9, %r58;
tmp665:
	mov.u32 	%r59, %tid.x;
	add.s32 	%r60, %r59, 256;
	cvt.u16.u32	%rs10, %r60;
tmp666:
	mov.u32 	%r61, %tid.x;
	add.s32 	%r62, %r61, 288;
	cvt.u16.u32	%rs11, %r62;
tmp667:
	mov.u32 	%r63, %tid.x;
	add.s32 	%r64, %r63, 320;
	cvt.u16.u32	%rs12, %r64;
tmp668:
	mov.u32 	%r65, %tid.x;
	add.s32 	%r66, %r65, 352;
	cvt.u16.u32	%rs13, %r66;
tmp669:
	mov.u32 	%r67, %tid.x;
	add.s32 	%r68, %r67, 384;
	cvt.u16.u32	%rs14, %r68;
tmp670:
	.loc	1 329 1
	cvt.u64.u16	%rd52, %rs2;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd54, %rd14, %rd53;
	ld.f32 	%f143, [%rd54];
	mov.f32 	%f2192, %f143;
tmp671:
	cvt.u64.u16	%rd55, %rs3;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd14, %rd56;
	ld.f32 	%f144, [%rd57];
	mov.f32 	%f2194, %f144;
tmp672:
	cvt.u64.u16	%rd58, %rs4;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd14, %rd59;
	ld.f32 	%f145, [%rd60];
	mov.f32 	%f2196, %f145;
tmp673:
	cvt.u64.u16	%rd61, %rs5;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd14, %rd62;
	ld.f32 	%f146, [%rd63];
	mov.f32 	%f2198, %f146;
tmp674:
	cvt.u64.u16	%rd64, %rs6;
	shl.b64 	%rd65, %rd64, 2;
	add.s64 	%rd66, %rd14, %rd65;
	ld.f32 	%f147, [%rd66];
	mov.f32 	%f2200, %f147;
tmp675:
	cvt.u64.u16	%rd67, %rs7;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd14, %rd68;
	ld.f32 	%f148, [%rd69];
	mov.f32 	%f2202, %f148;
tmp676:
	cvt.u64.u16	%rd70, %rs8;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd14, %rd71;
	ld.f32 	%f149, [%rd72];
	mov.f32 	%f2204, %f149;
tmp677:
	cvt.u64.u16	%rd73, %rs9;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd75, %rd14, %rd74;
	ld.f32 	%f150, [%rd75];
	mov.f32 	%f2206, %f150;
tmp678:
	cvt.u64.u16	%rd76, %rs10;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd14, %rd77;
	ld.f32 	%f151, [%rd78];
	mov.f32 	%f2208, %f151;
tmp679:
	cvt.u64.u16	%rd79, %rs11;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd14, %rd80;
	ld.f32 	%f152, [%rd81];
	mov.f32 	%f2210, %f152;
tmp680:
	cvt.u64.u16	%rd82, %rs12;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd14, %rd83;
	ld.f32 	%f153, [%rd84];
	mov.f32 	%f2212, %f153;
tmp681:
	cvt.u64.u16	%rd85, %rs13;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd87, %rd14, %rd86;
	ld.f32 	%f154, [%rd87];
	mov.f32 	%f2214, %f154;
tmp682:
	cvt.u64.u16	%rd88, %rs14;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd14, %rd89;
	ld.f32 	%f155, [%rd90];
	mov.f32 	%f2216, %f155;
tmp683:
	mov.f64 	%fd37, 0d0000000000000000;
	.loc	1 332 1
	mov.f64 	%fd38, %fd37;
	st.f64 	[%SP+824], %fd38;
	mov.f64 	%fd39, %fd37;
	st.f64 	[%SP+832], %fd39;
	mov.f32 	%f156, %f142;
	st.f32 	[%SP+840], %f156;
	mov.f32 	%f157, %f142;
	st.f32 	[%SP+844], %f157;
	mov.f64 	%fd40, %fd37;
	st.f64 	[%SP+848], %fd40;
	mov.f64 	%fd41, %fd37;
	st.f64 	[%SP+856], %fd41;
	mov.f32 	%f158, %f142;
	st.f32 	[%SP+864], %f158;
	mov.f32 	%f159, %f142;
	st.f32 	[%SP+868], %f159;
	mov.f64 	%fd42, %fd37;
	st.f64 	[%SP+872], %fd42;
	mov.f64 	%fd43, %fd37;
	st.f64 	[%SP+880], %fd43;
	mov.f32 	%f160, %f142;
	st.f32 	[%SP+888], %f160;
	mov.f32 	%f161, %f142;
	st.f32 	[%SP+892], %f161;
	mov.f64 	%fd44, %fd37;
	st.f64 	[%SP+896], %fd44;
	mov.f64 	%fd45, %fd37;
	st.f64 	[%SP+904], %fd45;
	mov.f32 	%f162, %f142;
	st.f32 	[%SP+912], %f162;
	mov.f32 	%f163, %f142;
	st.f32 	[%SP+916], %f163;
	mov.f64 	%fd46, %fd37;
	st.f64 	[%SP+920], %fd46;
	mov.f64 	%fd47, %fd37;
	st.f64 	[%SP+928], %fd47;
	mov.f32 	%f164, %f142;
	st.f32 	[%SP+936], %f164;
	mov.f32 	%f165, %f142;
	st.f32 	[%SP+940], %f165;
	mov.f64 	%fd48, %fd37;
	st.f64 	[%SP+944], %fd48;
	mov.f64 	%fd49, %fd37;
	st.f64 	[%SP+952], %fd49;
	mov.f32 	%f166, %f142;
	st.f32 	[%SP+960], %f166;
	mov.f32 	%f167, %f142;
	st.f32 	[%SP+964], %f167;
	mov.f64 	%fd50, %fd37;
	st.f64 	[%SP+968], %fd50;
	mov.f64 	%fd51, %fd37;
	st.f64 	[%SP+976], %fd51;
	mov.f32 	%f168, %f142;
	st.f32 	[%SP+984], %f168;
	mov.f32 	%f169, %f142;
	st.f32 	[%SP+988], %f169;
	mov.f64 	%fd52, %fd37;
	st.f64 	[%SP+992], %fd52;
	mov.f64 	%fd53, %fd37;
	st.f64 	[%SP+1000], %fd53;
	mov.f32 	%f170, %f142;
	st.f32 	[%SP+1008], %f170;
	mov.f32 	%f171, %f142;
	st.f32 	[%SP+1012], %f171;
	mov.f64 	%fd54, %fd37;
	st.f64 	[%SP+1016], %fd54;
	mov.f64 	%fd55, %fd37;
	st.f64 	[%SP+1024], %fd55;
	mov.f32 	%f172, %f142;
	st.f32 	[%SP+1032], %f172;
	mov.f32 	%f173, %f142;
	st.f32 	[%SP+1036], %f173;
	mov.f64 	%fd56, %fd37;
	st.f64 	[%SP+1040], %fd56;
	mov.f64 	%fd57, %fd37;
	st.f64 	[%SP+1048], %fd57;
	mov.f32 	%f174, %f142;
	st.f32 	[%SP+1056], %f174;
	mov.f32 	%f175, %f142;
	st.f32 	[%SP+1060], %f175;
	mov.f64 	%fd58, %fd37;
	st.f64 	[%SP+1064], %fd58;
	mov.f64 	%fd59, %fd37;
	st.f64 	[%SP+1072], %fd59;
	mov.f32 	%f176, %f142;
	st.f32 	[%SP+1080], %f176;
	mov.f32 	%f177, %f142;
	st.f32 	[%SP+1084], %f177;
	mov.f64 	%fd60, %fd37;
	st.f64 	[%SP+1088], %fd60;
	mov.f64 	%fd61, %fd37;
	st.f64 	[%SP+1096], %fd61;
	mov.f32 	%f178, %f142;
	st.f32 	[%SP+1104], %f178;
	mov.f32 	%f179, %f142;
	st.f32 	[%SP+1108], %f179;
	mov.f64 	%fd62, %fd37;
	st.f64 	[%SP+1112], %fd62;
	mov.f64 	%fd63, %fd37;
	st.f64 	[%SP+1120], %fd63;
	mov.f32 	%f180, %f142;
	st.f32 	[%SP+1128], %f180;
	mov.f32 	%f181, %f142;
	st.f32 	[%SP+1132], %f181;
	.loc	1 334 1
	st.u32 	[%SP+300], %r41;
	st.u32 	[%SP+304], %r41;
	st.u32 	[%SP+308], %r41;
	st.u32 	[%SP+312], %r41;
	st.u32 	[%SP+316], %r41;
	st.u32 	[%SP+320], %r41;
	st.u32 	[%SP+324], %r41;
	st.u32 	[%SP+328], %r41;
	st.u32 	[%SP+332], %r41;
	st.u32 	[%SP+336], %r41;
	st.u32 	[%SP+340], %r41;
	st.u32 	[%SP+344], %r41;
	st.u32 	[%SP+348], %r41;
	st.u32 	[%SP+352], %r41;
	st.u32 	[%SP+356], %r41;
	st.u32 	[%SP+360], %r41;
	st.u32 	[%SP+364], %r41;
	st.u32 	[%SP+368], %r41;
	st.u32 	[%SP+372], %r41;
	st.u32 	[%SP+376], %r41;
	st.u32 	[%SP+380], %r41;
	st.u32 	[%SP+384], %r41;
	st.u32 	[%SP+388], %r41;
	st.u32 	[%SP+392], %r41;
	st.u32 	[%SP+396], %r41;
	st.u32 	[%SP+400], %r41;
	st.u32 	[%SP+404], %r41;
	st.u32 	[%SP+408], %r41;
	st.u32 	[%SP+412], %r41;
	st.u32 	[%SP+416], %r41;
	st.u32 	[%SP+420], %r41;
	st.u32 	[%SP+424], %r41;
	st.u32 	[%SP+428], %r41;
	st.u32 	[%SP+432], %r41;
	st.u32 	[%SP+436], %r41;
	st.u32 	[%SP+440], %r41;
	st.u32 	[%SP+444], %r41;
	st.u32 	[%SP+448], %r41;
	st.u32 	[%SP+452], %r41;
	st.u32 	[%SP+456], %r41;
	st.u32 	[%SP+460], %r41;
	st.u32 	[%SP+464], %r41;
	st.u32 	[%SP+468], %r41;
	st.u32 	[%SP+472], %r41;
	st.u32 	[%SP+476], %r41;
	st.u32 	[%SP+480], %r41;
	st.u32 	[%SP+484], %r41;
	st.u32 	[%SP+488], %r41;
	st.u32 	[%SP+492], %r41;
	st.u32 	[%SP+496], %r41;
	st.u32 	[%SP+500], %r41;
	st.u32 	[%SP+504], %r41;
	st.u32 	[%SP+508], %r41;
	st.u32 	[%SP+512], %r41;
	st.u32 	[%SP+516], %r41;
	st.u32 	[%SP+520], %r41;
	st.u32 	[%SP+524], %r41;
	st.u32 	[%SP+528], %r41;
	st.u32 	[%SP+532], %r41;
	st.u32 	[%SP+536], %r41;
	st.u32 	[%SP+540], %r41;
	st.u32 	[%SP+544], %r41;
	st.u32 	[%SP+548], %r41;
	st.u32 	[%SP+552], %r41;
	st.u32 	[%SP+556], %r41;
	st.u32 	[%SP+560], %r41;
	st.u32 	[%SP+564], %r41;
	st.u32 	[%SP+568], %r41;
	st.u32 	[%SP+572], %r41;
	st.u32 	[%SP+576], %r41;
	st.u32 	[%SP+580], %r41;
	st.u32 	[%SP+584], %r41;
	st.u32 	[%SP+588], %r41;
	st.u32 	[%SP+592], %r41;
	st.u32 	[%SP+596], %r41;
	st.u32 	[%SP+600], %r41;
	st.u32 	[%SP+604], %r41;
	st.u32 	[%SP+608], %r41;
	st.u32 	[%SP+612], %r41;
	st.u32 	[%SP+616], %r41;
	st.u32 	[%SP+620], %r41;
	st.u32 	[%SP+624], %r41;
	st.u32 	[%SP+628], %r41;
	st.u32 	[%SP+632], %r41;
	st.u32 	[%SP+636], %r41;
	st.u32 	[%SP+640], %r41;
	st.u32 	[%SP+644], %r41;
	st.u32 	[%SP+648], %r41;
	st.u32 	[%SP+652], %r41;
	st.u32 	[%SP+656], %r41;
	st.u32 	[%SP+660], %r41;
	st.u32 	[%SP+664], %r41;
	st.u32 	[%SP+668], %r41;
	st.u32 	[%SP+672], %r41;
	st.u32 	[%SP+676], %r41;
	st.u32 	[%SP+680], %r41;
	st.u32 	[%SP+684], %r41;
	st.u32 	[%SP+688], %r41;
	st.u32 	[%SP+692], %r41;
	st.u32 	[%SP+696], %r41;
	st.u32 	[%SP+700], %r41;
	st.u32 	[%SP+704], %r41;
	st.u32 	[%SP+708], %r41;
	st.u32 	[%SP+712], %r41;
	st.u32 	[%SP+716], %r41;
	st.u32 	[%SP+720], %r41;
	st.u32 	[%SP+724], %r41;
	st.u32 	[%SP+728], %r41;
	st.u32 	[%SP+732], %r41;
	st.u32 	[%SP+736], %r41;
	st.u32 	[%SP+740], %r41;
	st.u32 	[%SP+744], %r41;
	st.u32 	[%SP+748], %r41;
	st.u32 	[%SP+752], %r41;
	st.u32 	[%SP+756], %r41;
	st.u32 	[%SP+760], %r41;
	st.u32 	[%SP+764], %r41;
	st.u32 	[%SP+768], %r41;
	st.u32 	[%SP+772], %r41;
	st.u32 	[%SP+776], %r41;
	st.u32 	[%SP+780], %r41;
	st.u32 	[%SP+784], %r41;
	st.u32 	[%SP+788], %r41;
	st.u32 	[%SP+792], %r41;
	st.u32 	[%SP+796], %r41;
	st.u32 	[%SP+800], %r41;
	st.u32 	[%SP+804], %r41;
	st.u32 	[%SP+808], %r41;
	st.u32 	[%SP+812], %r41;
	st.u32 	[%SP+816], %r41;
	.loc	1 336 1
	cvt.u64.u16	%rd91, %rs2;
	mov.u64 	%rd92, cSonNoVec;
	cvta.const.u64 	%rd93, %rd92;
	shl.b64 	%rd94, %rd91, 1;
	add.s64 	%rd95, %rd93, %rd94;
	ld.u16 	%rs76, [%rd95];
	mov.b16 	%rs77, %rs76;
	st.u16 	[%SP+1136], %rs77;
	cvt.u64.u16	%rd96, %rs3;
	shl.b64 	%rd97, %rd96, 1;
	add.s64 	%rd98, %rd93, %rd97;
	ld.u16 	%rs78, [%rd98];
	mov.b16 	%rs79, %rs78;
	st.u16 	[%SP+1138], %rs79;
	cvt.u64.u16	%rd99, %rs4;
	shl.b64 	%rd100, %rd99, 1;
	add.s64 	%rd101, %rd93, %rd100;
	ld.u16 	%rs80, [%rd101];
	mov.b16 	%rs81, %rs80;
	st.u16 	[%SP+1140], %rs81;
	cvt.u64.u16	%rd102, %rs5;
	shl.b64 	%rd103, %rd102, 1;
	add.s64 	%rd104, %rd93, %rd103;
	ld.u16 	%rs82, [%rd104];
	mov.b16 	%rs83, %rs82;
	st.u16 	[%SP+1142], %rs83;
	cvt.u64.u16	%rd105, %rs6;
	shl.b64 	%rd106, %rd105, 1;
	add.s64 	%rd107, %rd93, %rd106;
	ld.u16 	%rs84, [%rd107];
	mov.b16 	%rs85, %rs84;
	st.u16 	[%SP+1144], %rs85;
	cvt.u64.u16	%rd108, %rs7;
	shl.b64 	%rd109, %rd108, 1;
	add.s64 	%rd110, %rd93, %rd109;
	ld.u16 	%rs86, [%rd110];
	mov.b16 	%rs87, %rs86;
	st.u16 	[%SP+1146], %rs87;
	cvt.u64.u16	%rd111, %rs8;
	shl.b64 	%rd112, %rd111, 1;
	add.s64 	%rd113, %rd93, %rd112;
	ld.u16 	%rs88, [%rd113];
	mov.b16 	%rs89, %rs88;
	st.u16 	[%SP+1148], %rs89;
	cvt.u64.u16	%rd114, %rs9;
	shl.b64 	%rd115, %rd114, 1;
	add.s64 	%rd116, %rd93, %rd115;
	ld.u16 	%rs90, [%rd116];
	mov.b16 	%rs91, %rs90;
	st.u16 	[%SP+1150], %rs91;
	cvt.u64.u16	%rd117, %rs10;
	shl.b64 	%rd118, %rd117, 1;
	add.s64 	%rd119, %rd93, %rd118;
	ld.u16 	%rs92, [%rd119];
	mov.b16 	%rs93, %rs92;
	st.u16 	[%SP+1152], %rs93;
	cvt.u64.u16	%rd120, %rs11;
	shl.b64 	%rd121, %rd120, 1;
	add.s64 	%rd122, %rd93, %rd121;
	ld.u16 	%rs94, [%rd122];
	mov.b16 	%rs95, %rs94;
	st.u16 	[%SP+1154], %rs95;
	cvt.u64.u16	%rd123, %rs12;
	shl.b64 	%rd124, %rd123, 1;
	add.s64 	%rd125, %rd93, %rd124;
	ld.u16 	%rs96, [%rd125];
	mov.b16 	%rs97, %rs96;
	st.u16 	[%SP+1156], %rs97;
	cvt.u64.u16	%rd126, %rs13;
	shl.b64 	%rd127, %rd126, 1;
	add.s64 	%rd128, %rd93, %rd127;
	ld.u16 	%rs98, [%rd128];
	mov.b16 	%rs99, %rs98;
	st.u16 	[%SP+1158], %rs99;
	cvt.u64.u16	%rd129, %rs14;
	shl.b64 	%rd130, %rd129, 1;
	add.s64 	%rd131, %rd93, %rd130;
	ld.u16 	%rs100, [%rd131];
	mov.b16 	%rs101, %rs100;
	st.u16 	[%SP+1160], %rs101;
	.loc	1 339 1
	cvt.u64.u16	%rd132, %rs2;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd134, %rd4, %rd133;
	mov.u64 	%rd135, 0;
	st.u64 	[%rd134], %rd135;
	mov.f32 	%f2193, %f142;
tmp684:
	cvt.u64.u16	%rd136, %rs3;
	shl.b64 	%rd137, %rd136, 3;
	add.s64 	%rd138, %rd4, %rd137;
	st.u64 	[%rd138], %rd135;
	mov.f32 	%f2195, %f142;
tmp685:
	cvt.u64.u16	%rd139, %rs4;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd4, %rd140;
	st.u64 	[%rd141], %rd135;
	mov.f32 	%f2197, %f142;
tmp686:
	cvt.u64.u16	%rd142, %rs5;
	shl.b64 	%rd143, %rd142, 3;
	add.s64 	%rd144, %rd4, %rd143;
	st.u64 	[%rd144], %rd135;
	mov.f32 	%f2199, %f142;
tmp687:
	cvt.u64.u16	%rd145, %rs6;
	shl.b64 	%rd146, %rd145, 3;
	add.s64 	%rd147, %rd4, %rd146;
	st.u64 	[%rd147], %rd135;
	mov.f32 	%f2201, %f142;
tmp688:
	cvt.u64.u16	%rd148, %rs7;
	shl.b64 	%rd149, %rd148, 3;
	add.s64 	%rd150, %rd4, %rd149;
	st.u64 	[%rd150], %rd135;
	mov.f32 	%f2203, %f142;
tmp689:
	cvt.u64.u16	%rd151, %rs8;
	shl.b64 	%rd152, %rd151, 3;
	add.s64 	%rd153, %rd4, %rd152;
	st.u64 	[%rd153], %rd135;
	mov.f32 	%f2205, %f142;
tmp690:
	cvt.u64.u16	%rd154, %rs9;
	shl.b64 	%rd155, %rd154, 3;
	add.s64 	%rd156, %rd4, %rd155;
	st.u64 	[%rd156], %rd135;
	mov.f32 	%f2207, %f142;
tmp691:
	cvt.u64.u16	%rd157, %rs10;
	shl.b64 	%rd158, %rd157, 3;
	add.s64 	%rd159, %rd4, %rd158;
	st.u64 	[%rd159], %rd135;
	mov.f32 	%f2209, %f142;
tmp692:
	cvt.u64.u16	%rd160, %rs11;
	shl.b64 	%rd161, %rd160, 3;
	add.s64 	%rd162, %rd4, %rd161;
	st.u64 	[%rd162], %rd135;
	mov.f32 	%f2211, %f142;
tmp693:
	cvt.u64.u16	%rd163, %rs12;
	shl.b64 	%rd164, %rd163, 3;
	add.s64 	%rd165, %rd4, %rd164;
	st.u64 	[%rd165], %rd135;
	mov.f32 	%f2213, %f142;
tmp694:
	cvt.u64.u16	%rd166, %rs13;
	shl.b64 	%rd167, %rd166, 3;
	add.s64 	%rd168, %rd4, %rd167;
	st.u64 	[%rd168], %rd135;
	mov.f32 	%f2215, %f142;
tmp695:
	cvt.u64.u16	%rd169, %rs14;
	shl.b64 	%rd170, %rd169, 3;
	add.s64 	%rd171, %rd4, %rd170;
	st.u64 	[%rd171], %rd135;
	mov.f32 	%f2217, %f142;
tmp696:
	.loc	1 343 1
	ld.u16 	%rs102, [%SP+16];
	cvt.u32.u16	%r69, %rs102;
	cvt.u32.u16	%r70, %rs2;
	sub.s32 	%r71, %r69, %r70;
	sub.s32 	%r72, %r71, 1;
	cvt.u16.u32	%rs4207, %r72;
tmp697:
	ld.u16 	%rs103, [%SP+16];
	cvt.u32.u16	%r73, %rs103;
	cvt.u32.u16	%r74, %rs3;
	sub.s32 	%r75, %r73, %r74;
	sub.s32 	%r76, %r75, 1;
	cvt.u16.u32	%rs16, %r76;
tmp698:
	ld.u16 	%rs104, [%SP+16];
	cvt.u32.u16	%r77, %rs104;
	cvt.u32.u16	%r78, %rs4;
	sub.s32 	%r79, %r77, %r78;
	sub.s32 	%r80, %r79, 1;
	cvt.u16.u32	%rs17, %r80;
tmp699:
	ld.u16 	%rs105, [%SP+16];
	cvt.u32.u16	%r81, %rs105;
	cvt.u32.u16	%r82, %rs5;
	sub.s32 	%r83, %r81, %r82;
	sub.s32 	%r84, %r83, 1;
	cvt.u16.u32	%rs18, %r84;
tmp700:
	ld.u16 	%rs106, [%SP+16];
	cvt.u32.u16	%r85, %rs106;
	cvt.u32.u16	%r86, %rs6;
	sub.s32 	%r87, %r85, %r86;
	sub.s32 	%r88, %r87, 1;
	cvt.u16.u32	%rs19, %r88;
tmp701:
	ld.u16 	%rs107, [%SP+16];
	cvt.u32.u16	%r89, %rs107;
	cvt.u32.u16	%r90, %rs7;
	sub.s32 	%r91, %r89, %r90;
	sub.s32 	%r92, %r91, 1;
	cvt.u16.u32	%rs20, %r92;
tmp702:
	ld.u16 	%rs108, [%SP+16];
	cvt.u32.u16	%r93, %rs108;
	cvt.u32.u16	%r94, %rs8;
	sub.s32 	%r95, %r93, %r94;
	sub.s32 	%r96, %r95, 1;
	cvt.u16.u32	%rs21, %r96;
tmp703:
	ld.u16 	%rs109, [%SP+16];
	cvt.u32.u16	%r97, %rs109;
	cvt.u32.u16	%r98, %rs9;
	sub.s32 	%r99, %r97, %r98;
	sub.s32 	%r100, %r99, 1;
	cvt.u16.u32	%rs22, %r100;
tmp704:
	ld.u16 	%rs110, [%SP+16];
	cvt.u32.u16	%r101, %rs110;
	cvt.u32.u16	%r102, %rs10;
	sub.s32 	%r103, %r101, %r102;
	sub.s32 	%r104, %r103, 1;
	cvt.u16.u32	%rs23, %r104;
tmp705:
	ld.u16 	%rs111, [%SP+16];
	cvt.u32.u16	%r105, %rs111;
	cvt.u32.u16	%r106, %rs11;
	sub.s32 	%r107, %r105, %r106;
	sub.s32 	%r108, %r107, 1;
	cvt.u16.u32	%rs24, %r108;
tmp706:
	ld.u16 	%rs112, [%SP+16];
	cvt.u32.u16	%r109, %rs112;
	cvt.u32.u16	%r110, %rs12;
	sub.s32 	%r111, %r109, %r110;
	sub.s32 	%r112, %r111, 1;
	cvt.u16.u32	%rs25, %r112;
tmp707:
	ld.u16 	%rs113, [%SP+16];
	cvt.u32.u16	%r113, %rs113;
	cvt.u32.u16	%r114, %rs13;
	sub.s32 	%r115, %r113, %r114;
	sub.s32 	%r116, %r115, 1;
	cvt.u16.u32	%rs26, %r116;
tmp708:
	ld.u16 	%rs114, [%SP+16];
	cvt.u32.u16	%r117, %rs114;
	cvt.u32.u16	%r118, %rs14;
	sub.s32 	%r119, %r117, %r118;
	sub.s32 	%r120, %r119, 1;
	cvt.u16.u32	%rs27, %r120;
tmp709:
	.loc	1 345 1
	cvt.u32.u16	%r121, %rs4207;
	ld.u16 	%rs115, [%SP+16];
	cvt.u32.u16	%r122, %rs115;
	sub.s32 	%r123, %r122, 1;
	setp.gt.s32	%p2, %r121, %r123;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB46_4;
	bra.uni 	BB46_3;

BB46_3:
	.loc	1 346 1
tmp710:
	ld.u16 	%rs116, [%SP+16];
	cvt.u32.u16	%r124, %rs116;
	sub.s32 	%r125, %r124, 1;
	cvt.u16.u32	%rs4207, %r125;
tmp711:

BB46_4:
	.loc	1 348 1
	ld.u16 	%rs117, [%SP+42];
	cvt.u32.u16	%r126, %rs117;
	mul.lo.s32 	%r127, %r126, 30;
	cvt.u16.u32	%rs30, %r127;
tmp712:
	.loc	1 351 1
	cvt.u32.u16	%r128, %rs2;
	ld.u16 	%rs118, [%SP+16];
	cvt.u32.u16	%r129, %rs118;
	mul.lo.s32 	%r130, %r129, 0;
	add.s32 	%r131, %r128, %r130;
	cvt.s64.s32	%rd172, %r131;
	shl.b64 	%rd173, %rd172, 1;
	mov.u64 	%rd174, cBoolModel;
	cvta.const.u64 	%rd175, %rd174;
	add.s64 	%rd176, %rd175, %rd173;
	ld.u16 	%rs119, [%rd176];
	setp.ne.s16	%p4, %rs119, 0;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB46_6;
	bra.uni 	BB46_5;

BB46_5:
	add.u64 	%rd177, %SP, 300;
	.loc	1 351 1
tmp713:
	add.s64 	%rd178, %rd177, 4;
	cvt.u32.u16	%r132, %rs1;
	cvt.u32.u16	%r133, %rs30;
	mul.lo.s32 	%r134, %r132, %r133;
	ld.u16 	%rs120, [%SP+42];
	cvt.u32.u16	%r135, %rs120;
	mul.lo.s32 	%r136, %r135, 0;
	add.s32 	%r137, %r134, %r136;
	cvt.u64.u16	%rd179, %rs2;
	mov.u64 	%rd180, cSegToComp;
	cvta.const.u64 	%rd181, %rd180;
	shl.b64 	%rd182, %rd179, 1;
	add.s64 	%rd183, %rd181, %rd182;
	ld.u16 	%rs121, [%rd183];
	cvt.u32.u16	%r138, %rs121;
	add.s32 	%r139, %r137, %r138;
	cvt.s64.s32	%rd184, %r139;
	shl.b64 	%rd185, %rd184, 2;
	add.s64 	%rd186, %rd13, %rd185;
	ld.f32 	%f182, [%rd186];
	cvt.u32.u16	%r140, %rs1;
	cvt.u32.u16	%r141, %rs30;
	mul.lo.s32 	%r142, %r140, %r141;
	ld.u16 	%rs122, [%SP+42];
	cvt.u32.u16	%r143, %rs122;
	mul.lo.s32 	%r144, %r143, 1;
	add.s32 	%r145, %r142, %r144;
	cvt.u64.u16	%rd187, %rs2;
	shl.b64 	%rd188, %rd187, 1;
	add.s64 	%rd189, %rd181, %rd188;
	ld.u16 	%rs123, [%rd189];
	cvt.u32.u16	%r146, %rs123;
	add.s32 	%r147, %r145, %r146;
	cvt.s64.s32	%rd190, %r147;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd13, %rd191;
	ld.f32 	%f183, [%rd192];
	ld.f32 	%f184, [%SP+332];
	add.s64 	%rd193, %rd177, 36;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd177;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd178;
	.param .b32 param3;
	st.param.f32	[param3+0], %f182;
	.param .b32 param4;
	st.param.f32	[param4+0], %f183;
	.param .b32 param5;
	st.param.f32	[param5+0], %f184;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd193;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 36
tmp714:

BB46_6:
	.loc	1 351 1
	cvt.u32.u16	%r148, %rs2;
	ld.u16 	%rs124, [%SP+16];
	cvt.u32.u16	%r149, %rs124;
	mul.lo.s32 	%r150, %r149, 1;
	add.s32 	%r151, %r148, %r150;
	cvt.s64.s32	%rd194, %r151;
	shl.b64 	%rd195, %rd194, 1;
	mov.u64 	%rd196, cBoolModel;
	cvta.const.u64 	%rd197, %rd196;
	add.s64 	%rd198, %rd197, %rd195;
	ld.u16 	%rs125, [%rd198];
	setp.ne.s16	%p6, %rs125, 0;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB46_8;
	bra.uni 	BB46_7;

BB46_7:
	add.u64 	%rd199, %SP, 300;
	.loc	1 351 1
tmp715:
	add.s64 	%rd200, %rd199, 8;
	ld.f32 	%f185, [%SP+336];
	add.s64 	%rd201, %rd199, 32;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd200;
	.param .b32 param2;
	st.param.f32	[param2+0], %f185;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd201;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 37
tmp716:

BB46_8:
	.loc	1 351 1
	cvt.u32.u16	%r152, %rs2;
	ld.u16 	%rs126, [%SP+16];
	cvt.u32.u16	%r153, %rs126;
	mul.lo.s32 	%r154, %r153, 2;
	add.s32 	%r155, %r152, %r154;
	cvt.s64.s32	%rd202, %r155;
	shl.b64 	%rd203, %rd202, 1;
	mov.u64 	%rd204, cBoolModel;
	cvta.const.u64 	%rd205, %rd204;
	add.s64 	%rd206, %rd205, %rd203;
	ld.u16 	%rs127, [%rd206];
	setp.ne.s16	%p8, %rs127, 0;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB46_10;
	bra.uni 	BB46_9;

BB46_9:
	add.u64 	%rd207, %SP, 300;
	.loc	1 351 1
tmp717:
	add.s64 	%rd208, %rd207, 12;
	cvt.u32.u16	%r156, %rs1;
	cvt.u32.u16	%r157, %rs30;
	mul.lo.s32 	%r158, %r156, %r157;
	ld.u16 	%rs128, [%SP+42];
	cvt.u32.u16	%r159, %rs128;
	mul.lo.s32 	%r160, %r159, 2;
	add.s32 	%r161, %r158, %r160;
	cvt.u64.u16	%rd209, %rs2;
	mov.u64 	%rd210, cSegToComp;
	cvta.const.u64 	%rd211, %rd210;
	shl.b64 	%rd212, %rd209, 1;
	add.s64 	%rd213, %rd211, %rd212;
	ld.u16 	%rs129, [%rd213];
	cvt.u32.u16	%r162, %rs129;
	add.s32 	%r163, %r161, %r162;
	cvt.s64.s32	%rd214, %r163;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd216, %rd13, %rd215;
	ld.f32 	%f186, [%rd216];
	cvt.u32.u16	%r164, %rs1;
	cvt.u32.u16	%r165, %rs30;
	mul.lo.s32 	%r166, %r164, %r165;
	ld.u16 	%rs130, [%SP+42];
	cvt.u32.u16	%r167, %rs130;
	mul.lo.s32 	%r168, %r167, 3;
	add.s32 	%r169, %r166, %r168;
	cvt.u64.u16	%rd217, %rs2;
	shl.b64 	%rd218, %rd217, 1;
	add.s64 	%rd219, %rd211, %rd218;
	ld.u16 	%rs131, [%rd219];
	cvt.u32.u16	%r170, %rs131;
	add.s32 	%r171, %r169, %r170;
	cvt.s64.s32	%rd220, %r171;
	shl.b64 	%rd221, %rd220, 2;
	add.s64 	%rd222, %rd13, %rd221;
	ld.f32 	%f187, [%rd222];
	cvt.u32.u16	%r172, %rs1;
	cvt.u32.u16	%r173, %rs30;
	mul.lo.s32 	%r174, %r172, %r173;
	ld.u16 	%rs132, [%SP+42];
	cvt.u32.u16	%r175, %rs132;
	mul.lo.s32 	%r176, %r175, 4;
	add.s32 	%r177, %r174, %r176;
	cvt.u64.u16	%rd223, %rs2;
	shl.b64 	%rd224, %rd223, 1;
	add.s64 	%rd225, %rd211, %rd224;
	ld.u16 	%rs133, [%rd225];
	cvt.u32.u16	%r178, %rs133;
	add.s32 	%r179, %r177, %r178;
	cvt.s64.s32	%rd226, %r179;
	shl.b64 	%rd227, %rd226, 2;
	add.s64 	%rd228, %rd13, %rd227;
	ld.f32 	%f188, [%rd228];
	cvt.u32.u16	%r180, %rs1;
	cvt.u32.u16	%r181, %rs30;
	mul.lo.s32 	%r182, %r180, %r181;
	ld.u16 	%rs134, [%SP+42];
	cvt.u32.u16	%r183, %rs134;
	mul.lo.s32 	%r184, %r183, 5;
	add.s32 	%r185, %r182, %r184;
	cvt.u64.u16	%rd229, %rs2;
	shl.b64 	%rd230, %rd229, 1;
	add.s64 	%rd231, %rd211, %rd230;
	ld.u16 	%rs135, [%rd231];
	cvt.u32.u16	%r186, %rs135;
	add.s32 	%r187, %r185, %r186;
	cvt.s64.s32	%rd232, %r187;
	shl.b64 	%rd233, %rd232, 2;
	add.s64 	%rd234, %rd13, %rd233;
	ld.f32 	%f189, [%rd234];
	ld.f32 	%f190, [%SP+332];
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd208;
	.param .b32 param2;
	st.param.f32	[param2+0], %f186;
	.param .b32 param3;
	st.param.f32	[param3+0], %f187;
	.param .b32 param4;
	st.param.f32	[param4+0], %f188;
	.param .b32 param5;
	st.param.f32	[param5+0], %f189;
	.param .b32 param6;
	st.param.f32	[param6+0], %f190;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 38
tmp718:

BB46_10:
	.loc	1 351 1
	cvt.u32.u16	%r188, %rs2;
	ld.u16 	%rs136, [%SP+16];
	cvt.u32.u16	%r189, %rs136;
	mul.lo.s32 	%r190, %r189, 3;
	add.s32 	%r191, %r188, %r190;
	cvt.s64.s32	%rd235, %r191;
	shl.b64 	%rd236, %rd235, 1;
	mov.u64 	%rd237, cBoolModel;
	cvta.const.u64 	%rd238, %rd237;
	add.s64 	%rd239, %rd238, %rd236;
	ld.u16 	%rs137, [%rd239];
	setp.ne.s16	%p10, %rs137, 0;
	not.pred 	%p11, %p10;
	@%p11 bra 	BB46_12;
	bra.uni 	BB46_11;

BB46_11:
	add.u64 	%rd240, %SP, 300;
	.loc	1 351 1
tmp719:
	add.s64 	%rd241, %rd240, 16;
	cvt.u32.u16	%r192, %rs1;
	cvt.u32.u16	%r193, %rs30;
	mul.lo.s32 	%r194, %r192, %r193;
	ld.u16 	%rs138, [%SP+42];
	cvt.u32.u16	%r195, %rs138;
	mul.lo.s32 	%r196, %r195, 6;
	add.s32 	%r197, %r194, %r196;
	cvt.u64.u16	%rd242, %rs2;
	mov.u64 	%rd243, cSegToComp;
	cvta.const.u64 	%rd244, %rd243;
	shl.b64 	%rd245, %rd242, 1;
	add.s64 	%rd246, %rd244, %rd245;
	ld.u16 	%rs139, [%rd246];
	cvt.u32.u16	%r198, %rs139;
	add.s32 	%r199, %r197, %r198;
	cvt.s64.s32	%rd247, %r199;
	shl.b64 	%rd248, %rd247, 2;
	add.s64 	%rd249, %rd13, %rd248;
	ld.f32 	%f191, [%rd249];
	cvt.u32.u16	%r200, %rs1;
	cvt.u32.u16	%r201, %rs30;
	mul.lo.s32 	%r202, %r200, %r201;
	ld.u16 	%rs140, [%SP+42];
	cvt.u32.u16	%r203, %rs140;
	mul.lo.s32 	%r204, %r203, 7;
	add.s32 	%r205, %r202, %r204;
	cvt.u64.u16	%rd250, %rs2;
	shl.b64 	%rd251, %rd250, 1;
	add.s64 	%rd252, %rd244, %rd251;
	ld.u16 	%rs141, [%rd252];
	cvt.u32.u16	%r206, %rs141;
	add.s32 	%r207, %r205, %r206;
	cvt.s64.s32	%rd253, %r207;
	shl.b64 	%rd254, %rd253, 2;
	add.s64 	%rd255, %rd13, %rd254;
	ld.f32 	%f192, [%rd255];
	cvt.u32.u16	%r208, %rs1;
	cvt.u32.u16	%r209, %rs30;
	mul.lo.s32 	%r210, %r208, %r209;
	ld.u16 	%rs142, [%SP+42];
	cvt.u32.u16	%r211, %rs142;
	mul.lo.s32 	%r212, %r211, 8;
	add.s32 	%r213, %r210, %r212;
	cvt.u64.u16	%rd256, %rs2;
	shl.b64 	%rd257, %rd256, 1;
	add.s64 	%rd258, %rd244, %rd257;
	ld.u16 	%rs143, [%rd258];
	cvt.u32.u16	%r214, %rs143;
	add.s32 	%r215, %r213, %r214;
	cvt.s64.s32	%rd259, %r215;
	shl.b64 	%rd260, %rd259, 2;
	add.s64 	%rd261, %rd13, %rd260;
	ld.f32 	%f193, [%rd261];
	cvt.u32.u16	%r216, %rs1;
	cvt.u32.u16	%r217, %rs30;
	mul.lo.s32 	%r218, %r216, %r217;
	ld.u16 	%rs144, [%SP+42];
	cvt.u32.u16	%r219, %rs144;
	mul.lo.s32 	%r220, %r219, 9;
	add.s32 	%r221, %r218, %r220;
	cvt.u64.u16	%rd262, %rs2;
	shl.b64 	%rd263, %rd262, 1;
	add.s64 	%rd264, %rd244, %rd263;
	ld.u16 	%rs145, [%rd264];
	cvt.u32.u16	%r222, %rs145;
	add.s32 	%r223, %r221, %r222;
	cvt.s64.s32	%rd265, %r223;
	shl.b64 	%rd266, %rd265, 2;
	add.s64 	%rd267, %rd13, %rd266;
	ld.f32 	%f194, [%rd267];
	cvt.u32.u16	%r224, %rs1;
	cvt.u32.u16	%r225, %rs30;
	mul.lo.s32 	%r226, %r224, %r225;
	ld.u16 	%rs146, [%SP+42];
	cvt.u32.u16	%r227, %rs146;
	mul.lo.s32 	%r228, %r227, 10;
	add.s32 	%r229, %r226, %r228;
	cvt.u64.u16	%rd268, %rs2;
	shl.b64 	%rd269, %rd268, 1;
	add.s64 	%rd270, %rd244, %rd269;
	ld.u16 	%rs147, [%rd270];
	cvt.u32.u16	%r230, %rs147;
	add.s32 	%r231, %r229, %r230;
	cvt.s64.s32	%rd271, %r231;
	shl.b64 	%rd272, %rd271, 2;
	add.s64 	%rd273, %rd13, %rd272;
	ld.f32 	%f195, [%rd273];
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd241;
	.param .b32 param2;
	st.param.f32	[param2+0], %f191;
	.param .b32 param3;
	st.param.f32	[param3+0], %f192;
	.param .b32 param4;
	st.param.f32	[param4+0], %f193;
	.param .b32 param5;
	st.param.f32	[param5+0], %f194;
	.param .b32 param6;
	st.param.f32	[param6+0], %f195;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 39
tmp720:

BB46_12:
	.loc	1 351 1
	cvt.u32.u16	%r232, %rs2;
	ld.u16 	%rs148, [%SP+16];
	cvt.u32.u16	%r233, %rs148;
	mul.lo.s32 	%r234, %r233, 4;
	add.s32 	%r235, %r232, %r234;
	cvt.s64.s32	%rd274, %r235;
	shl.b64 	%rd275, %rd274, 1;
	mov.u64 	%rd276, cBoolModel;
	cvta.const.u64 	%rd277, %rd276;
	add.s64 	%rd278, %rd277, %rd275;
	ld.u16 	%rs149, [%rd278];
	setp.ne.s16	%p12, %rs149, 0;
	not.pred 	%p13, %p12;
	@%p13 bra 	BB46_14;
	bra.uni 	BB46_13;

BB46_13:
	add.u64 	%rd279, %SP, 300;
	.loc	1 351 1
tmp721:
	add.s64 	%rd280, %rd279, 20;
	cvt.u32.u16	%r236, %rs1;
	cvt.u32.u16	%r237, %rs30;
	mul.lo.s32 	%r238, %r236, %r237;
	ld.u16 	%rs150, [%SP+42];
	cvt.u32.u16	%r239, %rs150;
	mul.lo.s32 	%r240, %r239, 11;
	add.s32 	%r241, %r238, %r240;
	cvt.u64.u16	%rd281, %rs2;
	mov.u64 	%rd282, cSegToComp;
	cvta.const.u64 	%rd283, %rd282;
	shl.b64 	%rd284, %rd281, 1;
	add.s64 	%rd285, %rd283, %rd284;
	ld.u16 	%rs151, [%rd285];
	cvt.u32.u16	%r242, %rs151;
	add.s32 	%r243, %r241, %r242;
	cvt.s64.s32	%rd286, %r243;
	shl.b64 	%rd287, %rd286, 2;
	add.s64 	%rd288, %rd13, %rd287;
	ld.f32 	%f196, [%rd288];
	cvt.u32.u16	%r244, %rs1;
	cvt.u32.u16	%r245, %rs30;
	mul.lo.s32 	%r246, %r244, %r245;
	ld.u16 	%rs152, [%SP+42];
	cvt.u32.u16	%r247, %rs152;
	mul.lo.s32 	%r248, %r247, 12;
	add.s32 	%r249, %r246, %r248;
	cvt.u64.u16	%rd289, %rs2;
	shl.b64 	%rd290, %rd289, 1;
	add.s64 	%rd291, %rd283, %rd290;
	ld.u16 	%rs153, [%rd291];
	cvt.u32.u16	%r250, %rs153;
	add.s32 	%r251, %r249, %r250;
	cvt.s64.s32	%rd292, %r251;
	shl.b64 	%rd293, %rd292, 2;
	add.s64 	%rd294, %rd13, %rd293;
	ld.f32 	%f197, [%rd294];
	cvt.u32.u16	%r252, %rs1;
	cvt.u32.u16	%r253, %rs30;
	mul.lo.s32 	%r254, %r252, %r253;
	ld.u16 	%rs154, [%SP+42];
	cvt.u32.u16	%r255, %rs154;
	mul.lo.s32 	%r256, %r255, 13;
	add.s32 	%r257, %r254, %r256;
	cvt.u64.u16	%rd295, %rs2;
	shl.b64 	%rd296, %rd295, 1;
	add.s64 	%rd297, %rd283, %rd296;
	ld.u16 	%rs155, [%rd297];
	cvt.u32.u16	%r258, %rs155;
	add.s32 	%r259, %r257, %r258;
	cvt.s64.s32	%rd298, %r259;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd13, %rd299;
	ld.f32 	%f198, [%rd300];
	cvt.u32.u16	%r260, %rs1;
	cvt.u32.u16	%r261, %rs30;
	mul.lo.s32 	%r262, %r260, %r261;
	ld.u16 	%rs156, [%SP+42];
	cvt.u32.u16	%r263, %rs156;
	mul.lo.s32 	%r264, %r263, 14;
	add.s32 	%r265, %r262, %r264;
	cvt.u64.u16	%rd301, %rs2;
	shl.b64 	%rd302, %rd301, 1;
	add.s64 	%rd303, %rd283, %rd302;
	ld.u16 	%rs157, [%rd303];
	cvt.u32.u16	%r266, %rs157;
	add.s32 	%r267, %r265, %r266;
	cvt.s64.s32	%rd304, %r267;
	shl.b64 	%rd305, %rd304, 2;
	add.s64 	%rd306, %rd13, %rd305;
	ld.f32 	%f199, [%rd306];
	cvt.u32.u16	%r268, %rs1;
	cvt.u32.u16	%r269, %rs30;
	mul.lo.s32 	%r270, %r268, %r269;
	ld.u16 	%rs158, [%SP+42];
	cvt.u32.u16	%r271, %rs158;
	mul.lo.s32 	%r272, %r271, 15;
	add.s32 	%r273, %r270, %r272;
	cvt.u64.u16	%rd307, %rs2;
	shl.b64 	%rd308, %rd307, 1;
	add.s64 	%rd309, %rd283, %rd308;
	ld.u16 	%rs159, [%rd309];
	cvt.u32.u16	%r274, %rs159;
	add.s32 	%r275, %r273, %r274;
	cvt.s64.s32	%rd310, %r275;
	shl.b64 	%rd311, %rd310, 2;
	add.s64 	%rd312, %rd13, %rd311;
	ld.f32 	%f200, [%rd312];
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd280;
	.param .b32 param2;
	st.param.f32	[param2+0], %f196;
	.param .b32 param3;
	st.param.f32	[param3+0], %f197;
	.param .b32 param4;
	st.param.f32	[param4+0], %f198;
	.param .b32 param5;
	st.param.f32	[param5+0], %f199;
	.param .b32 param6;
	st.param.f32	[param6+0], %f200;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 40
tmp722:

BB46_14:
	.loc	1 351 1
	cvt.u32.u16	%r276, %rs2;
	ld.u16 	%rs160, [%SP+16];
	cvt.u32.u16	%r277, %rs160;
	mul.lo.s32 	%r278, %r277, 5;
	add.s32 	%r279, %r276, %r278;
	cvt.s64.s32	%rd313, %r279;
	shl.b64 	%rd314, %rd313, 1;
	mov.u64 	%rd315, cBoolModel;
	cvta.const.u64 	%rd316, %rd315;
	add.s64 	%rd317, %rd316, %rd314;
	ld.u16 	%rs161, [%rd317];
	setp.ne.s16	%p14, %rs161, 0;
	not.pred 	%p15, %p14;
	@%p15 bra 	BB46_16;
	bra.uni 	BB46_15;

BB46_15:
	add.u64 	%rd318, %SP, 300;
	.loc	1 351 1
tmp723:
	add.s64 	%rd319, %rd318, 24;
	add.s64 	%rd320, %rd318, 28;
	cvt.u32.u16	%r280, %rs1;
	cvt.u32.u16	%r281, %rs30;
	mul.lo.s32 	%r282, %r280, %r281;
	ld.u16 	%rs162, [%SP+42];
	cvt.u32.u16	%r283, %rs162;
	mul.lo.s32 	%r284, %r283, 16;
	add.s32 	%r285, %r282, %r284;
	cvt.u64.u16	%rd321, %rs2;
	mov.u64 	%rd322, cSegToComp;
	cvta.const.u64 	%rd323, %rd322;
	shl.b64 	%rd324, %rd321, 1;
	add.s64 	%rd325, %rd323, %rd324;
	ld.u16 	%rs163, [%rd325];
	cvt.u32.u16	%r286, %rs163;
	add.s32 	%r287, %r285, %r286;
	cvt.s64.s32	%rd326, %r287;
	shl.b64 	%rd327, %rd326, 2;
	add.s64 	%rd328, %rd13, %rd327;
	ld.f32 	%f201, [%rd328];
	cvt.u32.u16	%r288, %rs1;
	cvt.u32.u16	%r289, %rs30;
	mul.lo.s32 	%r290, %r288, %r289;
	ld.u16 	%rs164, [%SP+42];
	cvt.u32.u16	%r291, %rs164;
	mul.lo.s32 	%r292, %r291, 17;
	add.s32 	%r293, %r290, %r292;
	cvt.u64.u16	%rd329, %rs2;
	shl.b64 	%rd330, %rd329, 1;
	add.s64 	%rd331, %rd323, %rd330;
	ld.u16 	%rs165, [%rd331];
	cvt.u32.u16	%r294, %rs165;
	add.s32 	%r295, %r293, %r294;
	cvt.s64.s32	%rd332, %r295;
	shl.b64 	%rd333, %rd332, 2;
	add.s64 	%rd334, %rd13, %rd333;
	ld.f32 	%f202, [%rd334];
	cvt.u32.u16	%r296, %rs1;
	cvt.u32.u16	%r297, %rs30;
	mul.lo.s32 	%r298, %r296, %r297;
	ld.u16 	%rs166, [%SP+42];
	cvt.u32.u16	%r299, %rs166;
	mul.lo.s32 	%r300, %r299, 18;
	add.s32 	%r301, %r298, %r300;
	cvt.u64.u16	%rd335, %rs2;
	shl.b64 	%rd336, %rd335, 1;
	add.s64 	%rd337, %rd323, %rd336;
	ld.u16 	%rs167, [%rd337];
	cvt.u32.u16	%r302, %rs167;
	add.s32 	%r303, %r301, %r302;
	cvt.s64.s32	%rd338, %r303;
	shl.b64 	%rd339, %rd338, 2;
	add.s64 	%rd340, %rd13, %rd339;
	ld.f32 	%f203, [%rd340];
	cvt.u32.u16	%r304, %rs1;
	cvt.u32.u16	%r305, %rs30;
	mul.lo.s32 	%r306, %r304, %r305;
	ld.u16 	%rs168, [%SP+42];
	cvt.u32.u16	%r307, %rs168;
	mul.lo.s32 	%r308, %r307, 19;
	add.s32 	%r309, %r306, %r308;
	cvt.u64.u16	%rd341, %rs2;
	shl.b64 	%rd342, %rd341, 1;
	add.s64 	%rd343, %rd323, %rd342;
	ld.u16 	%rs169, [%rd343];
	cvt.u32.u16	%r310, %rs169;
	add.s32 	%r311, %r309, %r310;
	cvt.s64.s32	%rd344, %r311;
	shl.b64 	%rd345, %rd344, 2;
	add.s64 	%rd346, %rd13, %rd345;
	ld.f32 	%f204, [%rd346];
	cvt.u32.u16	%r312, %rs1;
	cvt.u32.u16	%r313, %rs30;
	mul.lo.s32 	%r314, %r312, %r313;
	ld.u16 	%rs170, [%SP+42];
	cvt.u32.u16	%r315, %rs170;
	mul.lo.s32 	%r316, %r315, 20;
	add.s32 	%r317, %r314, %r316;
	cvt.u64.u16	%rd347, %rs2;
	shl.b64 	%rd348, %rd347, 1;
	add.s64 	%rd349, %rd323, %rd348;
	ld.u16 	%rs171, [%rd349];
	cvt.u32.u16	%r318, %rs171;
	add.s32 	%r319, %r317, %r318;
	cvt.s64.s32	%rd350, %r319;
	shl.b64 	%rd351, %rd350, 2;
	add.s64 	%rd352, %rd13, %rd351;
	ld.f32 	%f205, [%rd352];
	cvt.u32.u16	%r320, %rs1;
	cvt.u32.u16	%r321, %rs30;
	mul.lo.s32 	%r322, %r320, %r321;
	ld.u16 	%rs172, [%SP+42];
	cvt.u32.u16	%r323, %rs172;
	mul.lo.s32 	%r324, %r323, 21;
	add.s32 	%r325, %r322, %r324;
	cvt.u64.u16	%rd353, %rs2;
	shl.b64 	%rd354, %rd353, 1;
	add.s64 	%rd355, %rd323, %rd354;
	ld.u16 	%rs173, [%rd355];
	cvt.u32.u16	%r326, %rs173;
	add.s32 	%r327, %r325, %r326;
	cvt.s64.s32	%rd356, %r327;
	shl.b64 	%rd357, %rd356, 2;
	add.s64 	%rd358, %rd13, %rd357;
	ld.f32 	%f206, [%rd358];
	cvt.u32.u16	%r328, %rs1;
	cvt.u32.u16	%r329, %rs30;
	mul.lo.s32 	%r330, %r328, %r329;
	ld.u16 	%rs174, [%SP+42];
	cvt.u32.u16	%r331, %rs174;
	mul.lo.s32 	%r332, %r331, 22;
	add.s32 	%r333, %r330, %r332;
	cvt.u64.u16	%rd359, %rs2;
	shl.b64 	%rd360, %rd359, 1;
	add.s64 	%rd361, %rd323, %rd360;
	ld.u16 	%rs175, [%rd361];
	cvt.u32.u16	%r334, %rs175;
	add.s32 	%r335, %r333, %r334;
	cvt.s64.s32	%rd362, %r335;
	shl.b64 	%rd363, %rd362, 2;
	add.s64 	%rd364, %rd13, %rd363;
	ld.f32 	%f207, [%rd364];
	cvt.u32.u16	%r336, %rs1;
	cvt.u32.u16	%r337, %rs30;
	mul.lo.s32 	%r338, %r336, %r337;
	ld.u16 	%rs176, [%SP+42];
	cvt.u32.u16	%r339, %rs176;
	mul.lo.s32 	%r340, %r339, 23;
	add.s32 	%r341, %r338, %r340;
	cvt.u64.u16	%rd365, %rs2;
	shl.b64 	%rd366, %rd365, 1;
	add.s64 	%rd367, %rd323, %rd366;
	ld.u16 	%rs177, [%rd367];
	cvt.u32.u16	%r342, %rs177;
	add.s32 	%r343, %r341, %r342;
	cvt.s64.s32	%rd368, %r343;
	shl.b64 	%rd369, %rd368, 2;
	add.s64 	%rd370, %rd13, %rd369;
	ld.f32 	%f208, [%rd370];
	cvt.u32.u16	%r344, %rs1;
	cvt.u32.u16	%r345, %rs30;
	mul.lo.s32 	%r346, %r344, %r345;
	ld.u16 	%rs178, [%SP+42];
	cvt.u32.u16	%r347, %rs178;
	mul.lo.s32 	%r348, %r347, 24;
	add.s32 	%r349, %r346, %r348;
	cvt.u64.u16	%rd371, %rs2;
	shl.b64 	%rd372, %rd371, 1;
	add.s64 	%rd373, %rd323, %rd372;
	ld.u16 	%rs179, [%rd373];
	cvt.u32.u16	%r350, %rs179;
	add.s32 	%r351, %r349, %r350;
	cvt.s64.s32	%rd374, %r351;
	shl.b64 	%rd375, %rd374, 2;
	add.s64 	%rd376, %rd13, %rd375;
	ld.f32 	%f209, [%rd376];
	cvt.u32.u16	%r352, %rs1;
	cvt.u32.u16	%r353, %rs30;
	mul.lo.s32 	%r354, %r352, %r353;
	ld.u16 	%rs180, [%SP+42];
	cvt.u32.u16	%r355, %rs180;
	mul.lo.s32 	%r356, %r355, 25;
	add.s32 	%r357, %r354, %r356;
	cvt.u64.u16	%rd377, %rs2;
	shl.b64 	%rd378, %rd377, 1;
	add.s64 	%rd379, %rd323, %rd378;
	ld.u16 	%rs181, [%rd379];
	cvt.u32.u16	%r358, %rs181;
	add.s32 	%r359, %r357, %r358;
	cvt.s64.s32	%rd380, %r359;
	shl.b64 	%rd381, %rd380, 2;
	add.s64 	%rd382, %rd13, %rd381;
	ld.f32 	%f210, [%rd382];
	cvt.u32.u16	%r360, %rs1;
	cvt.u32.u16	%r361, %rs30;
	mul.lo.s32 	%r362, %r360, %r361;
	ld.u16 	%rs182, [%SP+42];
	cvt.u32.u16	%r363, %rs182;
	mul.lo.s32 	%r364, %r363, 26;
	add.s32 	%r365, %r362, %r364;
	cvt.u64.u16	%rd383, %rs2;
	shl.b64 	%rd384, %rd383, 1;
	add.s64 	%rd385, %rd323, %rd384;
	ld.u16 	%rs183, [%rd385];
	cvt.u32.u16	%r366, %rs183;
	add.s32 	%r367, %r365, %r366;
	cvt.s64.s32	%rd386, %r367;
	shl.b64 	%rd387, %rd386, 2;
	add.s64 	%rd388, %rd13, %rd387;
	ld.f32 	%f211, [%rd388];
	cvt.u32.u16	%r368, %rs1;
	cvt.u32.u16	%r369, %rs30;
	mul.lo.s32 	%r370, %r368, %r369;
	ld.u16 	%rs184, [%SP+42];
	cvt.u32.u16	%r371, %rs184;
	mul.lo.s32 	%r372, %r371, 27;
	add.s32 	%r373, %r370, %r372;
	cvt.u64.u16	%rd389, %rs2;
	shl.b64 	%rd390, %rd389, 1;
	add.s64 	%rd391, %rd323, %rd390;
	ld.u16 	%rs185, [%rd391];
	cvt.u32.u16	%r374, %rs185;
	add.s32 	%r375, %r373, %r374;
	cvt.s64.s32	%rd392, %r375;
	shl.b64 	%rd393, %rd392, 2;
	add.s64 	%rd394, %rd13, %rd393;
	ld.f32 	%f212, [%rd394];
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd319;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd320;
	.param .b32 param3;
	st.param.f32	[param3+0], %f201;
	.param .b32 param4;
	st.param.f32	[param4+0], %f202;
	.param .b32 param5;
	st.param.f32	[param5+0], %f203;
	.param .b32 param6;
	st.param.f32	[param6+0], %f204;
	.param .b32 param7;
	st.param.f32	[param7+0], %f205;
	.param .b32 param8;
	st.param.f32	[param8+0], %f206;
	.param .b32 param9;
	st.param.f32	[param9+0], %f207;
	.param .b32 param10;
	st.param.f32	[param10+0], %f208;
	.param .b32 param11;
	st.param.f32	[param11+0], %f209;
	.param .b32 param12;
	st.param.f32	[param12+0], %f210;
	.param .b32 param13;
	st.param.f32	[param13+0], %f211;
	.param .b32 param14;
	st.param.f32	[param14+0], %f212;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 41
tmp724:

BB46_16:
	.loc	1 351 1
	cvt.u32.u16	%r376, %rs2;
	ld.u16 	%rs186, [%SP+16];
	cvt.u32.u16	%r377, %rs186;
	mul.lo.s32 	%r378, %r377, 6;
	add.s32 	%r379, %r376, %r378;
	cvt.s64.s32	%rd395, %r379;
	shl.b64 	%rd396, %rd395, 1;
	mov.u64 	%rd397, cBoolModel;
	cvta.const.u64 	%rd398, %rd397;
	add.s64 	%rd399, %rd398, %rd396;
	ld.u16 	%rs187, [%rd399];
	setp.ne.s16	%p16, %rs187, 0;
	not.pred 	%p17, %p16;
	@%p17 bra 	BB46_18;
	bra.uni 	BB46_17;

BB46_17:
	.loc	1 351 1
tmp725:
	cvt.u32.u16	%r380, %rs1;
	cvt.u32.u16	%r381, %rs30;
	mul.lo.s32 	%r382, %r380, %r381;
	ld.u16 	%rs188, [%SP+42];
	cvt.u32.u16	%r383, %rs188;
	mul.lo.s32 	%r384, %r383, 28;
	add.s32 	%r385, %r382, %r384;
	cvt.u64.u16	%rd400, %rs2;
	mov.u64 	%rd401, cSegToComp;
	cvta.const.u64 	%rd402, %rd401;
	shl.b64 	%rd403, %rd400, 1;
	add.s64 	%rd404, %rd402, %rd403;
	ld.u16 	%rs189, [%rd404];
	cvt.u32.u16	%r386, %rs189;
	add.s32 	%r387, %r385, %r386;
	cvt.s64.s32	%rd405, %r387;
	shl.b64 	%rd406, %rd405, 2;
	add.s64 	%rd407, %rd13, %rd406;
	ld.f32 	%f213, [%rd407];
	cvt.u32.u16	%r388, %rs1;
	cvt.u32.u16	%r389, %rs30;
	mul.lo.s32 	%r390, %r388, %r389;
	ld.u16 	%rs190, [%SP+42];
	cvt.u32.u16	%r391, %rs190;
	mul.lo.s32 	%r392, %r391, 29;
	add.s32 	%r393, %r390, %r392;
	cvt.u64.u16	%rd408, %rs2;
	shl.b64 	%rd409, %rd408, 1;
	add.s64 	%rd410, %rd402, %rd409;
	ld.u16 	%rs191, [%rd410];
	cvt.u32.u16	%r394, %rs191;
	add.s32 	%r395, %r393, %r394;
	cvt.s64.s32	%rd411, %r395;
	shl.b64 	%rd412, %rd411, 2;
	add.s64 	%rd413, %rd13, %rd412;
	ld.f32 	%f214, [%rd413];
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2192;
	.param .b32 param1;
	st.param.f32	[param1+0], %f213;
	.param .b32 param2;
	st.param.f32	[param2+0], %f214;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 42
tmp726:

BB46_18:
	.loc	1 351 1
	cvt.u32.u16	%r396, %rs3;
	ld.u16 	%rs192, [%SP+16];
	cvt.u32.u16	%r397, %rs192;
	mul.lo.s32 	%r398, %r397, 0;
	add.s32 	%r399, %r396, %r398;
	cvt.s64.s32	%rd414, %r399;
	shl.b64 	%rd415, %rd414, 1;
	mov.u64 	%rd416, cBoolModel;
	cvta.const.u64 	%rd417, %rd416;
	add.s64 	%rd418, %rd417, %rd415;
	ld.u16 	%rs193, [%rd418];
	setp.ne.s16	%p18, %rs193, 0;
	not.pred 	%p19, %p18;
	@%p19 bra 	BB46_20;
	bra.uni 	BB46_19;

BB46_19:
	add.u64 	%rd419, %SP, 340;
	.loc	1 351 1
tmp727:
	add.s64 	%rd420, %rd419, 4;
	cvt.u32.u16	%r400, %rs1;
	cvt.u32.u16	%r401, %rs30;
	mul.lo.s32 	%r402, %r400, %r401;
	ld.u16 	%rs194, [%SP+42];
	cvt.u32.u16	%r403, %rs194;
	mul.lo.s32 	%r404, %r403, 0;
	add.s32 	%r405, %r402, %r404;
	cvt.u64.u16	%rd421, %rs3;
	mov.u64 	%rd422, cSegToComp;
	cvta.const.u64 	%rd423, %rd422;
	shl.b64 	%rd424, %rd421, 1;
	add.s64 	%rd425, %rd423, %rd424;
	ld.u16 	%rs195, [%rd425];
	cvt.u32.u16	%r406, %rs195;
	add.s32 	%r407, %r405, %r406;
	cvt.s64.s32	%rd426, %r407;
	shl.b64 	%rd427, %rd426, 2;
	add.s64 	%rd428, %rd13, %rd427;
	ld.f32 	%f215, [%rd428];
	cvt.u32.u16	%r408, %rs1;
	cvt.u32.u16	%r409, %rs30;
	mul.lo.s32 	%r410, %r408, %r409;
	ld.u16 	%rs196, [%SP+42];
	cvt.u32.u16	%r411, %rs196;
	mul.lo.s32 	%r412, %r411, 1;
	add.s32 	%r413, %r410, %r412;
	cvt.u64.u16	%rd429, %rs3;
	shl.b64 	%rd430, %rd429, 1;
	add.s64 	%rd431, %rd423, %rd430;
	ld.u16 	%rs197, [%rd431];
	cvt.u32.u16	%r414, %rs197;
	add.s32 	%r415, %r413, %r414;
	cvt.s64.s32	%rd432, %r415;
	shl.b64 	%rd433, %rd432, 2;
	add.s64 	%rd434, %rd13, %rd433;
	ld.f32 	%f216, [%rd434];
	ld.f32 	%f217, [%SP+372];
	add.s64 	%rd435, %rd419, 36;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd419;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd420;
	.param .b32 param3;
	st.param.f32	[param3+0], %f215;
	.param .b32 param4;
	st.param.f32	[param4+0], %f216;
	.param .b32 param5;
	st.param.f32	[param5+0], %f217;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd435;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 43
tmp728:

BB46_20:
	.loc	1 351 1
	cvt.u32.u16	%r416, %rs3;
	ld.u16 	%rs198, [%SP+16];
	cvt.u32.u16	%r417, %rs198;
	mul.lo.s32 	%r418, %r417, 1;
	add.s32 	%r419, %r416, %r418;
	cvt.s64.s32	%rd436, %r419;
	shl.b64 	%rd437, %rd436, 1;
	mov.u64 	%rd438, cBoolModel;
	cvta.const.u64 	%rd439, %rd438;
	add.s64 	%rd440, %rd439, %rd437;
	ld.u16 	%rs199, [%rd440];
	setp.ne.s16	%p20, %rs199, 0;
	not.pred 	%p21, %p20;
	@%p21 bra 	BB46_22;
	bra.uni 	BB46_21;

BB46_21:
	add.u64 	%rd441, %SP, 340;
	.loc	1 351 1
tmp729:
	add.s64 	%rd442, %rd441, 8;
	ld.f32 	%f218, [%SP+376];
	add.s64 	%rd443, %rd441, 32;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd442;
	.param .b32 param2;
	st.param.f32	[param2+0], %f218;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd443;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 44
tmp730:

BB46_22:
	.loc	1 351 1
	cvt.u32.u16	%r420, %rs3;
	ld.u16 	%rs200, [%SP+16];
	cvt.u32.u16	%r421, %rs200;
	mul.lo.s32 	%r422, %r421, 2;
	add.s32 	%r423, %r420, %r422;
	cvt.s64.s32	%rd444, %r423;
	shl.b64 	%rd445, %rd444, 1;
	mov.u64 	%rd446, cBoolModel;
	cvta.const.u64 	%rd447, %rd446;
	add.s64 	%rd448, %rd447, %rd445;
	ld.u16 	%rs201, [%rd448];
	setp.ne.s16	%p22, %rs201, 0;
	not.pred 	%p23, %p22;
	@%p23 bra 	BB46_24;
	bra.uni 	BB46_23;

BB46_23:
	add.u64 	%rd449, %SP, 340;
	.loc	1 351 1
tmp731:
	add.s64 	%rd450, %rd449, 12;
	cvt.u32.u16	%r424, %rs1;
	cvt.u32.u16	%r425, %rs30;
	mul.lo.s32 	%r426, %r424, %r425;
	ld.u16 	%rs202, [%SP+42];
	cvt.u32.u16	%r427, %rs202;
	mul.lo.s32 	%r428, %r427, 2;
	add.s32 	%r429, %r426, %r428;
	cvt.u64.u16	%rd451, %rs3;
	mov.u64 	%rd452, cSegToComp;
	cvta.const.u64 	%rd453, %rd452;
	shl.b64 	%rd454, %rd451, 1;
	add.s64 	%rd455, %rd453, %rd454;
	ld.u16 	%rs203, [%rd455];
	cvt.u32.u16	%r430, %rs203;
	add.s32 	%r431, %r429, %r430;
	cvt.s64.s32	%rd456, %r431;
	shl.b64 	%rd457, %rd456, 2;
	add.s64 	%rd458, %rd13, %rd457;
	ld.f32 	%f219, [%rd458];
	cvt.u32.u16	%r432, %rs1;
	cvt.u32.u16	%r433, %rs30;
	mul.lo.s32 	%r434, %r432, %r433;
	ld.u16 	%rs204, [%SP+42];
	cvt.u32.u16	%r435, %rs204;
	mul.lo.s32 	%r436, %r435, 3;
	add.s32 	%r437, %r434, %r436;
	cvt.u64.u16	%rd459, %rs3;
	shl.b64 	%rd460, %rd459, 1;
	add.s64 	%rd461, %rd453, %rd460;
	ld.u16 	%rs205, [%rd461];
	cvt.u32.u16	%r438, %rs205;
	add.s32 	%r439, %r437, %r438;
	cvt.s64.s32	%rd462, %r439;
	shl.b64 	%rd463, %rd462, 2;
	add.s64 	%rd464, %rd13, %rd463;
	ld.f32 	%f220, [%rd464];
	cvt.u32.u16	%r440, %rs1;
	cvt.u32.u16	%r441, %rs30;
	mul.lo.s32 	%r442, %r440, %r441;
	ld.u16 	%rs206, [%SP+42];
	cvt.u32.u16	%r443, %rs206;
	mul.lo.s32 	%r444, %r443, 4;
	add.s32 	%r445, %r442, %r444;
	cvt.u64.u16	%rd465, %rs3;
	shl.b64 	%rd466, %rd465, 1;
	add.s64 	%rd467, %rd453, %rd466;
	ld.u16 	%rs207, [%rd467];
	cvt.u32.u16	%r446, %rs207;
	add.s32 	%r447, %r445, %r446;
	cvt.s64.s32	%rd468, %r447;
	shl.b64 	%rd469, %rd468, 2;
	add.s64 	%rd470, %rd13, %rd469;
	ld.f32 	%f221, [%rd470];
	cvt.u32.u16	%r448, %rs1;
	cvt.u32.u16	%r449, %rs30;
	mul.lo.s32 	%r450, %r448, %r449;
	ld.u16 	%rs208, [%SP+42];
	cvt.u32.u16	%r451, %rs208;
	mul.lo.s32 	%r452, %r451, 5;
	add.s32 	%r453, %r450, %r452;
	cvt.u64.u16	%rd471, %rs3;
	shl.b64 	%rd472, %rd471, 1;
	add.s64 	%rd473, %rd453, %rd472;
	ld.u16 	%rs209, [%rd473];
	cvt.u32.u16	%r454, %rs209;
	add.s32 	%r455, %r453, %r454;
	cvt.s64.s32	%rd474, %r455;
	shl.b64 	%rd475, %rd474, 2;
	add.s64 	%rd476, %rd13, %rd475;
	ld.f32 	%f222, [%rd476];
	ld.f32 	%f223, [%SP+372];
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd450;
	.param .b32 param2;
	st.param.f32	[param2+0], %f219;
	.param .b32 param3;
	st.param.f32	[param3+0], %f220;
	.param .b32 param4;
	st.param.f32	[param4+0], %f221;
	.param .b32 param5;
	st.param.f32	[param5+0], %f222;
	.param .b32 param6;
	st.param.f32	[param6+0], %f223;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 45
tmp732:

BB46_24:
	.loc	1 351 1
	cvt.u32.u16	%r456, %rs3;
	ld.u16 	%rs210, [%SP+16];
	cvt.u32.u16	%r457, %rs210;
	mul.lo.s32 	%r458, %r457, 3;
	add.s32 	%r459, %r456, %r458;
	cvt.s64.s32	%rd477, %r459;
	shl.b64 	%rd478, %rd477, 1;
	mov.u64 	%rd479, cBoolModel;
	cvta.const.u64 	%rd480, %rd479;
	add.s64 	%rd481, %rd480, %rd478;
	ld.u16 	%rs211, [%rd481];
	setp.ne.s16	%p24, %rs211, 0;
	not.pred 	%p25, %p24;
	@%p25 bra 	BB46_26;
	bra.uni 	BB46_25;

BB46_25:
	add.u64 	%rd482, %SP, 340;
	.loc	1 351 1
tmp733:
	add.s64 	%rd483, %rd482, 16;
	cvt.u32.u16	%r460, %rs1;
	cvt.u32.u16	%r461, %rs30;
	mul.lo.s32 	%r462, %r460, %r461;
	ld.u16 	%rs212, [%SP+42];
	cvt.u32.u16	%r463, %rs212;
	mul.lo.s32 	%r464, %r463, 6;
	add.s32 	%r465, %r462, %r464;
	cvt.u64.u16	%rd484, %rs3;
	mov.u64 	%rd485, cSegToComp;
	cvta.const.u64 	%rd486, %rd485;
	shl.b64 	%rd487, %rd484, 1;
	add.s64 	%rd488, %rd486, %rd487;
	ld.u16 	%rs213, [%rd488];
	cvt.u32.u16	%r466, %rs213;
	add.s32 	%r467, %r465, %r466;
	cvt.s64.s32	%rd489, %r467;
	shl.b64 	%rd490, %rd489, 2;
	add.s64 	%rd491, %rd13, %rd490;
	ld.f32 	%f224, [%rd491];
	cvt.u32.u16	%r468, %rs1;
	cvt.u32.u16	%r469, %rs30;
	mul.lo.s32 	%r470, %r468, %r469;
	ld.u16 	%rs214, [%SP+42];
	cvt.u32.u16	%r471, %rs214;
	mul.lo.s32 	%r472, %r471, 7;
	add.s32 	%r473, %r470, %r472;
	cvt.u64.u16	%rd492, %rs3;
	shl.b64 	%rd493, %rd492, 1;
	add.s64 	%rd494, %rd486, %rd493;
	ld.u16 	%rs215, [%rd494];
	cvt.u32.u16	%r474, %rs215;
	add.s32 	%r475, %r473, %r474;
	cvt.s64.s32	%rd495, %r475;
	shl.b64 	%rd496, %rd495, 2;
	add.s64 	%rd497, %rd13, %rd496;
	ld.f32 	%f225, [%rd497];
	cvt.u32.u16	%r476, %rs1;
	cvt.u32.u16	%r477, %rs30;
	mul.lo.s32 	%r478, %r476, %r477;
	ld.u16 	%rs216, [%SP+42];
	cvt.u32.u16	%r479, %rs216;
	mul.lo.s32 	%r480, %r479, 8;
	add.s32 	%r481, %r478, %r480;
	cvt.u64.u16	%rd498, %rs3;
	shl.b64 	%rd499, %rd498, 1;
	add.s64 	%rd500, %rd486, %rd499;
	ld.u16 	%rs217, [%rd500];
	cvt.u32.u16	%r482, %rs217;
	add.s32 	%r483, %r481, %r482;
	cvt.s64.s32	%rd501, %r483;
	shl.b64 	%rd502, %rd501, 2;
	add.s64 	%rd503, %rd13, %rd502;
	ld.f32 	%f226, [%rd503];
	cvt.u32.u16	%r484, %rs1;
	cvt.u32.u16	%r485, %rs30;
	mul.lo.s32 	%r486, %r484, %r485;
	ld.u16 	%rs218, [%SP+42];
	cvt.u32.u16	%r487, %rs218;
	mul.lo.s32 	%r488, %r487, 9;
	add.s32 	%r489, %r486, %r488;
	cvt.u64.u16	%rd504, %rs3;
	shl.b64 	%rd505, %rd504, 1;
	add.s64 	%rd506, %rd486, %rd505;
	ld.u16 	%rs219, [%rd506];
	cvt.u32.u16	%r490, %rs219;
	add.s32 	%r491, %r489, %r490;
	cvt.s64.s32	%rd507, %r491;
	shl.b64 	%rd508, %rd507, 2;
	add.s64 	%rd509, %rd13, %rd508;
	ld.f32 	%f227, [%rd509];
	cvt.u32.u16	%r492, %rs1;
	cvt.u32.u16	%r493, %rs30;
	mul.lo.s32 	%r494, %r492, %r493;
	ld.u16 	%rs220, [%SP+42];
	cvt.u32.u16	%r495, %rs220;
	mul.lo.s32 	%r496, %r495, 10;
	add.s32 	%r497, %r494, %r496;
	cvt.u64.u16	%rd510, %rs3;
	shl.b64 	%rd511, %rd510, 1;
	add.s64 	%rd512, %rd486, %rd511;
	ld.u16 	%rs221, [%rd512];
	cvt.u32.u16	%r498, %rs221;
	add.s32 	%r499, %r497, %r498;
	cvt.s64.s32	%rd513, %r499;
	shl.b64 	%rd514, %rd513, 2;
	add.s64 	%rd515, %rd13, %rd514;
	ld.f32 	%f228, [%rd515];
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd483;
	.param .b32 param2;
	st.param.f32	[param2+0], %f224;
	.param .b32 param3;
	st.param.f32	[param3+0], %f225;
	.param .b32 param4;
	st.param.f32	[param4+0], %f226;
	.param .b32 param5;
	st.param.f32	[param5+0], %f227;
	.param .b32 param6;
	st.param.f32	[param6+0], %f228;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 46
tmp734:

BB46_26:
	.loc	1 351 1
	cvt.u32.u16	%r500, %rs3;
	ld.u16 	%rs222, [%SP+16];
	cvt.u32.u16	%r501, %rs222;
	mul.lo.s32 	%r502, %r501, 4;
	add.s32 	%r503, %r500, %r502;
	cvt.s64.s32	%rd516, %r503;
	shl.b64 	%rd517, %rd516, 1;
	mov.u64 	%rd518, cBoolModel;
	cvta.const.u64 	%rd519, %rd518;
	add.s64 	%rd520, %rd519, %rd517;
	ld.u16 	%rs223, [%rd520];
	setp.ne.s16	%p26, %rs223, 0;
	not.pred 	%p27, %p26;
	@%p27 bra 	BB46_28;
	bra.uni 	BB46_27;

BB46_27:
	add.u64 	%rd521, %SP, 340;
	.loc	1 351 1
tmp735:
	add.s64 	%rd522, %rd521, 20;
	cvt.u32.u16	%r504, %rs1;
	cvt.u32.u16	%r505, %rs30;
	mul.lo.s32 	%r506, %r504, %r505;
	ld.u16 	%rs224, [%SP+42];
	cvt.u32.u16	%r507, %rs224;
	mul.lo.s32 	%r508, %r507, 11;
	add.s32 	%r509, %r506, %r508;
	cvt.u64.u16	%rd523, %rs3;
	mov.u64 	%rd524, cSegToComp;
	cvta.const.u64 	%rd525, %rd524;
	shl.b64 	%rd526, %rd523, 1;
	add.s64 	%rd527, %rd525, %rd526;
	ld.u16 	%rs225, [%rd527];
	cvt.u32.u16	%r510, %rs225;
	add.s32 	%r511, %r509, %r510;
	cvt.s64.s32	%rd528, %r511;
	shl.b64 	%rd529, %rd528, 2;
	add.s64 	%rd530, %rd13, %rd529;
	ld.f32 	%f229, [%rd530];
	cvt.u32.u16	%r512, %rs1;
	cvt.u32.u16	%r513, %rs30;
	mul.lo.s32 	%r514, %r512, %r513;
	ld.u16 	%rs226, [%SP+42];
	cvt.u32.u16	%r515, %rs226;
	mul.lo.s32 	%r516, %r515, 12;
	add.s32 	%r517, %r514, %r516;
	cvt.u64.u16	%rd531, %rs3;
	shl.b64 	%rd532, %rd531, 1;
	add.s64 	%rd533, %rd525, %rd532;
	ld.u16 	%rs227, [%rd533];
	cvt.u32.u16	%r518, %rs227;
	add.s32 	%r519, %r517, %r518;
	cvt.s64.s32	%rd534, %r519;
	shl.b64 	%rd535, %rd534, 2;
	add.s64 	%rd536, %rd13, %rd535;
	ld.f32 	%f230, [%rd536];
	cvt.u32.u16	%r520, %rs1;
	cvt.u32.u16	%r521, %rs30;
	mul.lo.s32 	%r522, %r520, %r521;
	ld.u16 	%rs228, [%SP+42];
	cvt.u32.u16	%r523, %rs228;
	mul.lo.s32 	%r524, %r523, 13;
	add.s32 	%r525, %r522, %r524;
	cvt.u64.u16	%rd537, %rs3;
	shl.b64 	%rd538, %rd537, 1;
	add.s64 	%rd539, %rd525, %rd538;
	ld.u16 	%rs229, [%rd539];
	cvt.u32.u16	%r526, %rs229;
	add.s32 	%r527, %r525, %r526;
	cvt.s64.s32	%rd540, %r527;
	shl.b64 	%rd541, %rd540, 2;
	add.s64 	%rd542, %rd13, %rd541;
	ld.f32 	%f231, [%rd542];
	cvt.u32.u16	%r528, %rs1;
	cvt.u32.u16	%r529, %rs30;
	mul.lo.s32 	%r530, %r528, %r529;
	ld.u16 	%rs230, [%SP+42];
	cvt.u32.u16	%r531, %rs230;
	mul.lo.s32 	%r532, %r531, 14;
	add.s32 	%r533, %r530, %r532;
	cvt.u64.u16	%rd543, %rs3;
	shl.b64 	%rd544, %rd543, 1;
	add.s64 	%rd545, %rd525, %rd544;
	ld.u16 	%rs231, [%rd545];
	cvt.u32.u16	%r534, %rs231;
	add.s32 	%r535, %r533, %r534;
	cvt.s64.s32	%rd546, %r535;
	shl.b64 	%rd547, %rd546, 2;
	add.s64 	%rd548, %rd13, %rd547;
	ld.f32 	%f232, [%rd548];
	cvt.u32.u16	%r536, %rs1;
	cvt.u32.u16	%r537, %rs30;
	mul.lo.s32 	%r538, %r536, %r537;
	ld.u16 	%rs232, [%SP+42];
	cvt.u32.u16	%r539, %rs232;
	mul.lo.s32 	%r540, %r539, 15;
	add.s32 	%r541, %r538, %r540;
	cvt.u64.u16	%rd549, %rs3;
	shl.b64 	%rd550, %rd549, 1;
	add.s64 	%rd551, %rd525, %rd550;
	ld.u16 	%rs233, [%rd551];
	cvt.u32.u16	%r542, %rs233;
	add.s32 	%r543, %r541, %r542;
	cvt.s64.s32	%rd552, %r543;
	shl.b64 	%rd553, %rd552, 2;
	add.s64 	%rd554, %rd13, %rd553;
	ld.f32 	%f233, [%rd554];
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd522;
	.param .b32 param2;
	st.param.f32	[param2+0], %f229;
	.param .b32 param3;
	st.param.f32	[param3+0], %f230;
	.param .b32 param4;
	st.param.f32	[param4+0], %f231;
	.param .b32 param5;
	st.param.f32	[param5+0], %f232;
	.param .b32 param6;
	st.param.f32	[param6+0], %f233;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 47
tmp736:

BB46_28:
	.loc	1 351 1
	cvt.u32.u16	%r544, %rs3;
	ld.u16 	%rs234, [%SP+16];
	cvt.u32.u16	%r545, %rs234;
	mul.lo.s32 	%r546, %r545, 5;
	add.s32 	%r547, %r544, %r546;
	cvt.s64.s32	%rd555, %r547;
	shl.b64 	%rd556, %rd555, 1;
	mov.u64 	%rd557, cBoolModel;
	cvta.const.u64 	%rd558, %rd557;
	add.s64 	%rd559, %rd558, %rd556;
	ld.u16 	%rs235, [%rd559];
	setp.ne.s16	%p28, %rs235, 0;
	not.pred 	%p29, %p28;
	@%p29 bra 	BB46_30;
	bra.uni 	BB46_29;

BB46_29:
	add.u64 	%rd560, %SP, 340;
	.loc	1 351 1
tmp737:
	add.s64 	%rd561, %rd560, 24;
	add.s64 	%rd562, %rd560, 28;
	cvt.u32.u16	%r548, %rs1;
	cvt.u32.u16	%r549, %rs30;
	mul.lo.s32 	%r550, %r548, %r549;
	ld.u16 	%rs236, [%SP+42];
	cvt.u32.u16	%r551, %rs236;
	mul.lo.s32 	%r552, %r551, 16;
	add.s32 	%r553, %r550, %r552;
	cvt.u64.u16	%rd563, %rs3;
	mov.u64 	%rd564, cSegToComp;
	cvta.const.u64 	%rd565, %rd564;
	shl.b64 	%rd566, %rd563, 1;
	add.s64 	%rd567, %rd565, %rd566;
	ld.u16 	%rs237, [%rd567];
	cvt.u32.u16	%r554, %rs237;
	add.s32 	%r555, %r553, %r554;
	cvt.s64.s32	%rd568, %r555;
	shl.b64 	%rd569, %rd568, 2;
	add.s64 	%rd570, %rd13, %rd569;
	ld.f32 	%f234, [%rd570];
	cvt.u32.u16	%r556, %rs1;
	cvt.u32.u16	%r557, %rs30;
	mul.lo.s32 	%r558, %r556, %r557;
	ld.u16 	%rs238, [%SP+42];
	cvt.u32.u16	%r559, %rs238;
	mul.lo.s32 	%r560, %r559, 17;
	add.s32 	%r561, %r558, %r560;
	cvt.u64.u16	%rd571, %rs3;
	shl.b64 	%rd572, %rd571, 1;
	add.s64 	%rd573, %rd565, %rd572;
	ld.u16 	%rs239, [%rd573];
	cvt.u32.u16	%r562, %rs239;
	add.s32 	%r563, %r561, %r562;
	cvt.s64.s32	%rd574, %r563;
	shl.b64 	%rd575, %rd574, 2;
	add.s64 	%rd576, %rd13, %rd575;
	ld.f32 	%f235, [%rd576];
	cvt.u32.u16	%r564, %rs1;
	cvt.u32.u16	%r565, %rs30;
	mul.lo.s32 	%r566, %r564, %r565;
	ld.u16 	%rs240, [%SP+42];
	cvt.u32.u16	%r567, %rs240;
	mul.lo.s32 	%r568, %r567, 18;
	add.s32 	%r569, %r566, %r568;
	cvt.u64.u16	%rd577, %rs3;
	shl.b64 	%rd578, %rd577, 1;
	add.s64 	%rd579, %rd565, %rd578;
	ld.u16 	%rs241, [%rd579];
	cvt.u32.u16	%r570, %rs241;
	add.s32 	%r571, %r569, %r570;
	cvt.s64.s32	%rd580, %r571;
	shl.b64 	%rd581, %rd580, 2;
	add.s64 	%rd582, %rd13, %rd581;
	ld.f32 	%f236, [%rd582];
	cvt.u32.u16	%r572, %rs1;
	cvt.u32.u16	%r573, %rs30;
	mul.lo.s32 	%r574, %r572, %r573;
	ld.u16 	%rs242, [%SP+42];
	cvt.u32.u16	%r575, %rs242;
	mul.lo.s32 	%r576, %r575, 19;
	add.s32 	%r577, %r574, %r576;
	cvt.u64.u16	%rd583, %rs3;
	shl.b64 	%rd584, %rd583, 1;
	add.s64 	%rd585, %rd565, %rd584;
	ld.u16 	%rs243, [%rd585];
	cvt.u32.u16	%r578, %rs243;
	add.s32 	%r579, %r577, %r578;
	cvt.s64.s32	%rd586, %r579;
	shl.b64 	%rd587, %rd586, 2;
	add.s64 	%rd588, %rd13, %rd587;
	ld.f32 	%f237, [%rd588];
	cvt.u32.u16	%r580, %rs1;
	cvt.u32.u16	%r581, %rs30;
	mul.lo.s32 	%r582, %r580, %r581;
	ld.u16 	%rs244, [%SP+42];
	cvt.u32.u16	%r583, %rs244;
	mul.lo.s32 	%r584, %r583, 20;
	add.s32 	%r585, %r582, %r584;
	cvt.u64.u16	%rd589, %rs3;
	shl.b64 	%rd590, %rd589, 1;
	add.s64 	%rd591, %rd565, %rd590;
	ld.u16 	%rs245, [%rd591];
	cvt.u32.u16	%r586, %rs245;
	add.s32 	%r587, %r585, %r586;
	cvt.s64.s32	%rd592, %r587;
	shl.b64 	%rd593, %rd592, 2;
	add.s64 	%rd594, %rd13, %rd593;
	ld.f32 	%f238, [%rd594];
	cvt.u32.u16	%r588, %rs1;
	cvt.u32.u16	%r589, %rs30;
	mul.lo.s32 	%r590, %r588, %r589;
	ld.u16 	%rs246, [%SP+42];
	cvt.u32.u16	%r591, %rs246;
	mul.lo.s32 	%r592, %r591, 21;
	add.s32 	%r593, %r590, %r592;
	cvt.u64.u16	%rd595, %rs3;
	shl.b64 	%rd596, %rd595, 1;
	add.s64 	%rd597, %rd565, %rd596;
	ld.u16 	%rs247, [%rd597];
	cvt.u32.u16	%r594, %rs247;
	add.s32 	%r595, %r593, %r594;
	cvt.s64.s32	%rd598, %r595;
	shl.b64 	%rd599, %rd598, 2;
	add.s64 	%rd600, %rd13, %rd599;
	ld.f32 	%f239, [%rd600];
	cvt.u32.u16	%r596, %rs1;
	cvt.u32.u16	%r597, %rs30;
	mul.lo.s32 	%r598, %r596, %r597;
	ld.u16 	%rs248, [%SP+42];
	cvt.u32.u16	%r599, %rs248;
	mul.lo.s32 	%r600, %r599, 22;
	add.s32 	%r601, %r598, %r600;
	cvt.u64.u16	%rd601, %rs3;
	shl.b64 	%rd602, %rd601, 1;
	add.s64 	%rd603, %rd565, %rd602;
	ld.u16 	%rs249, [%rd603];
	cvt.u32.u16	%r602, %rs249;
	add.s32 	%r603, %r601, %r602;
	cvt.s64.s32	%rd604, %r603;
	shl.b64 	%rd605, %rd604, 2;
	add.s64 	%rd606, %rd13, %rd605;
	ld.f32 	%f240, [%rd606];
	cvt.u32.u16	%r604, %rs1;
	cvt.u32.u16	%r605, %rs30;
	mul.lo.s32 	%r606, %r604, %r605;
	ld.u16 	%rs250, [%SP+42];
	cvt.u32.u16	%r607, %rs250;
	mul.lo.s32 	%r608, %r607, 23;
	add.s32 	%r609, %r606, %r608;
	cvt.u64.u16	%rd607, %rs3;
	shl.b64 	%rd608, %rd607, 1;
	add.s64 	%rd609, %rd565, %rd608;
	ld.u16 	%rs251, [%rd609];
	cvt.u32.u16	%r610, %rs251;
	add.s32 	%r611, %r609, %r610;
	cvt.s64.s32	%rd610, %r611;
	shl.b64 	%rd611, %rd610, 2;
	add.s64 	%rd612, %rd13, %rd611;
	ld.f32 	%f241, [%rd612];
	cvt.u32.u16	%r612, %rs1;
	cvt.u32.u16	%r613, %rs30;
	mul.lo.s32 	%r614, %r612, %r613;
	ld.u16 	%rs252, [%SP+42];
	cvt.u32.u16	%r615, %rs252;
	mul.lo.s32 	%r616, %r615, 24;
	add.s32 	%r617, %r614, %r616;
	cvt.u64.u16	%rd613, %rs3;
	shl.b64 	%rd614, %rd613, 1;
	add.s64 	%rd615, %rd565, %rd614;
	ld.u16 	%rs253, [%rd615];
	cvt.u32.u16	%r618, %rs253;
	add.s32 	%r619, %r617, %r618;
	cvt.s64.s32	%rd616, %r619;
	shl.b64 	%rd617, %rd616, 2;
	add.s64 	%rd618, %rd13, %rd617;
	ld.f32 	%f242, [%rd618];
	cvt.u32.u16	%r620, %rs1;
	cvt.u32.u16	%r621, %rs30;
	mul.lo.s32 	%r622, %r620, %r621;
	ld.u16 	%rs254, [%SP+42];
	cvt.u32.u16	%r623, %rs254;
	mul.lo.s32 	%r624, %r623, 25;
	add.s32 	%r625, %r622, %r624;
	cvt.u64.u16	%rd619, %rs3;
	shl.b64 	%rd620, %rd619, 1;
	add.s64 	%rd621, %rd565, %rd620;
	ld.u16 	%rs255, [%rd621];
	cvt.u32.u16	%r626, %rs255;
	add.s32 	%r627, %r625, %r626;
	cvt.s64.s32	%rd622, %r627;
	shl.b64 	%rd623, %rd622, 2;
	add.s64 	%rd624, %rd13, %rd623;
	ld.f32 	%f243, [%rd624];
	cvt.u32.u16	%r628, %rs1;
	cvt.u32.u16	%r629, %rs30;
	mul.lo.s32 	%r630, %r628, %r629;
	ld.u16 	%rs256, [%SP+42];
	cvt.u32.u16	%r631, %rs256;
	mul.lo.s32 	%r632, %r631, 26;
	add.s32 	%r633, %r630, %r632;
	cvt.u64.u16	%rd625, %rs3;
	shl.b64 	%rd626, %rd625, 1;
	add.s64 	%rd627, %rd565, %rd626;
	ld.u16 	%rs257, [%rd627];
	cvt.u32.u16	%r634, %rs257;
	add.s32 	%r635, %r633, %r634;
	cvt.s64.s32	%rd628, %r635;
	shl.b64 	%rd629, %rd628, 2;
	add.s64 	%rd630, %rd13, %rd629;
	ld.f32 	%f244, [%rd630];
	cvt.u32.u16	%r636, %rs1;
	cvt.u32.u16	%r637, %rs30;
	mul.lo.s32 	%r638, %r636, %r637;
	ld.u16 	%rs258, [%SP+42];
	cvt.u32.u16	%r639, %rs258;
	mul.lo.s32 	%r640, %r639, 27;
	add.s32 	%r641, %r638, %r640;
	cvt.u64.u16	%rd631, %rs3;
	shl.b64 	%rd632, %rd631, 1;
	add.s64 	%rd633, %rd565, %rd632;
	ld.u16 	%rs259, [%rd633];
	cvt.u32.u16	%r642, %rs259;
	add.s32 	%r643, %r641, %r642;
	cvt.s64.s32	%rd634, %r643;
	shl.b64 	%rd635, %rd634, 2;
	add.s64 	%rd636, %rd13, %rd635;
	ld.f32 	%f245, [%rd636];
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd561;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd562;
	.param .b32 param3;
	st.param.f32	[param3+0], %f234;
	.param .b32 param4;
	st.param.f32	[param4+0], %f235;
	.param .b32 param5;
	st.param.f32	[param5+0], %f236;
	.param .b32 param6;
	st.param.f32	[param6+0], %f237;
	.param .b32 param7;
	st.param.f32	[param7+0], %f238;
	.param .b32 param8;
	st.param.f32	[param8+0], %f239;
	.param .b32 param9;
	st.param.f32	[param9+0], %f240;
	.param .b32 param10;
	st.param.f32	[param10+0], %f241;
	.param .b32 param11;
	st.param.f32	[param11+0], %f242;
	.param .b32 param12;
	st.param.f32	[param12+0], %f243;
	.param .b32 param13;
	st.param.f32	[param13+0], %f244;
	.param .b32 param14;
	st.param.f32	[param14+0], %f245;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 48
tmp738:

BB46_30:
	.loc	1 351 1
	cvt.u32.u16	%r644, %rs3;
	ld.u16 	%rs260, [%SP+16];
	cvt.u32.u16	%r645, %rs260;
	mul.lo.s32 	%r646, %r645, 6;
	add.s32 	%r647, %r644, %r646;
	cvt.s64.s32	%rd637, %r647;
	shl.b64 	%rd638, %rd637, 1;
	mov.u64 	%rd639, cBoolModel;
	cvta.const.u64 	%rd640, %rd639;
	add.s64 	%rd641, %rd640, %rd638;
	ld.u16 	%rs261, [%rd641];
	setp.ne.s16	%p30, %rs261, 0;
	not.pred 	%p31, %p30;
	@%p31 bra 	BB46_32;
	bra.uni 	BB46_31;

BB46_31:
	.loc	1 351 1
tmp739:
	cvt.u32.u16	%r648, %rs1;
	cvt.u32.u16	%r649, %rs30;
	mul.lo.s32 	%r650, %r648, %r649;
	ld.u16 	%rs262, [%SP+42];
	cvt.u32.u16	%r651, %rs262;
	mul.lo.s32 	%r652, %r651, 28;
	add.s32 	%r653, %r650, %r652;
	cvt.u64.u16	%rd642, %rs3;
	mov.u64 	%rd643, cSegToComp;
	cvta.const.u64 	%rd644, %rd643;
	shl.b64 	%rd645, %rd642, 1;
	add.s64 	%rd646, %rd644, %rd645;
	ld.u16 	%rs263, [%rd646];
	cvt.u32.u16	%r654, %rs263;
	add.s32 	%r655, %r653, %r654;
	cvt.s64.s32	%rd647, %r655;
	shl.b64 	%rd648, %rd647, 2;
	add.s64 	%rd649, %rd13, %rd648;
	ld.f32 	%f246, [%rd649];
	cvt.u32.u16	%r656, %rs1;
	cvt.u32.u16	%r657, %rs30;
	mul.lo.s32 	%r658, %r656, %r657;
	ld.u16 	%rs264, [%SP+42];
	cvt.u32.u16	%r659, %rs264;
	mul.lo.s32 	%r660, %r659, 29;
	add.s32 	%r661, %r658, %r660;
	cvt.u64.u16	%rd650, %rs3;
	shl.b64 	%rd651, %rd650, 1;
	add.s64 	%rd652, %rd644, %rd651;
	ld.u16 	%rs265, [%rd652];
	cvt.u32.u16	%r662, %rs265;
	add.s32 	%r663, %r661, %r662;
	cvt.s64.s32	%rd653, %r663;
	shl.b64 	%rd654, %rd653, 2;
	add.s64 	%rd655, %rd13, %rd654;
	ld.f32 	%f247, [%rd655];
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2194;
	.param .b32 param1;
	st.param.f32	[param1+0], %f246;
	.param .b32 param2;
	st.param.f32	[param2+0], %f247;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 49
tmp740:

BB46_32:
	.loc	1 351 1
	cvt.u32.u16	%r664, %rs4;
	ld.u16 	%rs266, [%SP+16];
	cvt.u32.u16	%r665, %rs266;
	mul.lo.s32 	%r666, %r665, 0;
	add.s32 	%r667, %r664, %r666;
	cvt.s64.s32	%rd656, %r667;
	shl.b64 	%rd657, %rd656, 1;
	mov.u64 	%rd658, cBoolModel;
	cvta.const.u64 	%rd659, %rd658;
	add.s64 	%rd660, %rd659, %rd657;
	ld.u16 	%rs267, [%rd660];
	setp.ne.s16	%p32, %rs267, 0;
	not.pred 	%p33, %p32;
	@%p33 bra 	BB46_34;
	bra.uni 	BB46_33;

BB46_33:
	add.u64 	%rd661, %SP, 380;
	.loc	1 351 1
tmp741:
	add.s64 	%rd662, %rd661, 4;
	cvt.u32.u16	%r668, %rs1;
	cvt.u32.u16	%r669, %rs30;
	mul.lo.s32 	%r670, %r668, %r669;
	ld.u16 	%rs268, [%SP+42];
	cvt.u32.u16	%r671, %rs268;
	mul.lo.s32 	%r672, %r671, 0;
	add.s32 	%r673, %r670, %r672;
	cvt.u64.u16	%rd663, %rs4;
	mov.u64 	%rd664, cSegToComp;
	cvta.const.u64 	%rd665, %rd664;
	shl.b64 	%rd666, %rd663, 1;
	add.s64 	%rd667, %rd665, %rd666;
	ld.u16 	%rs269, [%rd667];
	cvt.u32.u16	%r674, %rs269;
	add.s32 	%r675, %r673, %r674;
	cvt.s64.s32	%rd668, %r675;
	shl.b64 	%rd669, %rd668, 2;
	add.s64 	%rd670, %rd13, %rd669;
	ld.f32 	%f248, [%rd670];
	cvt.u32.u16	%r676, %rs1;
	cvt.u32.u16	%r677, %rs30;
	mul.lo.s32 	%r678, %r676, %r677;
	ld.u16 	%rs270, [%SP+42];
	cvt.u32.u16	%r679, %rs270;
	mul.lo.s32 	%r680, %r679, 1;
	add.s32 	%r681, %r678, %r680;
	cvt.u64.u16	%rd671, %rs4;
	shl.b64 	%rd672, %rd671, 1;
	add.s64 	%rd673, %rd665, %rd672;
	ld.u16 	%rs271, [%rd673];
	cvt.u32.u16	%r682, %rs271;
	add.s32 	%r683, %r681, %r682;
	cvt.s64.s32	%rd674, %r683;
	shl.b64 	%rd675, %rd674, 2;
	add.s64 	%rd676, %rd13, %rd675;
	ld.f32 	%f249, [%rd676];
	ld.f32 	%f250, [%SP+412];
	add.s64 	%rd677, %rd661, 36;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd661;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd662;
	.param .b32 param3;
	st.param.f32	[param3+0], %f248;
	.param .b32 param4;
	st.param.f32	[param4+0], %f249;
	.param .b32 param5;
	st.param.f32	[param5+0], %f250;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd677;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 50
tmp742:

BB46_34:
	.loc	1 351 1
	cvt.u32.u16	%r684, %rs4;
	ld.u16 	%rs272, [%SP+16];
	cvt.u32.u16	%r685, %rs272;
	mul.lo.s32 	%r686, %r685, 1;
	add.s32 	%r687, %r684, %r686;
	cvt.s64.s32	%rd678, %r687;
	shl.b64 	%rd679, %rd678, 1;
	mov.u64 	%rd680, cBoolModel;
	cvta.const.u64 	%rd681, %rd680;
	add.s64 	%rd682, %rd681, %rd679;
	ld.u16 	%rs273, [%rd682];
	setp.ne.s16	%p34, %rs273, 0;
	not.pred 	%p35, %p34;
	@%p35 bra 	BB46_36;
	bra.uni 	BB46_35;

BB46_35:
	add.u64 	%rd683, %SP, 380;
	.loc	1 351 1
tmp743:
	add.s64 	%rd684, %rd683, 8;
	ld.f32 	%f251, [%SP+416];
	add.s64 	%rd685, %rd683, 32;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd684;
	.param .b32 param2;
	st.param.f32	[param2+0], %f251;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd685;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 51
tmp744:

BB46_36:
	.loc	1 351 1
	cvt.u32.u16	%r688, %rs4;
	ld.u16 	%rs274, [%SP+16];
	cvt.u32.u16	%r689, %rs274;
	mul.lo.s32 	%r690, %r689, 2;
	add.s32 	%r691, %r688, %r690;
	cvt.s64.s32	%rd686, %r691;
	shl.b64 	%rd687, %rd686, 1;
	mov.u64 	%rd688, cBoolModel;
	cvta.const.u64 	%rd689, %rd688;
	add.s64 	%rd690, %rd689, %rd687;
	ld.u16 	%rs275, [%rd690];
	setp.ne.s16	%p36, %rs275, 0;
	not.pred 	%p37, %p36;
	@%p37 bra 	BB46_38;
	bra.uni 	BB46_37;

BB46_37:
	add.u64 	%rd691, %SP, 380;
	.loc	1 351 1
tmp745:
	add.s64 	%rd692, %rd691, 12;
	cvt.u32.u16	%r692, %rs1;
	cvt.u32.u16	%r693, %rs30;
	mul.lo.s32 	%r694, %r692, %r693;
	ld.u16 	%rs276, [%SP+42];
	cvt.u32.u16	%r695, %rs276;
	mul.lo.s32 	%r696, %r695, 2;
	add.s32 	%r697, %r694, %r696;
	cvt.u64.u16	%rd693, %rs4;
	mov.u64 	%rd694, cSegToComp;
	cvta.const.u64 	%rd695, %rd694;
	shl.b64 	%rd696, %rd693, 1;
	add.s64 	%rd697, %rd695, %rd696;
	ld.u16 	%rs277, [%rd697];
	cvt.u32.u16	%r698, %rs277;
	add.s32 	%r699, %r697, %r698;
	cvt.s64.s32	%rd698, %r699;
	shl.b64 	%rd699, %rd698, 2;
	add.s64 	%rd700, %rd13, %rd699;
	ld.f32 	%f252, [%rd700];
	cvt.u32.u16	%r700, %rs1;
	cvt.u32.u16	%r701, %rs30;
	mul.lo.s32 	%r702, %r700, %r701;
	ld.u16 	%rs278, [%SP+42];
	cvt.u32.u16	%r703, %rs278;
	mul.lo.s32 	%r704, %r703, 3;
	add.s32 	%r705, %r702, %r704;
	cvt.u64.u16	%rd701, %rs4;
	shl.b64 	%rd702, %rd701, 1;
	add.s64 	%rd703, %rd695, %rd702;
	ld.u16 	%rs279, [%rd703];
	cvt.u32.u16	%r706, %rs279;
	add.s32 	%r707, %r705, %r706;
	cvt.s64.s32	%rd704, %r707;
	shl.b64 	%rd705, %rd704, 2;
	add.s64 	%rd706, %rd13, %rd705;
	ld.f32 	%f253, [%rd706];
	cvt.u32.u16	%r708, %rs1;
	cvt.u32.u16	%r709, %rs30;
	mul.lo.s32 	%r710, %r708, %r709;
	ld.u16 	%rs280, [%SP+42];
	cvt.u32.u16	%r711, %rs280;
	mul.lo.s32 	%r712, %r711, 4;
	add.s32 	%r713, %r710, %r712;
	cvt.u64.u16	%rd707, %rs4;
	shl.b64 	%rd708, %rd707, 1;
	add.s64 	%rd709, %rd695, %rd708;
	ld.u16 	%rs281, [%rd709];
	cvt.u32.u16	%r714, %rs281;
	add.s32 	%r715, %r713, %r714;
	cvt.s64.s32	%rd710, %r715;
	shl.b64 	%rd711, %rd710, 2;
	add.s64 	%rd712, %rd13, %rd711;
	ld.f32 	%f254, [%rd712];
	cvt.u32.u16	%r716, %rs1;
	cvt.u32.u16	%r717, %rs30;
	mul.lo.s32 	%r718, %r716, %r717;
	ld.u16 	%rs282, [%SP+42];
	cvt.u32.u16	%r719, %rs282;
	mul.lo.s32 	%r720, %r719, 5;
	add.s32 	%r721, %r718, %r720;
	cvt.u64.u16	%rd713, %rs4;
	shl.b64 	%rd714, %rd713, 1;
	add.s64 	%rd715, %rd695, %rd714;
	ld.u16 	%rs283, [%rd715];
	cvt.u32.u16	%r722, %rs283;
	add.s32 	%r723, %r721, %r722;
	cvt.s64.s32	%rd716, %r723;
	shl.b64 	%rd717, %rd716, 2;
	add.s64 	%rd718, %rd13, %rd717;
	ld.f32 	%f255, [%rd718];
	ld.f32 	%f256, [%SP+412];
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd692;
	.param .b32 param2;
	st.param.f32	[param2+0], %f252;
	.param .b32 param3;
	st.param.f32	[param3+0], %f253;
	.param .b32 param4;
	st.param.f32	[param4+0], %f254;
	.param .b32 param5;
	st.param.f32	[param5+0], %f255;
	.param .b32 param6;
	st.param.f32	[param6+0], %f256;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 52
tmp746:

BB46_38:
	.loc	1 351 1
	cvt.u32.u16	%r724, %rs4;
	ld.u16 	%rs284, [%SP+16];
	cvt.u32.u16	%r725, %rs284;
	mul.lo.s32 	%r726, %r725, 3;
	add.s32 	%r727, %r724, %r726;
	cvt.s64.s32	%rd719, %r727;
	shl.b64 	%rd720, %rd719, 1;
	mov.u64 	%rd721, cBoolModel;
	cvta.const.u64 	%rd722, %rd721;
	add.s64 	%rd723, %rd722, %rd720;
	ld.u16 	%rs285, [%rd723];
	setp.ne.s16	%p38, %rs285, 0;
	not.pred 	%p39, %p38;
	@%p39 bra 	BB46_40;
	bra.uni 	BB46_39;

BB46_39:
	add.u64 	%rd724, %SP, 380;
	.loc	1 351 1
tmp747:
	add.s64 	%rd725, %rd724, 16;
	cvt.u32.u16	%r728, %rs1;
	cvt.u32.u16	%r729, %rs30;
	mul.lo.s32 	%r730, %r728, %r729;
	ld.u16 	%rs286, [%SP+42];
	cvt.u32.u16	%r731, %rs286;
	mul.lo.s32 	%r732, %r731, 6;
	add.s32 	%r733, %r730, %r732;
	cvt.u64.u16	%rd726, %rs4;
	mov.u64 	%rd727, cSegToComp;
	cvta.const.u64 	%rd728, %rd727;
	shl.b64 	%rd729, %rd726, 1;
	add.s64 	%rd730, %rd728, %rd729;
	ld.u16 	%rs287, [%rd730];
	cvt.u32.u16	%r734, %rs287;
	add.s32 	%r735, %r733, %r734;
	cvt.s64.s32	%rd731, %r735;
	shl.b64 	%rd732, %rd731, 2;
	add.s64 	%rd733, %rd13, %rd732;
	ld.f32 	%f257, [%rd733];
	cvt.u32.u16	%r736, %rs1;
	cvt.u32.u16	%r737, %rs30;
	mul.lo.s32 	%r738, %r736, %r737;
	ld.u16 	%rs288, [%SP+42];
	cvt.u32.u16	%r739, %rs288;
	mul.lo.s32 	%r740, %r739, 7;
	add.s32 	%r741, %r738, %r740;
	cvt.u64.u16	%rd734, %rs4;
	shl.b64 	%rd735, %rd734, 1;
	add.s64 	%rd736, %rd728, %rd735;
	ld.u16 	%rs289, [%rd736];
	cvt.u32.u16	%r742, %rs289;
	add.s32 	%r743, %r741, %r742;
	cvt.s64.s32	%rd737, %r743;
	shl.b64 	%rd738, %rd737, 2;
	add.s64 	%rd739, %rd13, %rd738;
	ld.f32 	%f258, [%rd739];
	cvt.u32.u16	%r744, %rs1;
	cvt.u32.u16	%r745, %rs30;
	mul.lo.s32 	%r746, %r744, %r745;
	ld.u16 	%rs290, [%SP+42];
	cvt.u32.u16	%r747, %rs290;
	mul.lo.s32 	%r748, %r747, 8;
	add.s32 	%r749, %r746, %r748;
	cvt.u64.u16	%rd740, %rs4;
	shl.b64 	%rd741, %rd740, 1;
	add.s64 	%rd742, %rd728, %rd741;
	ld.u16 	%rs291, [%rd742];
	cvt.u32.u16	%r750, %rs291;
	add.s32 	%r751, %r749, %r750;
	cvt.s64.s32	%rd743, %r751;
	shl.b64 	%rd744, %rd743, 2;
	add.s64 	%rd745, %rd13, %rd744;
	ld.f32 	%f259, [%rd745];
	cvt.u32.u16	%r752, %rs1;
	cvt.u32.u16	%r753, %rs30;
	mul.lo.s32 	%r754, %r752, %r753;
	ld.u16 	%rs292, [%SP+42];
	cvt.u32.u16	%r755, %rs292;
	mul.lo.s32 	%r756, %r755, 9;
	add.s32 	%r757, %r754, %r756;
	cvt.u64.u16	%rd746, %rs4;
	shl.b64 	%rd747, %rd746, 1;
	add.s64 	%rd748, %rd728, %rd747;
	ld.u16 	%rs293, [%rd748];
	cvt.u32.u16	%r758, %rs293;
	add.s32 	%r759, %r757, %r758;
	cvt.s64.s32	%rd749, %r759;
	shl.b64 	%rd750, %rd749, 2;
	add.s64 	%rd751, %rd13, %rd750;
	ld.f32 	%f260, [%rd751];
	cvt.u32.u16	%r760, %rs1;
	cvt.u32.u16	%r761, %rs30;
	mul.lo.s32 	%r762, %r760, %r761;
	ld.u16 	%rs294, [%SP+42];
	cvt.u32.u16	%r763, %rs294;
	mul.lo.s32 	%r764, %r763, 10;
	add.s32 	%r765, %r762, %r764;
	cvt.u64.u16	%rd752, %rs4;
	shl.b64 	%rd753, %rd752, 1;
	add.s64 	%rd754, %rd728, %rd753;
	ld.u16 	%rs295, [%rd754];
	cvt.u32.u16	%r766, %rs295;
	add.s32 	%r767, %r765, %r766;
	cvt.s64.s32	%rd755, %r767;
	shl.b64 	%rd756, %rd755, 2;
	add.s64 	%rd757, %rd13, %rd756;
	ld.f32 	%f261, [%rd757];
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd725;
	.param .b32 param2;
	st.param.f32	[param2+0], %f257;
	.param .b32 param3;
	st.param.f32	[param3+0], %f258;
	.param .b32 param4;
	st.param.f32	[param4+0], %f259;
	.param .b32 param5;
	st.param.f32	[param5+0], %f260;
	.param .b32 param6;
	st.param.f32	[param6+0], %f261;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 53
tmp748:

BB46_40:
	.loc	1 351 1
	cvt.u32.u16	%r768, %rs4;
	ld.u16 	%rs296, [%SP+16];
	cvt.u32.u16	%r769, %rs296;
	mul.lo.s32 	%r770, %r769, 4;
	add.s32 	%r771, %r768, %r770;
	cvt.s64.s32	%rd758, %r771;
	shl.b64 	%rd759, %rd758, 1;
	mov.u64 	%rd760, cBoolModel;
	cvta.const.u64 	%rd761, %rd760;
	add.s64 	%rd762, %rd761, %rd759;
	ld.u16 	%rs297, [%rd762];
	setp.ne.s16	%p40, %rs297, 0;
	not.pred 	%p41, %p40;
	@%p41 bra 	BB46_42;
	bra.uni 	BB46_41;

BB46_41:
	add.u64 	%rd763, %SP, 380;
	.loc	1 351 1
tmp749:
	add.s64 	%rd764, %rd763, 20;
	cvt.u32.u16	%r772, %rs1;
	cvt.u32.u16	%r773, %rs30;
	mul.lo.s32 	%r774, %r772, %r773;
	ld.u16 	%rs298, [%SP+42];
	cvt.u32.u16	%r775, %rs298;
	mul.lo.s32 	%r776, %r775, 11;
	add.s32 	%r777, %r774, %r776;
	cvt.u64.u16	%rd765, %rs4;
	mov.u64 	%rd766, cSegToComp;
	cvta.const.u64 	%rd767, %rd766;
	shl.b64 	%rd768, %rd765, 1;
	add.s64 	%rd769, %rd767, %rd768;
	ld.u16 	%rs299, [%rd769];
	cvt.u32.u16	%r778, %rs299;
	add.s32 	%r779, %r777, %r778;
	cvt.s64.s32	%rd770, %r779;
	shl.b64 	%rd771, %rd770, 2;
	add.s64 	%rd772, %rd13, %rd771;
	ld.f32 	%f262, [%rd772];
	cvt.u32.u16	%r780, %rs1;
	cvt.u32.u16	%r781, %rs30;
	mul.lo.s32 	%r782, %r780, %r781;
	ld.u16 	%rs300, [%SP+42];
	cvt.u32.u16	%r783, %rs300;
	mul.lo.s32 	%r784, %r783, 12;
	add.s32 	%r785, %r782, %r784;
	cvt.u64.u16	%rd773, %rs4;
	shl.b64 	%rd774, %rd773, 1;
	add.s64 	%rd775, %rd767, %rd774;
	ld.u16 	%rs301, [%rd775];
	cvt.u32.u16	%r786, %rs301;
	add.s32 	%r787, %r785, %r786;
	cvt.s64.s32	%rd776, %r787;
	shl.b64 	%rd777, %rd776, 2;
	add.s64 	%rd778, %rd13, %rd777;
	ld.f32 	%f263, [%rd778];
	cvt.u32.u16	%r788, %rs1;
	cvt.u32.u16	%r789, %rs30;
	mul.lo.s32 	%r790, %r788, %r789;
	ld.u16 	%rs302, [%SP+42];
	cvt.u32.u16	%r791, %rs302;
	mul.lo.s32 	%r792, %r791, 13;
	add.s32 	%r793, %r790, %r792;
	cvt.u64.u16	%rd779, %rs4;
	shl.b64 	%rd780, %rd779, 1;
	add.s64 	%rd781, %rd767, %rd780;
	ld.u16 	%rs303, [%rd781];
	cvt.u32.u16	%r794, %rs303;
	add.s32 	%r795, %r793, %r794;
	cvt.s64.s32	%rd782, %r795;
	shl.b64 	%rd783, %rd782, 2;
	add.s64 	%rd784, %rd13, %rd783;
	ld.f32 	%f264, [%rd784];
	cvt.u32.u16	%r796, %rs1;
	cvt.u32.u16	%r797, %rs30;
	mul.lo.s32 	%r798, %r796, %r797;
	ld.u16 	%rs304, [%SP+42];
	cvt.u32.u16	%r799, %rs304;
	mul.lo.s32 	%r800, %r799, 14;
	add.s32 	%r801, %r798, %r800;
	cvt.u64.u16	%rd785, %rs4;
	shl.b64 	%rd786, %rd785, 1;
	add.s64 	%rd787, %rd767, %rd786;
	ld.u16 	%rs305, [%rd787];
	cvt.u32.u16	%r802, %rs305;
	add.s32 	%r803, %r801, %r802;
	cvt.s64.s32	%rd788, %r803;
	shl.b64 	%rd789, %rd788, 2;
	add.s64 	%rd790, %rd13, %rd789;
	ld.f32 	%f265, [%rd790];
	cvt.u32.u16	%r804, %rs1;
	cvt.u32.u16	%r805, %rs30;
	mul.lo.s32 	%r806, %r804, %r805;
	ld.u16 	%rs306, [%SP+42];
	cvt.u32.u16	%r807, %rs306;
	mul.lo.s32 	%r808, %r807, 15;
	add.s32 	%r809, %r806, %r808;
	cvt.u64.u16	%rd791, %rs4;
	shl.b64 	%rd792, %rd791, 1;
	add.s64 	%rd793, %rd767, %rd792;
	ld.u16 	%rs307, [%rd793];
	cvt.u32.u16	%r810, %rs307;
	add.s32 	%r811, %r809, %r810;
	cvt.s64.s32	%rd794, %r811;
	shl.b64 	%rd795, %rd794, 2;
	add.s64 	%rd796, %rd13, %rd795;
	ld.f32 	%f266, [%rd796];
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd764;
	.param .b32 param2;
	st.param.f32	[param2+0], %f262;
	.param .b32 param3;
	st.param.f32	[param3+0], %f263;
	.param .b32 param4;
	st.param.f32	[param4+0], %f264;
	.param .b32 param5;
	st.param.f32	[param5+0], %f265;
	.param .b32 param6;
	st.param.f32	[param6+0], %f266;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 54
tmp750:

BB46_42:
	.loc	1 351 1
	cvt.u32.u16	%r812, %rs4;
	ld.u16 	%rs308, [%SP+16];
	cvt.u32.u16	%r813, %rs308;
	mul.lo.s32 	%r814, %r813, 5;
	add.s32 	%r815, %r812, %r814;
	cvt.s64.s32	%rd797, %r815;
	shl.b64 	%rd798, %rd797, 1;
	mov.u64 	%rd799, cBoolModel;
	cvta.const.u64 	%rd800, %rd799;
	add.s64 	%rd801, %rd800, %rd798;
	ld.u16 	%rs309, [%rd801];
	setp.ne.s16	%p42, %rs309, 0;
	not.pred 	%p43, %p42;
	@%p43 bra 	BB46_44;
	bra.uni 	BB46_43;

BB46_43:
	add.u64 	%rd802, %SP, 380;
	.loc	1 351 1
tmp751:
	add.s64 	%rd803, %rd802, 24;
	add.s64 	%rd804, %rd802, 28;
	cvt.u32.u16	%r816, %rs1;
	cvt.u32.u16	%r817, %rs30;
	mul.lo.s32 	%r818, %r816, %r817;
	ld.u16 	%rs310, [%SP+42];
	cvt.u32.u16	%r819, %rs310;
	mul.lo.s32 	%r820, %r819, 16;
	add.s32 	%r821, %r818, %r820;
	cvt.u64.u16	%rd805, %rs4;
	mov.u64 	%rd806, cSegToComp;
	cvta.const.u64 	%rd807, %rd806;
	shl.b64 	%rd808, %rd805, 1;
	add.s64 	%rd809, %rd807, %rd808;
	ld.u16 	%rs311, [%rd809];
	cvt.u32.u16	%r822, %rs311;
	add.s32 	%r823, %r821, %r822;
	cvt.s64.s32	%rd810, %r823;
	shl.b64 	%rd811, %rd810, 2;
	add.s64 	%rd812, %rd13, %rd811;
	ld.f32 	%f267, [%rd812];
	cvt.u32.u16	%r824, %rs1;
	cvt.u32.u16	%r825, %rs30;
	mul.lo.s32 	%r826, %r824, %r825;
	ld.u16 	%rs312, [%SP+42];
	cvt.u32.u16	%r827, %rs312;
	mul.lo.s32 	%r828, %r827, 17;
	add.s32 	%r829, %r826, %r828;
	cvt.u64.u16	%rd813, %rs4;
	shl.b64 	%rd814, %rd813, 1;
	add.s64 	%rd815, %rd807, %rd814;
	ld.u16 	%rs313, [%rd815];
	cvt.u32.u16	%r830, %rs313;
	add.s32 	%r831, %r829, %r830;
	cvt.s64.s32	%rd816, %r831;
	shl.b64 	%rd817, %rd816, 2;
	add.s64 	%rd818, %rd13, %rd817;
	ld.f32 	%f268, [%rd818];
	cvt.u32.u16	%r832, %rs1;
	cvt.u32.u16	%r833, %rs30;
	mul.lo.s32 	%r834, %r832, %r833;
	ld.u16 	%rs314, [%SP+42];
	cvt.u32.u16	%r835, %rs314;
	mul.lo.s32 	%r836, %r835, 18;
	add.s32 	%r837, %r834, %r836;
	cvt.u64.u16	%rd819, %rs4;
	shl.b64 	%rd820, %rd819, 1;
	add.s64 	%rd821, %rd807, %rd820;
	ld.u16 	%rs315, [%rd821];
	cvt.u32.u16	%r838, %rs315;
	add.s32 	%r839, %r837, %r838;
	cvt.s64.s32	%rd822, %r839;
	shl.b64 	%rd823, %rd822, 2;
	add.s64 	%rd824, %rd13, %rd823;
	ld.f32 	%f269, [%rd824];
	cvt.u32.u16	%r840, %rs1;
	cvt.u32.u16	%r841, %rs30;
	mul.lo.s32 	%r842, %r840, %r841;
	ld.u16 	%rs316, [%SP+42];
	cvt.u32.u16	%r843, %rs316;
	mul.lo.s32 	%r844, %r843, 19;
	add.s32 	%r845, %r842, %r844;
	cvt.u64.u16	%rd825, %rs4;
	shl.b64 	%rd826, %rd825, 1;
	add.s64 	%rd827, %rd807, %rd826;
	ld.u16 	%rs317, [%rd827];
	cvt.u32.u16	%r846, %rs317;
	add.s32 	%r847, %r845, %r846;
	cvt.s64.s32	%rd828, %r847;
	shl.b64 	%rd829, %rd828, 2;
	add.s64 	%rd830, %rd13, %rd829;
	ld.f32 	%f270, [%rd830];
	cvt.u32.u16	%r848, %rs1;
	cvt.u32.u16	%r849, %rs30;
	mul.lo.s32 	%r850, %r848, %r849;
	ld.u16 	%rs318, [%SP+42];
	cvt.u32.u16	%r851, %rs318;
	mul.lo.s32 	%r852, %r851, 20;
	add.s32 	%r853, %r850, %r852;
	cvt.u64.u16	%rd831, %rs4;
	shl.b64 	%rd832, %rd831, 1;
	add.s64 	%rd833, %rd807, %rd832;
	ld.u16 	%rs319, [%rd833];
	cvt.u32.u16	%r854, %rs319;
	add.s32 	%r855, %r853, %r854;
	cvt.s64.s32	%rd834, %r855;
	shl.b64 	%rd835, %rd834, 2;
	add.s64 	%rd836, %rd13, %rd835;
	ld.f32 	%f271, [%rd836];
	cvt.u32.u16	%r856, %rs1;
	cvt.u32.u16	%r857, %rs30;
	mul.lo.s32 	%r858, %r856, %r857;
	ld.u16 	%rs320, [%SP+42];
	cvt.u32.u16	%r859, %rs320;
	mul.lo.s32 	%r860, %r859, 21;
	add.s32 	%r861, %r858, %r860;
	cvt.u64.u16	%rd837, %rs4;
	shl.b64 	%rd838, %rd837, 1;
	add.s64 	%rd839, %rd807, %rd838;
	ld.u16 	%rs321, [%rd839];
	cvt.u32.u16	%r862, %rs321;
	add.s32 	%r863, %r861, %r862;
	cvt.s64.s32	%rd840, %r863;
	shl.b64 	%rd841, %rd840, 2;
	add.s64 	%rd842, %rd13, %rd841;
	ld.f32 	%f272, [%rd842];
	cvt.u32.u16	%r864, %rs1;
	cvt.u32.u16	%r865, %rs30;
	mul.lo.s32 	%r866, %r864, %r865;
	ld.u16 	%rs322, [%SP+42];
	cvt.u32.u16	%r867, %rs322;
	mul.lo.s32 	%r868, %r867, 22;
	add.s32 	%r869, %r866, %r868;
	cvt.u64.u16	%rd843, %rs4;
	shl.b64 	%rd844, %rd843, 1;
	add.s64 	%rd845, %rd807, %rd844;
	ld.u16 	%rs323, [%rd845];
	cvt.u32.u16	%r870, %rs323;
	add.s32 	%r871, %r869, %r870;
	cvt.s64.s32	%rd846, %r871;
	shl.b64 	%rd847, %rd846, 2;
	add.s64 	%rd848, %rd13, %rd847;
	ld.f32 	%f273, [%rd848];
	cvt.u32.u16	%r872, %rs1;
	cvt.u32.u16	%r873, %rs30;
	mul.lo.s32 	%r874, %r872, %r873;
	ld.u16 	%rs324, [%SP+42];
	cvt.u32.u16	%r875, %rs324;
	mul.lo.s32 	%r876, %r875, 23;
	add.s32 	%r877, %r874, %r876;
	cvt.u64.u16	%rd849, %rs4;
	shl.b64 	%rd850, %rd849, 1;
	add.s64 	%rd851, %rd807, %rd850;
	ld.u16 	%rs325, [%rd851];
	cvt.u32.u16	%r878, %rs325;
	add.s32 	%r879, %r877, %r878;
	cvt.s64.s32	%rd852, %r879;
	shl.b64 	%rd853, %rd852, 2;
	add.s64 	%rd854, %rd13, %rd853;
	ld.f32 	%f274, [%rd854];
	cvt.u32.u16	%r880, %rs1;
	cvt.u32.u16	%r881, %rs30;
	mul.lo.s32 	%r882, %r880, %r881;
	ld.u16 	%rs326, [%SP+42];
	cvt.u32.u16	%r883, %rs326;
	mul.lo.s32 	%r884, %r883, 24;
	add.s32 	%r885, %r882, %r884;
	cvt.u64.u16	%rd855, %rs4;
	shl.b64 	%rd856, %rd855, 1;
	add.s64 	%rd857, %rd807, %rd856;
	ld.u16 	%rs327, [%rd857];
	cvt.u32.u16	%r886, %rs327;
	add.s32 	%r887, %r885, %r886;
	cvt.s64.s32	%rd858, %r887;
	shl.b64 	%rd859, %rd858, 2;
	add.s64 	%rd860, %rd13, %rd859;
	ld.f32 	%f275, [%rd860];
	cvt.u32.u16	%r888, %rs1;
	cvt.u32.u16	%r889, %rs30;
	mul.lo.s32 	%r890, %r888, %r889;
	ld.u16 	%rs328, [%SP+42];
	cvt.u32.u16	%r891, %rs328;
	mul.lo.s32 	%r892, %r891, 25;
	add.s32 	%r893, %r890, %r892;
	cvt.u64.u16	%rd861, %rs4;
	shl.b64 	%rd862, %rd861, 1;
	add.s64 	%rd863, %rd807, %rd862;
	ld.u16 	%rs329, [%rd863];
	cvt.u32.u16	%r894, %rs329;
	add.s32 	%r895, %r893, %r894;
	cvt.s64.s32	%rd864, %r895;
	shl.b64 	%rd865, %rd864, 2;
	add.s64 	%rd866, %rd13, %rd865;
	ld.f32 	%f276, [%rd866];
	cvt.u32.u16	%r896, %rs1;
	cvt.u32.u16	%r897, %rs30;
	mul.lo.s32 	%r898, %r896, %r897;
	ld.u16 	%rs330, [%SP+42];
	cvt.u32.u16	%r899, %rs330;
	mul.lo.s32 	%r900, %r899, 26;
	add.s32 	%r901, %r898, %r900;
	cvt.u64.u16	%rd867, %rs4;
	shl.b64 	%rd868, %rd867, 1;
	add.s64 	%rd869, %rd807, %rd868;
	ld.u16 	%rs331, [%rd869];
	cvt.u32.u16	%r902, %rs331;
	add.s32 	%r903, %r901, %r902;
	cvt.s64.s32	%rd870, %r903;
	shl.b64 	%rd871, %rd870, 2;
	add.s64 	%rd872, %rd13, %rd871;
	ld.f32 	%f277, [%rd872];
	cvt.u32.u16	%r904, %rs1;
	cvt.u32.u16	%r905, %rs30;
	mul.lo.s32 	%r906, %r904, %r905;
	ld.u16 	%rs332, [%SP+42];
	cvt.u32.u16	%r907, %rs332;
	mul.lo.s32 	%r908, %r907, 27;
	add.s32 	%r909, %r906, %r908;
	cvt.u64.u16	%rd873, %rs4;
	shl.b64 	%rd874, %rd873, 1;
	add.s64 	%rd875, %rd807, %rd874;
	ld.u16 	%rs333, [%rd875];
	cvt.u32.u16	%r910, %rs333;
	add.s32 	%r911, %r909, %r910;
	cvt.s64.s32	%rd876, %r911;
	shl.b64 	%rd877, %rd876, 2;
	add.s64 	%rd878, %rd13, %rd877;
	ld.f32 	%f278, [%rd878];
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd803;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd804;
	.param .b32 param3;
	st.param.f32	[param3+0], %f267;
	.param .b32 param4;
	st.param.f32	[param4+0], %f268;
	.param .b32 param5;
	st.param.f32	[param5+0], %f269;
	.param .b32 param6;
	st.param.f32	[param6+0], %f270;
	.param .b32 param7;
	st.param.f32	[param7+0], %f271;
	.param .b32 param8;
	st.param.f32	[param8+0], %f272;
	.param .b32 param9;
	st.param.f32	[param9+0], %f273;
	.param .b32 param10;
	st.param.f32	[param10+0], %f274;
	.param .b32 param11;
	st.param.f32	[param11+0], %f275;
	.param .b32 param12;
	st.param.f32	[param12+0], %f276;
	.param .b32 param13;
	st.param.f32	[param13+0], %f277;
	.param .b32 param14;
	st.param.f32	[param14+0], %f278;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 55
tmp752:

BB46_44:
	.loc	1 351 1
	cvt.u32.u16	%r912, %rs4;
	ld.u16 	%rs334, [%SP+16];
	cvt.u32.u16	%r913, %rs334;
	mul.lo.s32 	%r914, %r913, 6;
	add.s32 	%r915, %r912, %r914;
	cvt.s64.s32	%rd879, %r915;
	shl.b64 	%rd880, %rd879, 1;
	mov.u64 	%rd881, cBoolModel;
	cvta.const.u64 	%rd882, %rd881;
	add.s64 	%rd883, %rd882, %rd880;
	ld.u16 	%rs335, [%rd883];
	setp.ne.s16	%p44, %rs335, 0;
	not.pred 	%p45, %p44;
	@%p45 bra 	BB46_46;
	bra.uni 	BB46_45;

BB46_45:
	.loc	1 351 1
tmp753:
	cvt.u32.u16	%r916, %rs1;
	cvt.u32.u16	%r917, %rs30;
	mul.lo.s32 	%r918, %r916, %r917;
	ld.u16 	%rs336, [%SP+42];
	cvt.u32.u16	%r919, %rs336;
	mul.lo.s32 	%r920, %r919, 28;
	add.s32 	%r921, %r918, %r920;
	cvt.u64.u16	%rd884, %rs4;
	mov.u64 	%rd885, cSegToComp;
	cvta.const.u64 	%rd886, %rd885;
	shl.b64 	%rd887, %rd884, 1;
	add.s64 	%rd888, %rd886, %rd887;
	ld.u16 	%rs337, [%rd888];
	cvt.u32.u16	%r922, %rs337;
	add.s32 	%r923, %r921, %r922;
	cvt.s64.s32	%rd889, %r923;
	shl.b64 	%rd890, %rd889, 2;
	add.s64 	%rd891, %rd13, %rd890;
	ld.f32 	%f279, [%rd891];
	cvt.u32.u16	%r924, %rs1;
	cvt.u32.u16	%r925, %rs30;
	mul.lo.s32 	%r926, %r924, %r925;
	ld.u16 	%rs338, [%SP+42];
	cvt.u32.u16	%r927, %rs338;
	mul.lo.s32 	%r928, %r927, 29;
	add.s32 	%r929, %r926, %r928;
	cvt.u64.u16	%rd892, %rs4;
	shl.b64 	%rd893, %rd892, 1;
	add.s64 	%rd894, %rd886, %rd893;
	ld.u16 	%rs339, [%rd894];
	cvt.u32.u16	%r930, %rs339;
	add.s32 	%r931, %r929, %r930;
	cvt.s64.s32	%rd895, %r931;
	shl.b64 	%rd896, %rd895, 2;
	add.s64 	%rd897, %rd13, %rd896;
	ld.f32 	%f280, [%rd897];
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2196;
	.param .b32 param1;
	st.param.f32	[param1+0], %f279;
	.param .b32 param2;
	st.param.f32	[param2+0], %f280;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 56
tmp754:

BB46_46:
	.loc	1 351 1
	cvt.u32.u16	%r932, %rs5;
	ld.u16 	%rs340, [%SP+16];
	cvt.u32.u16	%r933, %rs340;
	mul.lo.s32 	%r934, %r933, 0;
	add.s32 	%r935, %r932, %r934;
	cvt.s64.s32	%rd898, %r935;
	shl.b64 	%rd899, %rd898, 1;
	mov.u64 	%rd900, cBoolModel;
	cvta.const.u64 	%rd901, %rd900;
	add.s64 	%rd902, %rd901, %rd899;
	ld.u16 	%rs341, [%rd902];
	setp.ne.s16	%p46, %rs341, 0;
	not.pred 	%p47, %p46;
	@%p47 bra 	BB46_48;
	bra.uni 	BB46_47;

BB46_47:
	add.u64 	%rd903, %SP, 420;
	.loc	1 351 1
tmp755:
	add.s64 	%rd904, %rd903, 4;
	cvt.u32.u16	%r936, %rs1;
	cvt.u32.u16	%r937, %rs30;
	mul.lo.s32 	%r938, %r936, %r937;
	ld.u16 	%rs342, [%SP+42];
	cvt.u32.u16	%r939, %rs342;
	mul.lo.s32 	%r940, %r939, 0;
	add.s32 	%r941, %r938, %r940;
	cvt.u64.u16	%rd905, %rs5;
	mov.u64 	%rd906, cSegToComp;
	cvta.const.u64 	%rd907, %rd906;
	shl.b64 	%rd908, %rd905, 1;
	add.s64 	%rd909, %rd907, %rd908;
	ld.u16 	%rs343, [%rd909];
	cvt.u32.u16	%r942, %rs343;
	add.s32 	%r943, %r941, %r942;
	cvt.s64.s32	%rd910, %r943;
	shl.b64 	%rd911, %rd910, 2;
	add.s64 	%rd912, %rd13, %rd911;
	ld.f32 	%f281, [%rd912];
	cvt.u32.u16	%r944, %rs1;
	cvt.u32.u16	%r945, %rs30;
	mul.lo.s32 	%r946, %r944, %r945;
	ld.u16 	%rs344, [%SP+42];
	cvt.u32.u16	%r947, %rs344;
	mul.lo.s32 	%r948, %r947, 1;
	add.s32 	%r949, %r946, %r948;
	cvt.u64.u16	%rd913, %rs5;
	shl.b64 	%rd914, %rd913, 1;
	add.s64 	%rd915, %rd907, %rd914;
	ld.u16 	%rs345, [%rd915];
	cvt.u32.u16	%r950, %rs345;
	add.s32 	%r951, %r949, %r950;
	cvt.s64.s32	%rd916, %r951;
	shl.b64 	%rd917, %rd916, 2;
	add.s64 	%rd918, %rd13, %rd917;
	ld.f32 	%f282, [%rd918];
	ld.f32 	%f283, [%SP+452];
	add.s64 	%rd919, %rd903, 36;
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd903;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd904;
	.param .b32 param3;
	st.param.f32	[param3+0], %f281;
	.param .b32 param4;
	st.param.f32	[param4+0], %f282;
	.param .b32 param5;
	st.param.f32	[param5+0], %f283;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd919;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 57
tmp756:

BB46_48:
	.loc	1 351 1
	cvt.u32.u16	%r952, %rs5;
	ld.u16 	%rs346, [%SP+16];
	cvt.u32.u16	%r953, %rs346;
	mul.lo.s32 	%r954, %r953, 1;
	add.s32 	%r955, %r952, %r954;
	cvt.s64.s32	%rd920, %r955;
	shl.b64 	%rd921, %rd920, 1;
	mov.u64 	%rd922, cBoolModel;
	cvta.const.u64 	%rd923, %rd922;
	add.s64 	%rd924, %rd923, %rd921;
	ld.u16 	%rs347, [%rd924];
	setp.ne.s16	%p48, %rs347, 0;
	not.pred 	%p49, %p48;
	@%p49 bra 	BB46_50;
	bra.uni 	BB46_49;

BB46_49:
	add.u64 	%rd925, %SP, 420;
	.loc	1 351 1
tmp757:
	add.s64 	%rd926, %rd925, 8;
	ld.f32 	%f284, [%SP+456];
	add.s64 	%rd927, %rd925, 32;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd926;
	.param .b32 param2;
	st.param.f32	[param2+0], %f284;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd927;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 58
tmp758:

BB46_50:
	.loc	1 351 1
	cvt.u32.u16	%r956, %rs5;
	ld.u16 	%rs348, [%SP+16];
	cvt.u32.u16	%r957, %rs348;
	mul.lo.s32 	%r958, %r957, 2;
	add.s32 	%r959, %r956, %r958;
	cvt.s64.s32	%rd928, %r959;
	shl.b64 	%rd929, %rd928, 1;
	mov.u64 	%rd930, cBoolModel;
	cvta.const.u64 	%rd931, %rd930;
	add.s64 	%rd932, %rd931, %rd929;
	ld.u16 	%rs349, [%rd932];
	setp.ne.s16	%p50, %rs349, 0;
	not.pred 	%p51, %p50;
	@%p51 bra 	BB46_52;
	bra.uni 	BB46_51;

BB46_51:
	add.u64 	%rd933, %SP, 420;
	.loc	1 351 1
tmp759:
	add.s64 	%rd934, %rd933, 12;
	cvt.u32.u16	%r960, %rs1;
	cvt.u32.u16	%r961, %rs30;
	mul.lo.s32 	%r962, %r960, %r961;
	ld.u16 	%rs350, [%SP+42];
	cvt.u32.u16	%r963, %rs350;
	mul.lo.s32 	%r964, %r963, 2;
	add.s32 	%r965, %r962, %r964;
	cvt.u64.u16	%rd935, %rs5;
	mov.u64 	%rd936, cSegToComp;
	cvta.const.u64 	%rd937, %rd936;
	shl.b64 	%rd938, %rd935, 1;
	add.s64 	%rd939, %rd937, %rd938;
	ld.u16 	%rs351, [%rd939];
	cvt.u32.u16	%r966, %rs351;
	add.s32 	%r967, %r965, %r966;
	cvt.s64.s32	%rd940, %r967;
	shl.b64 	%rd941, %rd940, 2;
	add.s64 	%rd942, %rd13, %rd941;
	ld.f32 	%f285, [%rd942];
	cvt.u32.u16	%r968, %rs1;
	cvt.u32.u16	%r969, %rs30;
	mul.lo.s32 	%r970, %r968, %r969;
	ld.u16 	%rs352, [%SP+42];
	cvt.u32.u16	%r971, %rs352;
	mul.lo.s32 	%r972, %r971, 3;
	add.s32 	%r973, %r970, %r972;
	cvt.u64.u16	%rd943, %rs5;
	shl.b64 	%rd944, %rd943, 1;
	add.s64 	%rd945, %rd937, %rd944;
	ld.u16 	%rs353, [%rd945];
	cvt.u32.u16	%r974, %rs353;
	add.s32 	%r975, %r973, %r974;
	cvt.s64.s32	%rd946, %r975;
	shl.b64 	%rd947, %rd946, 2;
	add.s64 	%rd948, %rd13, %rd947;
	ld.f32 	%f286, [%rd948];
	cvt.u32.u16	%r976, %rs1;
	cvt.u32.u16	%r977, %rs30;
	mul.lo.s32 	%r978, %r976, %r977;
	ld.u16 	%rs354, [%SP+42];
	cvt.u32.u16	%r979, %rs354;
	mul.lo.s32 	%r980, %r979, 4;
	add.s32 	%r981, %r978, %r980;
	cvt.u64.u16	%rd949, %rs5;
	shl.b64 	%rd950, %rd949, 1;
	add.s64 	%rd951, %rd937, %rd950;
	ld.u16 	%rs355, [%rd951];
	cvt.u32.u16	%r982, %rs355;
	add.s32 	%r983, %r981, %r982;
	cvt.s64.s32	%rd952, %r983;
	shl.b64 	%rd953, %rd952, 2;
	add.s64 	%rd954, %rd13, %rd953;
	ld.f32 	%f287, [%rd954];
	cvt.u32.u16	%r984, %rs1;
	cvt.u32.u16	%r985, %rs30;
	mul.lo.s32 	%r986, %r984, %r985;
	ld.u16 	%rs356, [%SP+42];
	cvt.u32.u16	%r987, %rs356;
	mul.lo.s32 	%r988, %r987, 5;
	add.s32 	%r989, %r986, %r988;
	cvt.u64.u16	%rd955, %rs5;
	shl.b64 	%rd956, %rd955, 1;
	add.s64 	%rd957, %rd937, %rd956;
	ld.u16 	%rs357, [%rd957];
	cvt.u32.u16	%r990, %rs357;
	add.s32 	%r991, %r989, %r990;
	cvt.s64.s32	%rd958, %r991;
	shl.b64 	%rd959, %rd958, 2;
	add.s64 	%rd960, %rd13, %rd959;
	ld.f32 	%f288, [%rd960];
	ld.f32 	%f289, [%SP+452];
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd934;
	.param .b32 param2;
	st.param.f32	[param2+0], %f285;
	.param .b32 param3;
	st.param.f32	[param3+0], %f286;
	.param .b32 param4;
	st.param.f32	[param4+0], %f287;
	.param .b32 param5;
	st.param.f32	[param5+0], %f288;
	.param .b32 param6;
	st.param.f32	[param6+0], %f289;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 59
tmp760:

BB46_52:
	.loc	1 351 1
	cvt.u32.u16	%r992, %rs5;
	ld.u16 	%rs358, [%SP+16];
	cvt.u32.u16	%r993, %rs358;
	mul.lo.s32 	%r994, %r993, 3;
	add.s32 	%r995, %r992, %r994;
	cvt.s64.s32	%rd961, %r995;
	shl.b64 	%rd962, %rd961, 1;
	mov.u64 	%rd963, cBoolModel;
	cvta.const.u64 	%rd964, %rd963;
	add.s64 	%rd965, %rd964, %rd962;
	ld.u16 	%rs359, [%rd965];
	setp.ne.s16	%p52, %rs359, 0;
	not.pred 	%p53, %p52;
	@%p53 bra 	BB46_54;
	bra.uni 	BB46_53;

BB46_53:
	add.u64 	%rd966, %SP, 420;
	.loc	1 351 1
tmp761:
	add.s64 	%rd967, %rd966, 16;
	cvt.u32.u16	%r996, %rs1;
	cvt.u32.u16	%r997, %rs30;
	mul.lo.s32 	%r998, %r996, %r997;
	ld.u16 	%rs360, [%SP+42];
	cvt.u32.u16	%r999, %rs360;
	mul.lo.s32 	%r1000, %r999, 6;
	add.s32 	%r1001, %r998, %r1000;
	cvt.u64.u16	%rd968, %rs5;
	mov.u64 	%rd969, cSegToComp;
	cvta.const.u64 	%rd970, %rd969;
	shl.b64 	%rd971, %rd968, 1;
	add.s64 	%rd972, %rd970, %rd971;
	ld.u16 	%rs361, [%rd972];
	cvt.u32.u16	%r1002, %rs361;
	add.s32 	%r1003, %r1001, %r1002;
	cvt.s64.s32	%rd973, %r1003;
	shl.b64 	%rd974, %rd973, 2;
	add.s64 	%rd975, %rd13, %rd974;
	ld.f32 	%f290, [%rd975];
	cvt.u32.u16	%r1004, %rs1;
	cvt.u32.u16	%r1005, %rs30;
	mul.lo.s32 	%r1006, %r1004, %r1005;
	ld.u16 	%rs362, [%SP+42];
	cvt.u32.u16	%r1007, %rs362;
	mul.lo.s32 	%r1008, %r1007, 7;
	add.s32 	%r1009, %r1006, %r1008;
	cvt.u64.u16	%rd976, %rs5;
	shl.b64 	%rd977, %rd976, 1;
	add.s64 	%rd978, %rd970, %rd977;
	ld.u16 	%rs363, [%rd978];
	cvt.u32.u16	%r1010, %rs363;
	add.s32 	%r1011, %r1009, %r1010;
	cvt.s64.s32	%rd979, %r1011;
	shl.b64 	%rd980, %rd979, 2;
	add.s64 	%rd981, %rd13, %rd980;
	ld.f32 	%f291, [%rd981];
	cvt.u32.u16	%r1012, %rs1;
	cvt.u32.u16	%r1013, %rs30;
	mul.lo.s32 	%r1014, %r1012, %r1013;
	ld.u16 	%rs364, [%SP+42];
	cvt.u32.u16	%r1015, %rs364;
	mul.lo.s32 	%r1016, %r1015, 8;
	add.s32 	%r1017, %r1014, %r1016;
	cvt.u64.u16	%rd982, %rs5;
	shl.b64 	%rd983, %rd982, 1;
	add.s64 	%rd984, %rd970, %rd983;
	ld.u16 	%rs365, [%rd984];
	cvt.u32.u16	%r1018, %rs365;
	add.s32 	%r1019, %r1017, %r1018;
	cvt.s64.s32	%rd985, %r1019;
	shl.b64 	%rd986, %rd985, 2;
	add.s64 	%rd987, %rd13, %rd986;
	ld.f32 	%f292, [%rd987];
	cvt.u32.u16	%r1020, %rs1;
	cvt.u32.u16	%r1021, %rs30;
	mul.lo.s32 	%r1022, %r1020, %r1021;
	ld.u16 	%rs366, [%SP+42];
	cvt.u32.u16	%r1023, %rs366;
	mul.lo.s32 	%r1024, %r1023, 9;
	add.s32 	%r1025, %r1022, %r1024;
	cvt.u64.u16	%rd988, %rs5;
	shl.b64 	%rd989, %rd988, 1;
	add.s64 	%rd990, %rd970, %rd989;
	ld.u16 	%rs367, [%rd990];
	cvt.u32.u16	%r1026, %rs367;
	add.s32 	%r1027, %r1025, %r1026;
	cvt.s64.s32	%rd991, %r1027;
	shl.b64 	%rd992, %rd991, 2;
	add.s64 	%rd993, %rd13, %rd992;
	ld.f32 	%f293, [%rd993];
	cvt.u32.u16	%r1028, %rs1;
	cvt.u32.u16	%r1029, %rs30;
	mul.lo.s32 	%r1030, %r1028, %r1029;
	ld.u16 	%rs368, [%SP+42];
	cvt.u32.u16	%r1031, %rs368;
	mul.lo.s32 	%r1032, %r1031, 10;
	add.s32 	%r1033, %r1030, %r1032;
	cvt.u64.u16	%rd994, %rs5;
	shl.b64 	%rd995, %rd994, 1;
	add.s64 	%rd996, %rd970, %rd995;
	ld.u16 	%rs369, [%rd996];
	cvt.u32.u16	%r1034, %rs369;
	add.s32 	%r1035, %r1033, %r1034;
	cvt.s64.s32	%rd997, %r1035;
	shl.b64 	%rd998, %rd997, 2;
	add.s64 	%rd999, %rd13, %rd998;
	ld.f32 	%f294, [%rd999];
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd967;
	.param .b32 param2;
	st.param.f32	[param2+0], %f290;
	.param .b32 param3;
	st.param.f32	[param3+0], %f291;
	.param .b32 param4;
	st.param.f32	[param4+0], %f292;
	.param .b32 param5;
	st.param.f32	[param5+0], %f293;
	.param .b32 param6;
	st.param.f32	[param6+0], %f294;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 60
tmp762:

BB46_54:
	.loc	1 351 1
	cvt.u32.u16	%r1036, %rs5;
	ld.u16 	%rs370, [%SP+16];
	cvt.u32.u16	%r1037, %rs370;
	mul.lo.s32 	%r1038, %r1037, 4;
	add.s32 	%r1039, %r1036, %r1038;
	cvt.s64.s32	%rd1000, %r1039;
	shl.b64 	%rd1001, %rd1000, 1;
	mov.u64 	%rd1002, cBoolModel;
	cvta.const.u64 	%rd1003, %rd1002;
	add.s64 	%rd1004, %rd1003, %rd1001;
	ld.u16 	%rs371, [%rd1004];
	setp.ne.s16	%p54, %rs371, 0;
	not.pred 	%p55, %p54;
	@%p55 bra 	BB46_56;
	bra.uni 	BB46_55;

BB46_55:
	add.u64 	%rd1005, %SP, 420;
	.loc	1 351 1
tmp763:
	add.s64 	%rd1006, %rd1005, 20;
	cvt.u32.u16	%r1040, %rs1;
	cvt.u32.u16	%r1041, %rs30;
	mul.lo.s32 	%r1042, %r1040, %r1041;
	ld.u16 	%rs372, [%SP+42];
	cvt.u32.u16	%r1043, %rs372;
	mul.lo.s32 	%r1044, %r1043, 11;
	add.s32 	%r1045, %r1042, %r1044;
	cvt.u64.u16	%rd1007, %rs5;
	mov.u64 	%rd1008, cSegToComp;
	cvta.const.u64 	%rd1009, %rd1008;
	shl.b64 	%rd1010, %rd1007, 1;
	add.s64 	%rd1011, %rd1009, %rd1010;
	ld.u16 	%rs373, [%rd1011];
	cvt.u32.u16	%r1046, %rs373;
	add.s32 	%r1047, %r1045, %r1046;
	cvt.s64.s32	%rd1012, %r1047;
	shl.b64 	%rd1013, %rd1012, 2;
	add.s64 	%rd1014, %rd13, %rd1013;
	ld.f32 	%f295, [%rd1014];
	cvt.u32.u16	%r1048, %rs1;
	cvt.u32.u16	%r1049, %rs30;
	mul.lo.s32 	%r1050, %r1048, %r1049;
	ld.u16 	%rs374, [%SP+42];
	cvt.u32.u16	%r1051, %rs374;
	mul.lo.s32 	%r1052, %r1051, 12;
	add.s32 	%r1053, %r1050, %r1052;
	cvt.u64.u16	%rd1015, %rs5;
	shl.b64 	%rd1016, %rd1015, 1;
	add.s64 	%rd1017, %rd1009, %rd1016;
	ld.u16 	%rs375, [%rd1017];
	cvt.u32.u16	%r1054, %rs375;
	add.s32 	%r1055, %r1053, %r1054;
	cvt.s64.s32	%rd1018, %r1055;
	shl.b64 	%rd1019, %rd1018, 2;
	add.s64 	%rd1020, %rd13, %rd1019;
	ld.f32 	%f296, [%rd1020];
	cvt.u32.u16	%r1056, %rs1;
	cvt.u32.u16	%r1057, %rs30;
	mul.lo.s32 	%r1058, %r1056, %r1057;
	ld.u16 	%rs376, [%SP+42];
	cvt.u32.u16	%r1059, %rs376;
	mul.lo.s32 	%r1060, %r1059, 13;
	add.s32 	%r1061, %r1058, %r1060;
	cvt.u64.u16	%rd1021, %rs5;
	shl.b64 	%rd1022, %rd1021, 1;
	add.s64 	%rd1023, %rd1009, %rd1022;
	ld.u16 	%rs377, [%rd1023];
	cvt.u32.u16	%r1062, %rs377;
	add.s32 	%r1063, %r1061, %r1062;
	cvt.s64.s32	%rd1024, %r1063;
	shl.b64 	%rd1025, %rd1024, 2;
	add.s64 	%rd1026, %rd13, %rd1025;
	ld.f32 	%f297, [%rd1026];
	cvt.u32.u16	%r1064, %rs1;
	cvt.u32.u16	%r1065, %rs30;
	mul.lo.s32 	%r1066, %r1064, %r1065;
	ld.u16 	%rs378, [%SP+42];
	cvt.u32.u16	%r1067, %rs378;
	mul.lo.s32 	%r1068, %r1067, 14;
	add.s32 	%r1069, %r1066, %r1068;
	cvt.u64.u16	%rd1027, %rs5;
	shl.b64 	%rd1028, %rd1027, 1;
	add.s64 	%rd1029, %rd1009, %rd1028;
	ld.u16 	%rs379, [%rd1029];
	cvt.u32.u16	%r1070, %rs379;
	add.s32 	%r1071, %r1069, %r1070;
	cvt.s64.s32	%rd1030, %r1071;
	shl.b64 	%rd1031, %rd1030, 2;
	add.s64 	%rd1032, %rd13, %rd1031;
	ld.f32 	%f298, [%rd1032];
	cvt.u32.u16	%r1072, %rs1;
	cvt.u32.u16	%r1073, %rs30;
	mul.lo.s32 	%r1074, %r1072, %r1073;
	ld.u16 	%rs380, [%SP+42];
	cvt.u32.u16	%r1075, %rs380;
	mul.lo.s32 	%r1076, %r1075, 15;
	add.s32 	%r1077, %r1074, %r1076;
	cvt.u64.u16	%rd1033, %rs5;
	shl.b64 	%rd1034, %rd1033, 1;
	add.s64 	%rd1035, %rd1009, %rd1034;
	ld.u16 	%rs381, [%rd1035];
	cvt.u32.u16	%r1078, %rs381;
	add.s32 	%r1079, %r1077, %r1078;
	cvt.s64.s32	%rd1036, %r1079;
	shl.b64 	%rd1037, %rd1036, 2;
	add.s64 	%rd1038, %rd13, %rd1037;
	ld.f32 	%f299, [%rd1038];
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1006;
	.param .b32 param2;
	st.param.f32	[param2+0], %f295;
	.param .b32 param3;
	st.param.f32	[param3+0], %f296;
	.param .b32 param4;
	st.param.f32	[param4+0], %f297;
	.param .b32 param5;
	st.param.f32	[param5+0], %f298;
	.param .b32 param6;
	st.param.f32	[param6+0], %f299;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 61
tmp764:

BB46_56:
	.loc	1 351 1
	cvt.u32.u16	%r1080, %rs5;
	ld.u16 	%rs382, [%SP+16];
	cvt.u32.u16	%r1081, %rs382;
	mul.lo.s32 	%r1082, %r1081, 5;
	add.s32 	%r1083, %r1080, %r1082;
	cvt.s64.s32	%rd1039, %r1083;
	shl.b64 	%rd1040, %rd1039, 1;
	mov.u64 	%rd1041, cBoolModel;
	cvta.const.u64 	%rd1042, %rd1041;
	add.s64 	%rd1043, %rd1042, %rd1040;
	ld.u16 	%rs383, [%rd1043];
	setp.ne.s16	%p56, %rs383, 0;
	not.pred 	%p57, %p56;
	@%p57 bra 	BB46_58;
	bra.uni 	BB46_57;

BB46_57:
	add.u64 	%rd1044, %SP, 420;
	.loc	1 351 1
tmp765:
	add.s64 	%rd1045, %rd1044, 24;
	add.s64 	%rd1046, %rd1044, 28;
	cvt.u32.u16	%r1084, %rs1;
	cvt.u32.u16	%r1085, %rs30;
	mul.lo.s32 	%r1086, %r1084, %r1085;
	ld.u16 	%rs384, [%SP+42];
	cvt.u32.u16	%r1087, %rs384;
	mul.lo.s32 	%r1088, %r1087, 16;
	add.s32 	%r1089, %r1086, %r1088;
	cvt.u64.u16	%rd1047, %rs5;
	mov.u64 	%rd1048, cSegToComp;
	cvta.const.u64 	%rd1049, %rd1048;
	shl.b64 	%rd1050, %rd1047, 1;
	add.s64 	%rd1051, %rd1049, %rd1050;
	ld.u16 	%rs385, [%rd1051];
	cvt.u32.u16	%r1090, %rs385;
	add.s32 	%r1091, %r1089, %r1090;
	cvt.s64.s32	%rd1052, %r1091;
	shl.b64 	%rd1053, %rd1052, 2;
	add.s64 	%rd1054, %rd13, %rd1053;
	ld.f32 	%f300, [%rd1054];
	cvt.u32.u16	%r1092, %rs1;
	cvt.u32.u16	%r1093, %rs30;
	mul.lo.s32 	%r1094, %r1092, %r1093;
	ld.u16 	%rs386, [%SP+42];
	cvt.u32.u16	%r1095, %rs386;
	mul.lo.s32 	%r1096, %r1095, 17;
	add.s32 	%r1097, %r1094, %r1096;
	cvt.u64.u16	%rd1055, %rs5;
	shl.b64 	%rd1056, %rd1055, 1;
	add.s64 	%rd1057, %rd1049, %rd1056;
	ld.u16 	%rs387, [%rd1057];
	cvt.u32.u16	%r1098, %rs387;
	add.s32 	%r1099, %r1097, %r1098;
	cvt.s64.s32	%rd1058, %r1099;
	shl.b64 	%rd1059, %rd1058, 2;
	add.s64 	%rd1060, %rd13, %rd1059;
	ld.f32 	%f301, [%rd1060];
	cvt.u32.u16	%r1100, %rs1;
	cvt.u32.u16	%r1101, %rs30;
	mul.lo.s32 	%r1102, %r1100, %r1101;
	ld.u16 	%rs388, [%SP+42];
	cvt.u32.u16	%r1103, %rs388;
	mul.lo.s32 	%r1104, %r1103, 18;
	add.s32 	%r1105, %r1102, %r1104;
	cvt.u64.u16	%rd1061, %rs5;
	shl.b64 	%rd1062, %rd1061, 1;
	add.s64 	%rd1063, %rd1049, %rd1062;
	ld.u16 	%rs389, [%rd1063];
	cvt.u32.u16	%r1106, %rs389;
	add.s32 	%r1107, %r1105, %r1106;
	cvt.s64.s32	%rd1064, %r1107;
	shl.b64 	%rd1065, %rd1064, 2;
	add.s64 	%rd1066, %rd13, %rd1065;
	ld.f32 	%f302, [%rd1066];
	cvt.u32.u16	%r1108, %rs1;
	cvt.u32.u16	%r1109, %rs30;
	mul.lo.s32 	%r1110, %r1108, %r1109;
	ld.u16 	%rs390, [%SP+42];
	cvt.u32.u16	%r1111, %rs390;
	mul.lo.s32 	%r1112, %r1111, 19;
	add.s32 	%r1113, %r1110, %r1112;
	cvt.u64.u16	%rd1067, %rs5;
	shl.b64 	%rd1068, %rd1067, 1;
	add.s64 	%rd1069, %rd1049, %rd1068;
	ld.u16 	%rs391, [%rd1069];
	cvt.u32.u16	%r1114, %rs391;
	add.s32 	%r1115, %r1113, %r1114;
	cvt.s64.s32	%rd1070, %r1115;
	shl.b64 	%rd1071, %rd1070, 2;
	add.s64 	%rd1072, %rd13, %rd1071;
	ld.f32 	%f303, [%rd1072];
	cvt.u32.u16	%r1116, %rs1;
	cvt.u32.u16	%r1117, %rs30;
	mul.lo.s32 	%r1118, %r1116, %r1117;
	ld.u16 	%rs392, [%SP+42];
	cvt.u32.u16	%r1119, %rs392;
	mul.lo.s32 	%r1120, %r1119, 20;
	add.s32 	%r1121, %r1118, %r1120;
	cvt.u64.u16	%rd1073, %rs5;
	shl.b64 	%rd1074, %rd1073, 1;
	add.s64 	%rd1075, %rd1049, %rd1074;
	ld.u16 	%rs393, [%rd1075];
	cvt.u32.u16	%r1122, %rs393;
	add.s32 	%r1123, %r1121, %r1122;
	cvt.s64.s32	%rd1076, %r1123;
	shl.b64 	%rd1077, %rd1076, 2;
	add.s64 	%rd1078, %rd13, %rd1077;
	ld.f32 	%f304, [%rd1078];
	cvt.u32.u16	%r1124, %rs1;
	cvt.u32.u16	%r1125, %rs30;
	mul.lo.s32 	%r1126, %r1124, %r1125;
	ld.u16 	%rs394, [%SP+42];
	cvt.u32.u16	%r1127, %rs394;
	mul.lo.s32 	%r1128, %r1127, 21;
	add.s32 	%r1129, %r1126, %r1128;
	cvt.u64.u16	%rd1079, %rs5;
	shl.b64 	%rd1080, %rd1079, 1;
	add.s64 	%rd1081, %rd1049, %rd1080;
	ld.u16 	%rs395, [%rd1081];
	cvt.u32.u16	%r1130, %rs395;
	add.s32 	%r1131, %r1129, %r1130;
	cvt.s64.s32	%rd1082, %r1131;
	shl.b64 	%rd1083, %rd1082, 2;
	add.s64 	%rd1084, %rd13, %rd1083;
	ld.f32 	%f305, [%rd1084];
	cvt.u32.u16	%r1132, %rs1;
	cvt.u32.u16	%r1133, %rs30;
	mul.lo.s32 	%r1134, %r1132, %r1133;
	ld.u16 	%rs396, [%SP+42];
	cvt.u32.u16	%r1135, %rs396;
	mul.lo.s32 	%r1136, %r1135, 22;
	add.s32 	%r1137, %r1134, %r1136;
	cvt.u64.u16	%rd1085, %rs5;
	shl.b64 	%rd1086, %rd1085, 1;
	add.s64 	%rd1087, %rd1049, %rd1086;
	ld.u16 	%rs397, [%rd1087];
	cvt.u32.u16	%r1138, %rs397;
	add.s32 	%r1139, %r1137, %r1138;
	cvt.s64.s32	%rd1088, %r1139;
	shl.b64 	%rd1089, %rd1088, 2;
	add.s64 	%rd1090, %rd13, %rd1089;
	ld.f32 	%f306, [%rd1090];
	cvt.u32.u16	%r1140, %rs1;
	cvt.u32.u16	%r1141, %rs30;
	mul.lo.s32 	%r1142, %r1140, %r1141;
	ld.u16 	%rs398, [%SP+42];
	cvt.u32.u16	%r1143, %rs398;
	mul.lo.s32 	%r1144, %r1143, 23;
	add.s32 	%r1145, %r1142, %r1144;
	cvt.u64.u16	%rd1091, %rs5;
	shl.b64 	%rd1092, %rd1091, 1;
	add.s64 	%rd1093, %rd1049, %rd1092;
	ld.u16 	%rs399, [%rd1093];
	cvt.u32.u16	%r1146, %rs399;
	add.s32 	%r1147, %r1145, %r1146;
	cvt.s64.s32	%rd1094, %r1147;
	shl.b64 	%rd1095, %rd1094, 2;
	add.s64 	%rd1096, %rd13, %rd1095;
	ld.f32 	%f307, [%rd1096];
	cvt.u32.u16	%r1148, %rs1;
	cvt.u32.u16	%r1149, %rs30;
	mul.lo.s32 	%r1150, %r1148, %r1149;
	ld.u16 	%rs400, [%SP+42];
	cvt.u32.u16	%r1151, %rs400;
	mul.lo.s32 	%r1152, %r1151, 24;
	add.s32 	%r1153, %r1150, %r1152;
	cvt.u64.u16	%rd1097, %rs5;
	shl.b64 	%rd1098, %rd1097, 1;
	add.s64 	%rd1099, %rd1049, %rd1098;
	ld.u16 	%rs401, [%rd1099];
	cvt.u32.u16	%r1154, %rs401;
	add.s32 	%r1155, %r1153, %r1154;
	cvt.s64.s32	%rd1100, %r1155;
	shl.b64 	%rd1101, %rd1100, 2;
	add.s64 	%rd1102, %rd13, %rd1101;
	ld.f32 	%f308, [%rd1102];
	cvt.u32.u16	%r1156, %rs1;
	cvt.u32.u16	%r1157, %rs30;
	mul.lo.s32 	%r1158, %r1156, %r1157;
	ld.u16 	%rs402, [%SP+42];
	cvt.u32.u16	%r1159, %rs402;
	mul.lo.s32 	%r1160, %r1159, 25;
	add.s32 	%r1161, %r1158, %r1160;
	cvt.u64.u16	%rd1103, %rs5;
	shl.b64 	%rd1104, %rd1103, 1;
	add.s64 	%rd1105, %rd1049, %rd1104;
	ld.u16 	%rs403, [%rd1105];
	cvt.u32.u16	%r1162, %rs403;
	add.s32 	%r1163, %r1161, %r1162;
	cvt.s64.s32	%rd1106, %r1163;
	shl.b64 	%rd1107, %rd1106, 2;
	add.s64 	%rd1108, %rd13, %rd1107;
	ld.f32 	%f309, [%rd1108];
	cvt.u32.u16	%r1164, %rs1;
	cvt.u32.u16	%r1165, %rs30;
	mul.lo.s32 	%r1166, %r1164, %r1165;
	ld.u16 	%rs404, [%SP+42];
	cvt.u32.u16	%r1167, %rs404;
	mul.lo.s32 	%r1168, %r1167, 26;
	add.s32 	%r1169, %r1166, %r1168;
	cvt.u64.u16	%rd1109, %rs5;
	shl.b64 	%rd1110, %rd1109, 1;
	add.s64 	%rd1111, %rd1049, %rd1110;
	ld.u16 	%rs405, [%rd1111];
	cvt.u32.u16	%r1170, %rs405;
	add.s32 	%r1171, %r1169, %r1170;
	cvt.s64.s32	%rd1112, %r1171;
	shl.b64 	%rd1113, %rd1112, 2;
	add.s64 	%rd1114, %rd13, %rd1113;
	ld.f32 	%f310, [%rd1114];
	cvt.u32.u16	%r1172, %rs1;
	cvt.u32.u16	%r1173, %rs30;
	mul.lo.s32 	%r1174, %r1172, %r1173;
	ld.u16 	%rs406, [%SP+42];
	cvt.u32.u16	%r1175, %rs406;
	mul.lo.s32 	%r1176, %r1175, 27;
	add.s32 	%r1177, %r1174, %r1176;
	cvt.u64.u16	%rd1115, %rs5;
	shl.b64 	%rd1116, %rd1115, 1;
	add.s64 	%rd1117, %rd1049, %rd1116;
	ld.u16 	%rs407, [%rd1117];
	cvt.u32.u16	%r1178, %rs407;
	add.s32 	%r1179, %r1177, %r1178;
	cvt.s64.s32	%rd1118, %r1179;
	shl.b64 	%rd1119, %rd1118, 2;
	add.s64 	%rd1120, %rd13, %rd1119;
	ld.f32 	%f311, [%rd1120];
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1045;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1046;
	.param .b32 param3;
	st.param.f32	[param3+0], %f300;
	.param .b32 param4;
	st.param.f32	[param4+0], %f301;
	.param .b32 param5;
	st.param.f32	[param5+0], %f302;
	.param .b32 param6;
	st.param.f32	[param6+0], %f303;
	.param .b32 param7;
	st.param.f32	[param7+0], %f304;
	.param .b32 param8;
	st.param.f32	[param8+0], %f305;
	.param .b32 param9;
	st.param.f32	[param9+0], %f306;
	.param .b32 param10;
	st.param.f32	[param10+0], %f307;
	.param .b32 param11;
	st.param.f32	[param11+0], %f308;
	.param .b32 param12;
	st.param.f32	[param12+0], %f309;
	.param .b32 param13;
	st.param.f32	[param13+0], %f310;
	.param .b32 param14;
	st.param.f32	[param14+0], %f311;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 62
tmp766:

BB46_58:
	.loc	1 351 1
	cvt.u32.u16	%r1180, %rs5;
	ld.u16 	%rs408, [%SP+16];
	cvt.u32.u16	%r1181, %rs408;
	mul.lo.s32 	%r1182, %r1181, 6;
	add.s32 	%r1183, %r1180, %r1182;
	cvt.s64.s32	%rd1121, %r1183;
	shl.b64 	%rd1122, %rd1121, 1;
	mov.u64 	%rd1123, cBoolModel;
	cvta.const.u64 	%rd1124, %rd1123;
	add.s64 	%rd1125, %rd1124, %rd1122;
	ld.u16 	%rs409, [%rd1125];
	setp.ne.s16	%p58, %rs409, 0;
	not.pred 	%p59, %p58;
	@%p59 bra 	BB46_60;
	bra.uni 	BB46_59;

BB46_59:
	.loc	1 351 1
tmp767:
	cvt.u32.u16	%r1184, %rs1;
	cvt.u32.u16	%r1185, %rs30;
	mul.lo.s32 	%r1186, %r1184, %r1185;
	ld.u16 	%rs410, [%SP+42];
	cvt.u32.u16	%r1187, %rs410;
	mul.lo.s32 	%r1188, %r1187, 28;
	add.s32 	%r1189, %r1186, %r1188;
	cvt.u64.u16	%rd1126, %rs5;
	mov.u64 	%rd1127, cSegToComp;
	cvta.const.u64 	%rd1128, %rd1127;
	shl.b64 	%rd1129, %rd1126, 1;
	add.s64 	%rd1130, %rd1128, %rd1129;
	ld.u16 	%rs411, [%rd1130];
	cvt.u32.u16	%r1190, %rs411;
	add.s32 	%r1191, %r1189, %r1190;
	cvt.s64.s32	%rd1131, %r1191;
	shl.b64 	%rd1132, %rd1131, 2;
	add.s64 	%rd1133, %rd13, %rd1132;
	ld.f32 	%f312, [%rd1133];
	cvt.u32.u16	%r1192, %rs1;
	cvt.u32.u16	%r1193, %rs30;
	mul.lo.s32 	%r1194, %r1192, %r1193;
	ld.u16 	%rs412, [%SP+42];
	cvt.u32.u16	%r1195, %rs412;
	mul.lo.s32 	%r1196, %r1195, 29;
	add.s32 	%r1197, %r1194, %r1196;
	cvt.u64.u16	%rd1134, %rs5;
	shl.b64 	%rd1135, %rd1134, 1;
	add.s64 	%rd1136, %rd1128, %rd1135;
	ld.u16 	%rs413, [%rd1136];
	cvt.u32.u16	%r1198, %rs413;
	add.s32 	%r1199, %r1197, %r1198;
	cvt.s64.s32	%rd1137, %r1199;
	shl.b64 	%rd1138, %rd1137, 2;
	add.s64 	%rd1139, %rd13, %rd1138;
	ld.f32 	%f313, [%rd1139];
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2198;
	.param .b32 param1;
	st.param.f32	[param1+0], %f312;
	.param .b32 param2;
	st.param.f32	[param2+0], %f313;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 63
tmp768:

BB46_60:
	.loc	1 351 1
	cvt.u32.u16	%r1200, %rs6;
	ld.u16 	%rs414, [%SP+16];
	cvt.u32.u16	%r1201, %rs414;
	mul.lo.s32 	%r1202, %r1201, 0;
	add.s32 	%r1203, %r1200, %r1202;
	cvt.s64.s32	%rd1140, %r1203;
	shl.b64 	%rd1141, %rd1140, 1;
	mov.u64 	%rd1142, cBoolModel;
	cvta.const.u64 	%rd1143, %rd1142;
	add.s64 	%rd1144, %rd1143, %rd1141;
	ld.u16 	%rs415, [%rd1144];
	setp.ne.s16	%p60, %rs415, 0;
	not.pred 	%p61, %p60;
	@%p61 bra 	BB46_62;
	bra.uni 	BB46_61;

BB46_61:
	add.u64 	%rd1145, %SP, 460;
	.loc	1 351 1
tmp769:
	add.s64 	%rd1146, %rd1145, 4;
	cvt.u32.u16	%r1204, %rs1;
	cvt.u32.u16	%r1205, %rs30;
	mul.lo.s32 	%r1206, %r1204, %r1205;
	ld.u16 	%rs416, [%SP+42];
	cvt.u32.u16	%r1207, %rs416;
	mul.lo.s32 	%r1208, %r1207, 0;
	add.s32 	%r1209, %r1206, %r1208;
	cvt.u64.u16	%rd1147, %rs6;
	mov.u64 	%rd1148, cSegToComp;
	cvta.const.u64 	%rd1149, %rd1148;
	shl.b64 	%rd1150, %rd1147, 1;
	add.s64 	%rd1151, %rd1149, %rd1150;
	ld.u16 	%rs417, [%rd1151];
	cvt.u32.u16	%r1210, %rs417;
	add.s32 	%r1211, %r1209, %r1210;
	cvt.s64.s32	%rd1152, %r1211;
	shl.b64 	%rd1153, %rd1152, 2;
	add.s64 	%rd1154, %rd13, %rd1153;
	ld.f32 	%f314, [%rd1154];
	cvt.u32.u16	%r1212, %rs1;
	cvt.u32.u16	%r1213, %rs30;
	mul.lo.s32 	%r1214, %r1212, %r1213;
	ld.u16 	%rs418, [%SP+42];
	cvt.u32.u16	%r1215, %rs418;
	mul.lo.s32 	%r1216, %r1215, 1;
	add.s32 	%r1217, %r1214, %r1216;
	cvt.u64.u16	%rd1155, %rs6;
	shl.b64 	%rd1156, %rd1155, 1;
	add.s64 	%rd1157, %rd1149, %rd1156;
	ld.u16 	%rs419, [%rd1157];
	cvt.u32.u16	%r1218, %rs419;
	add.s32 	%r1219, %r1217, %r1218;
	cvt.s64.s32	%rd1158, %r1219;
	shl.b64 	%rd1159, %rd1158, 2;
	add.s64 	%rd1160, %rd13, %rd1159;
	ld.f32 	%f315, [%rd1160];
	ld.f32 	%f316, [%SP+492];
	add.s64 	%rd1161, %rd1145, 36;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1145;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1146;
	.param .b32 param3;
	st.param.f32	[param3+0], %f314;
	.param .b32 param4;
	st.param.f32	[param4+0], %f315;
	.param .b32 param5;
	st.param.f32	[param5+0], %f316;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1161;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 64
tmp770:

BB46_62:
	.loc	1 351 1
	cvt.u32.u16	%r1220, %rs6;
	ld.u16 	%rs420, [%SP+16];
	cvt.u32.u16	%r1221, %rs420;
	mul.lo.s32 	%r1222, %r1221, 1;
	add.s32 	%r1223, %r1220, %r1222;
	cvt.s64.s32	%rd1162, %r1223;
	shl.b64 	%rd1163, %rd1162, 1;
	mov.u64 	%rd1164, cBoolModel;
	cvta.const.u64 	%rd1165, %rd1164;
	add.s64 	%rd1166, %rd1165, %rd1163;
	ld.u16 	%rs421, [%rd1166];
	setp.ne.s16	%p62, %rs421, 0;
	not.pred 	%p63, %p62;
	@%p63 bra 	BB46_64;
	bra.uni 	BB46_63;

BB46_63:
	add.u64 	%rd1167, %SP, 460;
	.loc	1 351 1
tmp771:
	add.s64 	%rd1168, %rd1167, 8;
	ld.f32 	%f317, [%SP+496];
	add.s64 	%rd1169, %rd1167, 32;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1168;
	.param .b32 param2;
	st.param.f32	[param2+0], %f317;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1169;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 65
tmp772:

BB46_64:
	.loc	1 351 1
	cvt.u32.u16	%r1224, %rs6;
	ld.u16 	%rs422, [%SP+16];
	cvt.u32.u16	%r1225, %rs422;
	mul.lo.s32 	%r1226, %r1225, 2;
	add.s32 	%r1227, %r1224, %r1226;
	cvt.s64.s32	%rd1170, %r1227;
	shl.b64 	%rd1171, %rd1170, 1;
	mov.u64 	%rd1172, cBoolModel;
	cvta.const.u64 	%rd1173, %rd1172;
	add.s64 	%rd1174, %rd1173, %rd1171;
	ld.u16 	%rs423, [%rd1174];
	setp.ne.s16	%p64, %rs423, 0;
	not.pred 	%p65, %p64;
	@%p65 bra 	BB46_66;
	bra.uni 	BB46_65;

BB46_65:
	add.u64 	%rd1175, %SP, 460;
	.loc	1 351 1
tmp773:
	add.s64 	%rd1176, %rd1175, 12;
	cvt.u32.u16	%r1228, %rs1;
	cvt.u32.u16	%r1229, %rs30;
	mul.lo.s32 	%r1230, %r1228, %r1229;
	ld.u16 	%rs424, [%SP+42];
	cvt.u32.u16	%r1231, %rs424;
	mul.lo.s32 	%r1232, %r1231, 2;
	add.s32 	%r1233, %r1230, %r1232;
	cvt.u64.u16	%rd1177, %rs6;
	mov.u64 	%rd1178, cSegToComp;
	cvta.const.u64 	%rd1179, %rd1178;
	shl.b64 	%rd1180, %rd1177, 1;
	add.s64 	%rd1181, %rd1179, %rd1180;
	ld.u16 	%rs425, [%rd1181];
	cvt.u32.u16	%r1234, %rs425;
	add.s32 	%r1235, %r1233, %r1234;
	cvt.s64.s32	%rd1182, %r1235;
	shl.b64 	%rd1183, %rd1182, 2;
	add.s64 	%rd1184, %rd13, %rd1183;
	ld.f32 	%f318, [%rd1184];
	cvt.u32.u16	%r1236, %rs1;
	cvt.u32.u16	%r1237, %rs30;
	mul.lo.s32 	%r1238, %r1236, %r1237;
	ld.u16 	%rs426, [%SP+42];
	cvt.u32.u16	%r1239, %rs426;
	mul.lo.s32 	%r1240, %r1239, 3;
	add.s32 	%r1241, %r1238, %r1240;
	cvt.u64.u16	%rd1185, %rs6;
	shl.b64 	%rd1186, %rd1185, 1;
	add.s64 	%rd1187, %rd1179, %rd1186;
	ld.u16 	%rs427, [%rd1187];
	cvt.u32.u16	%r1242, %rs427;
	add.s32 	%r1243, %r1241, %r1242;
	cvt.s64.s32	%rd1188, %r1243;
	shl.b64 	%rd1189, %rd1188, 2;
	add.s64 	%rd1190, %rd13, %rd1189;
	ld.f32 	%f319, [%rd1190];
	cvt.u32.u16	%r1244, %rs1;
	cvt.u32.u16	%r1245, %rs30;
	mul.lo.s32 	%r1246, %r1244, %r1245;
	ld.u16 	%rs428, [%SP+42];
	cvt.u32.u16	%r1247, %rs428;
	mul.lo.s32 	%r1248, %r1247, 4;
	add.s32 	%r1249, %r1246, %r1248;
	cvt.u64.u16	%rd1191, %rs6;
	shl.b64 	%rd1192, %rd1191, 1;
	add.s64 	%rd1193, %rd1179, %rd1192;
	ld.u16 	%rs429, [%rd1193];
	cvt.u32.u16	%r1250, %rs429;
	add.s32 	%r1251, %r1249, %r1250;
	cvt.s64.s32	%rd1194, %r1251;
	shl.b64 	%rd1195, %rd1194, 2;
	add.s64 	%rd1196, %rd13, %rd1195;
	ld.f32 	%f320, [%rd1196];
	cvt.u32.u16	%r1252, %rs1;
	cvt.u32.u16	%r1253, %rs30;
	mul.lo.s32 	%r1254, %r1252, %r1253;
	ld.u16 	%rs430, [%SP+42];
	cvt.u32.u16	%r1255, %rs430;
	mul.lo.s32 	%r1256, %r1255, 5;
	add.s32 	%r1257, %r1254, %r1256;
	cvt.u64.u16	%rd1197, %rs6;
	shl.b64 	%rd1198, %rd1197, 1;
	add.s64 	%rd1199, %rd1179, %rd1198;
	ld.u16 	%rs431, [%rd1199];
	cvt.u32.u16	%r1258, %rs431;
	add.s32 	%r1259, %r1257, %r1258;
	cvt.s64.s32	%rd1200, %r1259;
	shl.b64 	%rd1201, %rd1200, 2;
	add.s64 	%rd1202, %rd13, %rd1201;
	ld.f32 	%f321, [%rd1202];
	ld.f32 	%f322, [%SP+492];
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1176;
	.param .b32 param2;
	st.param.f32	[param2+0], %f318;
	.param .b32 param3;
	st.param.f32	[param3+0], %f319;
	.param .b32 param4;
	st.param.f32	[param4+0], %f320;
	.param .b32 param5;
	st.param.f32	[param5+0], %f321;
	.param .b32 param6;
	st.param.f32	[param6+0], %f322;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 66
tmp774:

BB46_66:
	.loc	1 351 1
	cvt.u32.u16	%r1260, %rs6;
	ld.u16 	%rs432, [%SP+16];
	cvt.u32.u16	%r1261, %rs432;
	mul.lo.s32 	%r1262, %r1261, 3;
	add.s32 	%r1263, %r1260, %r1262;
	cvt.s64.s32	%rd1203, %r1263;
	shl.b64 	%rd1204, %rd1203, 1;
	mov.u64 	%rd1205, cBoolModel;
	cvta.const.u64 	%rd1206, %rd1205;
	add.s64 	%rd1207, %rd1206, %rd1204;
	ld.u16 	%rs433, [%rd1207];
	setp.ne.s16	%p66, %rs433, 0;
	not.pred 	%p67, %p66;
	@%p67 bra 	BB46_68;
	bra.uni 	BB46_67;

BB46_67:
	add.u64 	%rd1208, %SP, 460;
	.loc	1 351 1
tmp775:
	add.s64 	%rd1209, %rd1208, 16;
	cvt.u32.u16	%r1264, %rs1;
	cvt.u32.u16	%r1265, %rs30;
	mul.lo.s32 	%r1266, %r1264, %r1265;
	ld.u16 	%rs434, [%SP+42];
	cvt.u32.u16	%r1267, %rs434;
	mul.lo.s32 	%r1268, %r1267, 6;
	add.s32 	%r1269, %r1266, %r1268;
	cvt.u64.u16	%rd1210, %rs6;
	mov.u64 	%rd1211, cSegToComp;
	cvta.const.u64 	%rd1212, %rd1211;
	shl.b64 	%rd1213, %rd1210, 1;
	add.s64 	%rd1214, %rd1212, %rd1213;
	ld.u16 	%rs435, [%rd1214];
	cvt.u32.u16	%r1270, %rs435;
	add.s32 	%r1271, %r1269, %r1270;
	cvt.s64.s32	%rd1215, %r1271;
	shl.b64 	%rd1216, %rd1215, 2;
	add.s64 	%rd1217, %rd13, %rd1216;
	ld.f32 	%f323, [%rd1217];
	cvt.u32.u16	%r1272, %rs1;
	cvt.u32.u16	%r1273, %rs30;
	mul.lo.s32 	%r1274, %r1272, %r1273;
	ld.u16 	%rs436, [%SP+42];
	cvt.u32.u16	%r1275, %rs436;
	mul.lo.s32 	%r1276, %r1275, 7;
	add.s32 	%r1277, %r1274, %r1276;
	cvt.u64.u16	%rd1218, %rs6;
	shl.b64 	%rd1219, %rd1218, 1;
	add.s64 	%rd1220, %rd1212, %rd1219;
	ld.u16 	%rs437, [%rd1220];
	cvt.u32.u16	%r1278, %rs437;
	add.s32 	%r1279, %r1277, %r1278;
	cvt.s64.s32	%rd1221, %r1279;
	shl.b64 	%rd1222, %rd1221, 2;
	add.s64 	%rd1223, %rd13, %rd1222;
	ld.f32 	%f324, [%rd1223];
	cvt.u32.u16	%r1280, %rs1;
	cvt.u32.u16	%r1281, %rs30;
	mul.lo.s32 	%r1282, %r1280, %r1281;
	ld.u16 	%rs438, [%SP+42];
	cvt.u32.u16	%r1283, %rs438;
	mul.lo.s32 	%r1284, %r1283, 8;
	add.s32 	%r1285, %r1282, %r1284;
	cvt.u64.u16	%rd1224, %rs6;
	shl.b64 	%rd1225, %rd1224, 1;
	add.s64 	%rd1226, %rd1212, %rd1225;
	ld.u16 	%rs439, [%rd1226];
	cvt.u32.u16	%r1286, %rs439;
	add.s32 	%r1287, %r1285, %r1286;
	cvt.s64.s32	%rd1227, %r1287;
	shl.b64 	%rd1228, %rd1227, 2;
	add.s64 	%rd1229, %rd13, %rd1228;
	ld.f32 	%f325, [%rd1229];
	cvt.u32.u16	%r1288, %rs1;
	cvt.u32.u16	%r1289, %rs30;
	mul.lo.s32 	%r1290, %r1288, %r1289;
	ld.u16 	%rs440, [%SP+42];
	cvt.u32.u16	%r1291, %rs440;
	mul.lo.s32 	%r1292, %r1291, 9;
	add.s32 	%r1293, %r1290, %r1292;
	cvt.u64.u16	%rd1230, %rs6;
	shl.b64 	%rd1231, %rd1230, 1;
	add.s64 	%rd1232, %rd1212, %rd1231;
	ld.u16 	%rs441, [%rd1232];
	cvt.u32.u16	%r1294, %rs441;
	add.s32 	%r1295, %r1293, %r1294;
	cvt.s64.s32	%rd1233, %r1295;
	shl.b64 	%rd1234, %rd1233, 2;
	add.s64 	%rd1235, %rd13, %rd1234;
	ld.f32 	%f326, [%rd1235];
	cvt.u32.u16	%r1296, %rs1;
	cvt.u32.u16	%r1297, %rs30;
	mul.lo.s32 	%r1298, %r1296, %r1297;
	ld.u16 	%rs442, [%SP+42];
	cvt.u32.u16	%r1299, %rs442;
	mul.lo.s32 	%r1300, %r1299, 10;
	add.s32 	%r1301, %r1298, %r1300;
	cvt.u64.u16	%rd1236, %rs6;
	shl.b64 	%rd1237, %rd1236, 1;
	add.s64 	%rd1238, %rd1212, %rd1237;
	ld.u16 	%rs443, [%rd1238];
	cvt.u32.u16	%r1302, %rs443;
	add.s32 	%r1303, %r1301, %r1302;
	cvt.s64.s32	%rd1239, %r1303;
	shl.b64 	%rd1240, %rd1239, 2;
	add.s64 	%rd1241, %rd13, %rd1240;
	ld.f32 	%f327, [%rd1241];
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1209;
	.param .b32 param2;
	st.param.f32	[param2+0], %f323;
	.param .b32 param3;
	st.param.f32	[param3+0], %f324;
	.param .b32 param4;
	st.param.f32	[param4+0], %f325;
	.param .b32 param5;
	st.param.f32	[param5+0], %f326;
	.param .b32 param6;
	st.param.f32	[param6+0], %f327;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 67
tmp776:

BB46_68:
	.loc	1 351 1
	cvt.u32.u16	%r1304, %rs6;
	ld.u16 	%rs444, [%SP+16];
	cvt.u32.u16	%r1305, %rs444;
	mul.lo.s32 	%r1306, %r1305, 4;
	add.s32 	%r1307, %r1304, %r1306;
	cvt.s64.s32	%rd1242, %r1307;
	shl.b64 	%rd1243, %rd1242, 1;
	mov.u64 	%rd1244, cBoolModel;
	cvta.const.u64 	%rd1245, %rd1244;
	add.s64 	%rd1246, %rd1245, %rd1243;
	ld.u16 	%rs445, [%rd1246];
	setp.ne.s16	%p68, %rs445, 0;
	not.pred 	%p69, %p68;
	@%p69 bra 	BB46_70;
	bra.uni 	BB46_69;

BB46_69:
	add.u64 	%rd1247, %SP, 460;
	.loc	1 351 1
tmp777:
	add.s64 	%rd1248, %rd1247, 20;
	cvt.u32.u16	%r1308, %rs1;
	cvt.u32.u16	%r1309, %rs30;
	mul.lo.s32 	%r1310, %r1308, %r1309;
	ld.u16 	%rs446, [%SP+42];
	cvt.u32.u16	%r1311, %rs446;
	mul.lo.s32 	%r1312, %r1311, 11;
	add.s32 	%r1313, %r1310, %r1312;
	cvt.u64.u16	%rd1249, %rs6;
	mov.u64 	%rd1250, cSegToComp;
	cvta.const.u64 	%rd1251, %rd1250;
	shl.b64 	%rd1252, %rd1249, 1;
	add.s64 	%rd1253, %rd1251, %rd1252;
	ld.u16 	%rs447, [%rd1253];
	cvt.u32.u16	%r1314, %rs447;
	add.s32 	%r1315, %r1313, %r1314;
	cvt.s64.s32	%rd1254, %r1315;
	shl.b64 	%rd1255, %rd1254, 2;
	add.s64 	%rd1256, %rd13, %rd1255;
	ld.f32 	%f328, [%rd1256];
	cvt.u32.u16	%r1316, %rs1;
	cvt.u32.u16	%r1317, %rs30;
	mul.lo.s32 	%r1318, %r1316, %r1317;
	ld.u16 	%rs448, [%SP+42];
	cvt.u32.u16	%r1319, %rs448;
	mul.lo.s32 	%r1320, %r1319, 12;
	add.s32 	%r1321, %r1318, %r1320;
	cvt.u64.u16	%rd1257, %rs6;
	shl.b64 	%rd1258, %rd1257, 1;
	add.s64 	%rd1259, %rd1251, %rd1258;
	ld.u16 	%rs449, [%rd1259];
	cvt.u32.u16	%r1322, %rs449;
	add.s32 	%r1323, %r1321, %r1322;
	cvt.s64.s32	%rd1260, %r1323;
	shl.b64 	%rd1261, %rd1260, 2;
	add.s64 	%rd1262, %rd13, %rd1261;
	ld.f32 	%f329, [%rd1262];
	cvt.u32.u16	%r1324, %rs1;
	cvt.u32.u16	%r1325, %rs30;
	mul.lo.s32 	%r1326, %r1324, %r1325;
	ld.u16 	%rs450, [%SP+42];
	cvt.u32.u16	%r1327, %rs450;
	mul.lo.s32 	%r1328, %r1327, 13;
	add.s32 	%r1329, %r1326, %r1328;
	cvt.u64.u16	%rd1263, %rs6;
	shl.b64 	%rd1264, %rd1263, 1;
	add.s64 	%rd1265, %rd1251, %rd1264;
	ld.u16 	%rs451, [%rd1265];
	cvt.u32.u16	%r1330, %rs451;
	add.s32 	%r1331, %r1329, %r1330;
	cvt.s64.s32	%rd1266, %r1331;
	shl.b64 	%rd1267, %rd1266, 2;
	add.s64 	%rd1268, %rd13, %rd1267;
	ld.f32 	%f330, [%rd1268];
	cvt.u32.u16	%r1332, %rs1;
	cvt.u32.u16	%r1333, %rs30;
	mul.lo.s32 	%r1334, %r1332, %r1333;
	ld.u16 	%rs452, [%SP+42];
	cvt.u32.u16	%r1335, %rs452;
	mul.lo.s32 	%r1336, %r1335, 14;
	add.s32 	%r1337, %r1334, %r1336;
	cvt.u64.u16	%rd1269, %rs6;
	shl.b64 	%rd1270, %rd1269, 1;
	add.s64 	%rd1271, %rd1251, %rd1270;
	ld.u16 	%rs453, [%rd1271];
	cvt.u32.u16	%r1338, %rs453;
	add.s32 	%r1339, %r1337, %r1338;
	cvt.s64.s32	%rd1272, %r1339;
	shl.b64 	%rd1273, %rd1272, 2;
	add.s64 	%rd1274, %rd13, %rd1273;
	ld.f32 	%f331, [%rd1274];
	cvt.u32.u16	%r1340, %rs1;
	cvt.u32.u16	%r1341, %rs30;
	mul.lo.s32 	%r1342, %r1340, %r1341;
	ld.u16 	%rs454, [%SP+42];
	cvt.u32.u16	%r1343, %rs454;
	mul.lo.s32 	%r1344, %r1343, 15;
	add.s32 	%r1345, %r1342, %r1344;
	cvt.u64.u16	%rd1275, %rs6;
	shl.b64 	%rd1276, %rd1275, 1;
	add.s64 	%rd1277, %rd1251, %rd1276;
	ld.u16 	%rs455, [%rd1277];
	cvt.u32.u16	%r1346, %rs455;
	add.s32 	%r1347, %r1345, %r1346;
	cvt.s64.s32	%rd1278, %r1347;
	shl.b64 	%rd1279, %rd1278, 2;
	add.s64 	%rd1280, %rd13, %rd1279;
	ld.f32 	%f332, [%rd1280];
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1248;
	.param .b32 param2;
	st.param.f32	[param2+0], %f328;
	.param .b32 param3;
	st.param.f32	[param3+0], %f329;
	.param .b32 param4;
	st.param.f32	[param4+0], %f330;
	.param .b32 param5;
	st.param.f32	[param5+0], %f331;
	.param .b32 param6;
	st.param.f32	[param6+0], %f332;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 68
tmp778:

BB46_70:
	.loc	1 351 1
	cvt.u32.u16	%r1348, %rs6;
	ld.u16 	%rs456, [%SP+16];
	cvt.u32.u16	%r1349, %rs456;
	mul.lo.s32 	%r1350, %r1349, 5;
	add.s32 	%r1351, %r1348, %r1350;
	cvt.s64.s32	%rd1281, %r1351;
	shl.b64 	%rd1282, %rd1281, 1;
	mov.u64 	%rd1283, cBoolModel;
	cvta.const.u64 	%rd1284, %rd1283;
	add.s64 	%rd1285, %rd1284, %rd1282;
	ld.u16 	%rs457, [%rd1285];
	setp.ne.s16	%p70, %rs457, 0;
	not.pred 	%p71, %p70;
	@%p71 bra 	BB46_72;
	bra.uni 	BB46_71;

BB46_71:
	add.u64 	%rd1286, %SP, 460;
	.loc	1 351 1
tmp779:
	add.s64 	%rd1287, %rd1286, 24;
	add.s64 	%rd1288, %rd1286, 28;
	cvt.u32.u16	%r1352, %rs1;
	cvt.u32.u16	%r1353, %rs30;
	mul.lo.s32 	%r1354, %r1352, %r1353;
	ld.u16 	%rs458, [%SP+42];
	cvt.u32.u16	%r1355, %rs458;
	mul.lo.s32 	%r1356, %r1355, 16;
	add.s32 	%r1357, %r1354, %r1356;
	cvt.u64.u16	%rd1289, %rs6;
	mov.u64 	%rd1290, cSegToComp;
	cvta.const.u64 	%rd1291, %rd1290;
	shl.b64 	%rd1292, %rd1289, 1;
	add.s64 	%rd1293, %rd1291, %rd1292;
	ld.u16 	%rs459, [%rd1293];
	cvt.u32.u16	%r1358, %rs459;
	add.s32 	%r1359, %r1357, %r1358;
	cvt.s64.s32	%rd1294, %r1359;
	shl.b64 	%rd1295, %rd1294, 2;
	add.s64 	%rd1296, %rd13, %rd1295;
	ld.f32 	%f333, [%rd1296];
	cvt.u32.u16	%r1360, %rs1;
	cvt.u32.u16	%r1361, %rs30;
	mul.lo.s32 	%r1362, %r1360, %r1361;
	ld.u16 	%rs460, [%SP+42];
	cvt.u32.u16	%r1363, %rs460;
	mul.lo.s32 	%r1364, %r1363, 17;
	add.s32 	%r1365, %r1362, %r1364;
	cvt.u64.u16	%rd1297, %rs6;
	shl.b64 	%rd1298, %rd1297, 1;
	add.s64 	%rd1299, %rd1291, %rd1298;
	ld.u16 	%rs461, [%rd1299];
	cvt.u32.u16	%r1366, %rs461;
	add.s32 	%r1367, %r1365, %r1366;
	cvt.s64.s32	%rd1300, %r1367;
	shl.b64 	%rd1301, %rd1300, 2;
	add.s64 	%rd1302, %rd13, %rd1301;
	ld.f32 	%f334, [%rd1302];
	cvt.u32.u16	%r1368, %rs1;
	cvt.u32.u16	%r1369, %rs30;
	mul.lo.s32 	%r1370, %r1368, %r1369;
	ld.u16 	%rs462, [%SP+42];
	cvt.u32.u16	%r1371, %rs462;
	mul.lo.s32 	%r1372, %r1371, 18;
	add.s32 	%r1373, %r1370, %r1372;
	cvt.u64.u16	%rd1303, %rs6;
	shl.b64 	%rd1304, %rd1303, 1;
	add.s64 	%rd1305, %rd1291, %rd1304;
	ld.u16 	%rs463, [%rd1305];
	cvt.u32.u16	%r1374, %rs463;
	add.s32 	%r1375, %r1373, %r1374;
	cvt.s64.s32	%rd1306, %r1375;
	shl.b64 	%rd1307, %rd1306, 2;
	add.s64 	%rd1308, %rd13, %rd1307;
	ld.f32 	%f335, [%rd1308];
	cvt.u32.u16	%r1376, %rs1;
	cvt.u32.u16	%r1377, %rs30;
	mul.lo.s32 	%r1378, %r1376, %r1377;
	ld.u16 	%rs464, [%SP+42];
	cvt.u32.u16	%r1379, %rs464;
	mul.lo.s32 	%r1380, %r1379, 19;
	add.s32 	%r1381, %r1378, %r1380;
	cvt.u64.u16	%rd1309, %rs6;
	shl.b64 	%rd1310, %rd1309, 1;
	add.s64 	%rd1311, %rd1291, %rd1310;
	ld.u16 	%rs465, [%rd1311];
	cvt.u32.u16	%r1382, %rs465;
	add.s32 	%r1383, %r1381, %r1382;
	cvt.s64.s32	%rd1312, %r1383;
	shl.b64 	%rd1313, %rd1312, 2;
	add.s64 	%rd1314, %rd13, %rd1313;
	ld.f32 	%f336, [%rd1314];
	cvt.u32.u16	%r1384, %rs1;
	cvt.u32.u16	%r1385, %rs30;
	mul.lo.s32 	%r1386, %r1384, %r1385;
	ld.u16 	%rs466, [%SP+42];
	cvt.u32.u16	%r1387, %rs466;
	mul.lo.s32 	%r1388, %r1387, 20;
	add.s32 	%r1389, %r1386, %r1388;
	cvt.u64.u16	%rd1315, %rs6;
	shl.b64 	%rd1316, %rd1315, 1;
	add.s64 	%rd1317, %rd1291, %rd1316;
	ld.u16 	%rs467, [%rd1317];
	cvt.u32.u16	%r1390, %rs467;
	add.s32 	%r1391, %r1389, %r1390;
	cvt.s64.s32	%rd1318, %r1391;
	shl.b64 	%rd1319, %rd1318, 2;
	add.s64 	%rd1320, %rd13, %rd1319;
	ld.f32 	%f337, [%rd1320];
	cvt.u32.u16	%r1392, %rs1;
	cvt.u32.u16	%r1393, %rs30;
	mul.lo.s32 	%r1394, %r1392, %r1393;
	ld.u16 	%rs468, [%SP+42];
	cvt.u32.u16	%r1395, %rs468;
	mul.lo.s32 	%r1396, %r1395, 21;
	add.s32 	%r1397, %r1394, %r1396;
	cvt.u64.u16	%rd1321, %rs6;
	shl.b64 	%rd1322, %rd1321, 1;
	add.s64 	%rd1323, %rd1291, %rd1322;
	ld.u16 	%rs469, [%rd1323];
	cvt.u32.u16	%r1398, %rs469;
	add.s32 	%r1399, %r1397, %r1398;
	cvt.s64.s32	%rd1324, %r1399;
	shl.b64 	%rd1325, %rd1324, 2;
	add.s64 	%rd1326, %rd13, %rd1325;
	ld.f32 	%f338, [%rd1326];
	cvt.u32.u16	%r1400, %rs1;
	cvt.u32.u16	%r1401, %rs30;
	mul.lo.s32 	%r1402, %r1400, %r1401;
	ld.u16 	%rs470, [%SP+42];
	cvt.u32.u16	%r1403, %rs470;
	mul.lo.s32 	%r1404, %r1403, 22;
	add.s32 	%r1405, %r1402, %r1404;
	cvt.u64.u16	%rd1327, %rs6;
	shl.b64 	%rd1328, %rd1327, 1;
	add.s64 	%rd1329, %rd1291, %rd1328;
	ld.u16 	%rs471, [%rd1329];
	cvt.u32.u16	%r1406, %rs471;
	add.s32 	%r1407, %r1405, %r1406;
	cvt.s64.s32	%rd1330, %r1407;
	shl.b64 	%rd1331, %rd1330, 2;
	add.s64 	%rd1332, %rd13, %rd1331;
	ld.f32 	%f339, [%rd1332];
	cvt.u32.u16	%r1408, %rs1;
	cvt.u32.u16	%r1409, %rs30;
	mul.lo.s32 	%r1410, %r1408, %r1409;
	ld.u16 	%rs472, [%SP+42];
	cvt.u32.u16	%r1411, %rs472;
	mul.lo.s32 	%r1412, %r1411, 23;
	add.s32 	%r1413, %r1410, %r1412;
	cvt.u64.u16	%rd1333, %rs6;
	shl.b64 	%rd1334, %rd1333, 1;
	add.s64 	%rd1335, %rd1291, %rd1334;
	ld.u16 	%rs473, [%rd1335];
	cvt.u32.u16	%r1414, %rs473;
	add.s32 	%r1415, %r1413, %r1414;
	cvt.s64.s32	%rd1336, %r1415;
	shl.b64 	%rd1337, %rd1336, 2;
	add.s64 	%rd1338, %rd13, %rd1337;
	ld.f32 	%f340, [%rd1338];
	cvt.u32.u16	%r1416, %rs1;
	cvt.u32.u16	%r1417, %rs30;
	mul.lo.s32 	%r1418, %r1416, %r1417;
	ld.u16 	%rs474, [%SP+42];
	cvt.u32.u16	%r1419, %rs474;
	mul.lo.s32 	%r1420, %r1419, 24;
	add.s32 	%r1421, %r1418, %r1420;
	cvt.u64.u16	%rd1339, %rs6;
	shl.b64 	%rd1340, %rd1339, 1;
	add.s64 	%rd1341, %rd1291, %rd1340;
	ld.u16 	%rs475, [%rd1341];
	cvt.u32.u16	%r1422, %rs475;
	add.s32 	%r1423, %r1421, %r1422;
	cvt.s64.s32	%rd1342, %r1423;
	shl.b64 	%rd1343, %rd1342, 2;
	add.s64 	%rd1344, %rd13, %rd1343;
	ld.f32 	%f341, [%rd1344];
	cvt.u32.u16	%r1424, %rs1;
	cvt.u32.u16	%r1425, %rs30;
	mul.lo.s32 	%r1426, %r1424, %r1425;
	ld.u16 	%rs476, [%SP+42];
	cvt.u32.u16	%r1427, %rs476;
	mul.lo.s32 	%r1428, %r1427, 25;
	add.s32 	%r1429, %r1426, %r1428;
	cvt.u64.u16	%rd1345, %rs6;
	shl.b64 	%rd1346, %rd1345, 1;
	add.s64 	%rd1347, %rd1291, %rd1346;
	ld.u16 	%rs477, [%rd1347];
	cvt.u32.u16	%r1430, %rs477;
	add.s32 	%r1431, %r1429, %r1430;
	cvt.s64.s32	%rd1348, %r1431;
	shl.b64 	%rd1349, %rd1348, 2;
	add.s64 	%rd1350, %rd13, %rd1349;
	ld.f32 	%f342, [%rd1350];
	cvt.u32.u16	%r1432, %rs1;
	cvt.u32.u16	%r1433, %rs30;
	mul.lo.s32 	%r1434, %r1432, %r1433;
	ld.u16 	%rs478, [%SP+42];
	cvt.u32.u16	%r1435, %rs478;
	mul.lo.s32 	%r1436, %r1435, 26;
	add.s32 	%r1437, %r1434, %r1436;
	cvt.u64.u16	%rd1351, %rs6;
	shl.b64 	%rd1352, %rd1351, 1;
	add.s64 	%rd1353, %rd1291, %rd1352;
	ld.u16 	%rs479, [%rd1353];
	cvt.u32.u16	%r1438, %rs479;
	add.s32 	%r1439, %r1437, %r1438;
	cvt.s64.s32	%rd1354, %r1439;
	shl.b64 	%rd1355, %rd1354, 2;
	add.s64 	%rd1356, %rd13, %rd1355;
	ld.f32 	%f343, [%rd1356];
	cvt.u32.u16	%r1440, %rs1;
	cvt.u32.u16	%r1441, %rs30;
	mul.lo.s32 	%r1442, %r1440, %r1441;
	ld.u16 	%rs480, [%SP+42];
	cvt.u32.u16	%r1443, %rs480;
	mul.lo.s32 	%r1444, %r1443, 27;
	add.s32 	%r1445, %r1442, %r1444;
	cvt.u64.u16	%rd1357, %rs6;
	shl.b64 	%rd1358, %rd1357, 1;
	add.s64 	%rd1359, %rd1291, %rd1358;
	ld.u16 	%rs481, [%rd1359];
	cvt.u32.u16	%r1446, %rs481;
	add.s32 	%r1447, %r1445, %r1446;
	cvt.s64.s32	%rd1360, %r1447;
	shl.b64 	%rd1361, %rd1360, 2;
	add.s64 	%rd1362, %rd13, %rd1361;
	ld.f32 	%f344, [%rd1362];
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1287;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1288;
	.param .b32 param3;
	st.param.f32	[param3+0], %f333;
	.param .b32 param4;
	st.param.f32	[param4+0], %f334;
	.param .b32 param5;
	st.param.f32	[param5+0], %f335;
	.param .b32 param6;
	st.param.f32	[param6+0], %f336;
	.param .b32 param7;
	st.param.f32	[param7+0], %f337;
	.param .b32 param8;
	st.param.f32	[param8+0], %f338;
	.param .b32 param9;
	st.param.f32	[param9+0], %f339;
	.param .b32 param10;
	st.param.f32	[param10+0], %f340;
	.param .b32 param11;
	st.param.f32	[param11+0], %f341;
	.param .b32 param12;
	st.param.f32	[param12+0], %f342;
	.param .b32 param13;
	st.param.f32	[param13+0], %f343;
	.param .b32 param14;
	st.param.f32	[param14+0], %f344;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 69
tmp780:

BB46_72:
	.loc	1 351 1
	cvt.u32.u16	%r1448, %rs6;
	ld.u16 	%rs482, [%SP+16];
	cvt.u32.u16	%r1449, %rs482;
	mul.lo.s32 	%r1450, %r1449, 6;
	add.s32 	%r1451, %r1448, %r1450;
	cvt.s64.s32	%rd1363, %r1451;
	shl.b64 	%rd1364, %rd1363, 1;
	mov.u64 	%rd1365, cBoolModel;
	cvta.const.u64 	%rd1366, %rd1365;
	add.s64 	%rd1367, %rd1366, %rd1364;
	ld.u16 	%rs483, [%rd1367];
	setp.ne.s16	%p72, %rs483, 0;
	not.pred 	%p73, %p72;
	@%p73 bra 	BB46_74;
	bra.uni 	BB46_73;

BB46_73:
	.loc	1 351 1
tmp781:
	cvt.u32.u16	%r1452, %rs1;
	cvt.u32.u16	%r1453, %rs30;
	mul.lo.s32 	%r1454, %r1452, %r1453;
	ld.u16 	%rs484, [%SP+42];
	cvt.u32.u16	%r1455, %rs484;
	mul.lo.s32 	%r1456, %r1455, 28;
	add.s32 	%r1457, %r1454, %r1456;
	cvt.u64.u16	%rd1368, %rs6;
	mov.u64 	%rd1369, cSegToComp;
	cvta.const.u64 	%rd1370, %rd1369;
	shl.b64 	%rd1371, %rd1368, 1;
	add.s64 	%rd1372, %rd1370, %rd1371;
	ld.u16 	%rs485, [%rd1372];
	cvt.u32.u16	%r1458, %rs485;
	add.s32 	%r1459, %r1457, %r1458;
	cvt.s64.s32	%rd1373, %r1459;
	shl.b64 	%rd1374, %rd1373, 2;
	add.s64 	%rd1375, %rd13, %rd1374;
	ld.f32 	%f345, [%rd1375];
	cvt.u32.u16	%r1460, %rs1;
	cvt.u32.u16	%r1461, %rs30;
	mul.lo.s32 	%r1462, %r1460, %r1461;
	ld.u16 	%rs486, [%SP+42];
	cvt.u32.u16	%r1463, %rs486;
	mul.lo.s32 	%r1464, %r1463, 29;
	add.s32 	%r1465, %r1462, %r1464;
	cvt.u64.u16	%rd1376, %rs6;
	shl.b64 	%rd1377, %rd1376, 1;
	add.s64 	%rd1378, %rd1370, %rd1377;
	ld.u16 	%rs487, [%rd1378];
	cvt.u32.u16	%r1466, %rs487;
	add.s32 	%r1467, %r1465, %r1466;
	cvt.s64.s32	%rd1379, %r1467;
	shl.b64 	%rd1380, %rd1379, 2;
	add.s64 	%rd1381, %rd13, %rd1380;
	ld.f32 	%f346, [%rd1381];
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2200;
	.param .b32 param1;
	st.param.f32	[param1+0], %f345;
	.param .b32 param2;
	st.param.f32	[param2+0], %f346;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 70
tmp782:

BB46_74:
	.loc	1 351 1
	cvt.u32.u16	%r1468, %rs7;
	ld.u16 	%rs488, [%SP+16];
	cvt.u32.u16	%r1469, %rs488;
	mul.lo.s32 	%r1470, %r1469, 0;
	add.s32 	%r1471, %r1468, %r1470;
	cvt.s64.s32	%rd1382, %r1471;
	shl.b64 	%rd1383, %rd1382, 1;
	mov.u64 	%rd1384, cBoolModel;
	cvta.const.u64 	%rd1385, %rd1384;
	add.s64 	%rd1386, %rd1385, %rd1383;
	ld.u16 	%rs489, [%rd1386];
	setp.ne.s16	%p74, %rs489, 0;
	not.pred 	%p75, %p74;
	@%p75 bra 	BB46_76;
	bra.uni 	BB46_75;

BB46_75:
	add.u64 	%rd1387, %SP, 500;
	.loc	1 351 1
tmp783:
	add.s64 	%rd1388, %rd1387, 4;
	cvt.u32.u16	%r1472, %rs1;
	cvt.u32.u16	%r1473, %rs30;
	mul.lo.s32 	%r1474, %r1472, %r1473;
	ld.u16 	%rs490, [%SP+42];
	cvt.u32.u16	%r1475, %rs490;
	mul.lo.s32 	%r1476, %r1475, 0;
	add.s32 	%r1477, %r1474, %r1476;
	cvt.u64.u16	%rd1389, %rs7;
	mov.u64 	%rd1390, cSegToComp;
	cvta.const.u64 	%rd1391, %rd1390;
	shl.b64 	%rd1392, %rd1389, 1;
	add.s64 	%rd1393, %rd1391, %rd1392;
	ld.u16 	%rs491, [%rd1393];
	cvt.u32.u16	%r1478, %rs491;
	add.s32 	%r1479, %r1477, %r1478;
	cvt.s64.s32	%rd1394, %r1479;
	shl.b64 	%rd1395, %rd1394, 2;
	add.s64 	%rd1396, %rd13, %rd1395;
	ld.f32 	%f347, [%rd1396];
	cvt.u32.u16	%r1480, %rs1;
	cvt.u32.u16	%r1481, %rs30;
	mul.lo.s32 	%r1482, %r1480, %r1481;
	ld.u16 	%rs492, [%SP+42];
	cvt.u32.u16	%r1483, %rs492;
	mul.lo.s32 	%r1484, %r1483, 1;
	add.s32 	%r1485, %r1482, %r1484;
	cvt.u64.u16	%rd1397, %rs7;
	shl.b64 	%rd1398, %rd1397, 1;
	add.s64 	%rd1399, %rd1391, %rd1398;
	ld.u16 	%rs493, [%rd1399];
	cvt.u32.u16	%r1486, %rs493;
	add.s32 	%r1487, %r1485, %r1486;
	cvt.s64.s32	%rd1400, %r1487;
	shl.b64 	%rd1401, %rd1400, 2;
	add.s64 	%rd1402, %rd13, %rd1401;
	ld.f32 	%f348, [%rd1402];
	ld.f32 	%f349, [%SP+532];
	add.s64 	%rd1403, %rd1387, 36;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1387;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1388;
	.param .b32 param3;
	st.param.f32	[param3+0], %f347;
	.param .b32 param4;
	st.param.f32	[param4+0], %f348;
	.param .b32 param5;
	st.param.f32	[param5+0], %f349;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1403;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 71
tmp784:

BB46_76:
	.loc	1 351 1
	cvt.u32.u16	%r1488, %rs7;
	ld.u16 	%rs494, [%SP+16];
	cvt.u32.u16	%r1489, %rs494;
	mul.lo.s32 	%r1490, %r1489, 1;
	add.s32 	%r1491, %r1488, %r1490;
	cvt.s64.s32	%rd1404, %r1491;
	shl.b64 	%rd1405, %rd1404, 1;
	mov.u64 	%rd1406, cBoolModel;
	cvta.const.u64 	%rd1407, %rd1406;
	add.s64 	%rd1408, %rd1407, %rd1405;
	ld.u16 	%rs495, [%rd1408];
	setp.ne.s16	%p76, %rs495, 0;
	not.pred 	%p77, %p76;
	@%p77 bra 	BB46_78;
	bra.uni 	BB46_77;

BB46_77:
	add.u64 	%rd1409, %SP, 500;
	.loc	1 351 1
tmp785:
	add.s64 	%rd1410, %rd1409, 8;
	ld.f32 	%f350, [%SP+536];
	add.s64 	%rd1411, %rd1409, 32;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1410;
	.param .b32 param2;
	st.param.f32	[param2+0], %f350;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1411;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 72
tmp786:

BB46_78:
	.loc	1 351 1
	cvt.u32.u16	%r1492, %rs7;
	ld.u16 	%rs496, [%SP+16];
	cvt.u32.u16	%r1493, %rs496;
	mul.lo.s32 	%r1494, %r1493, 2;
	add.s32 	%r1495, %r1492, %r1494;
	cvt.s64.s32	%rd1412, %r1495;
	shl.b64 	%rd1413, %rd1412, 1;
	mov.u64 	%rd1414, cBoolModel;
	cvta.const.u64 	%rd1415, %rd1414;
	add.s64 	%rd1416, %rd1415, %rd1413;
	ld.u16 	%rs497, [%rd1416];
	setp.ne.s16	%p78, %rs497, 0;
	not.pred 	%p79, %p78;
	@%p79 bra 	BB46_80;
	bra.uni 	BB46_79;

BB46_79:
	add.u64 	%rd1417, %SP, 500;
	.loc	1 351 1
tmp787:
	add.s64 	%rd1418, %rd1417, 12;
	cvt.u32.u16	%r1496, %rs1;
	cvt.u32.u16	%r1497, %rs30;
	mul.lo.s32 	%r1498, %r1496, %r1497;
	ld.u16 	%rs498, [%SP+42];
	cvt.u32.u16	%r1499, %rs498;
	mul.lo.s32 	%r1500, %r1499, 2;
	add.s32 	%r1501, %r1498, %r1500;
	cvt.u64.u16	%rd1419, %rs7;
	mov.u64 	%rd1420, cSegToComp;
	cvta.const.u64 	%rd1421, %rd1420;
	shl.b64 	%rd1422, %rd1419, 1;
	add.s64 	%rd1423, %rd1421, %rd1422;
	ld.u16 	%rs499, [%rd1423];
	cvt.u32.u16	%r1502, %rs499;
	add.s32 	%r1503, %r1501, %r1502;
	cvt.s64.s32	%rd1424, %r1503;
	shl.b64 	%rd1425, %rd1424, 2;
	add.s64 	%rd1426, %rd13, %rd1425;
	ld.f32 	%f351, [%rd1426];
	cvt.u32.u16	%r1504, %rs1;
	cvt.u32.u16	%r1505, %rs30;
	mul.lo.s32 	%r1506, %r1504, %r1505;
	ld.u16 	%rs500, [%SP+42];
	cvt.u32.u16	%r1507, %rs500;
	mul.lo.s32 	%r1508, %r1507, 3;
	add.s32 	%r1509, %r1506, %r1508;
	cvt.u64.u16	%rd1427, %rs7;
	shl.b64 	%rd1428, %rd1427, 1;
	add.s64 	%rd1429, %rd1421, %rd1428;
	ld.u16 	%rs501, [%rd1429];
	cvt.u32.u16	%r1510, %rs501;
	add.s32 	%r1511, %r1509, %r1510;
	cvt.s64.s32	%rd1430, %r1511;
	shl.b64 	%rd1431, %rd1430, 2;
	add.s64 	%rd1432, %rd13, %rd1431;
	ld.f32 	%f352, [%rd1432];
	cvt.u32.u16	%r1512, %rs1;
	cvt.u32.u16	%r1513, %rs30;
	mul.lo.s32 	%r1514, %r1512, %r1513;
	ld.u16 	%rs502, [%SP+42];
	cvt.u32.u16	%r1515, %rs502;
	mul.lo.s32 	%r1516, %r1515, 4;
	add.s32 	%r1517, %r1514, %r1516;
	cvt.u64.u16	%rd1433, %rs7;
	shl.b64 	%rd1434, %rd1433, 1;
	add.s64 	%rd1435, %rd1421, %rd1434;
	ld.u16 	%rs503, [%rd1435];
	cvt.u32.u16	%r1518, %rs503;
	add.s32 	%r1519, %r1517, %r1518;
	cvt.s64.s32	%rd1436, %r1519;
	shl.b64 	%rd1437, %rd1436, 2;
	add.s64 	%rd1438, %rd13, %rd1437;
	ld.f32 	%f353, [%rd1438];
	cvt.u32.u16	%r1520, %rs1;
	cvt.u32.u16	%r1521, %rs30;
	mul.lo.s32 	%r1522, %r1520, %r1521;
	ld.u16 	%rs504, [%SP+42];
	cvt.u32.u16	%r1523, %rs504;
	mul.lo.s32 	%r1524, %r1523, 5;
	add.s32 	%r1525, %r1522, %r1524;
	cvt.u64.u16	%rd1439, %rs7;
	shl.b64 	%rd1440, %rd1439, 1;
	add.s64 	%rd1441, %rd1421, %rd1440;
	ld.u16 	%rs505, [%rd1441];
	cvt.u32.u16	%r1526, %rs505;
	add.s32 	%r1527, %r1525, %r1526;
	cvt.s64.s32	%rd1442, %r1527;
	shl.b64 	%rd1443, %rd1442, 2;
	add.s64 	%rd1444, %rd13, %rd1443;
	ld.f32 	%f354, [%rd1444];
	ld.f32 	%f355, [%SP+532];
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1418;
	.param .b32 param2;
	st.param.f32	[param2+0], %f351;
	.param .b32 param3;
	st.param.f32	[param3+0], %f352;
	.param .b32 param4;
	st.param.f32	[param4+0], %f353;
	.param .b32 param5;
	st.param.f32	[param5+0], %f354;
	.param .b32 param6;
	st.param.f32	[param6+0], %f355;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 73
tmp788:

BB46_80:
	.loc	1 351 1
	cvt.u32.u16	%r1528, %rs7;
	ld.u16 	%rs506, [%SP+16];
	cvt.u32.u16	%r1529, %rs506;
	mul.lo.s32 	%r1530, %r1529, 3;
	add.s32 	%r1531, %r1528, %r1530;
	cvt.s64.s32	%rd1445, %r1531;
	shl.b64 	%rd1446, %rd1445, 1;
	mov.u64 	%rd1447, cBoolModel;
	cvta.const.u64 	%rd1448, %rd1447;
	add.s64 	%rd1449, %rd1448, %rd1446;
	ld.u16 	%rs507, [%rd1449];
	setp.ne.s16	%p80, %rs507, 0;
	not.pred 	%p81, %p80;
	@%p81 bra 	BB46_82;
	bra.uni 	BB46_81;

BB46_81:
	add.u64 	%rd1450, %SP, 500;
	.loc	1 351 1
tmp789:
	add.s64 	%rd1451, %rd1450, 16;
	cvt.u32.u16	%r1532, %rs1;
	cvt.u32.u16	%r1533, %rs30;
	mul.lo.s32 	%r1534, %r1532, %r1533;
	ld.u16 	%rs508, [%SP+42];
	cvt.u32.u16	%r1535, %rs508;
	mul.lo.s32 	%r1536, %r1535, 6;
	add.s32 	%r1537, %r1534, %r1536;
	cvt.u64.u16	%rd1452, %rs7;
	mov.u64 	%rd1453, cSegToComp;
	cvta.const.u64 	%rd1454, %rd1453;
	shl.b64 	%rd1455, %rd1452, 1;
	add.s64 	%rd1456, %rd1454, %rd1455;
	ld.u16 	%rs509, [%rd1456];
	cvt.u32.u16	%r1538, %rs509;
	add.s32 	%r1539, %r1537, %r1538;
	cvt.s64.s32	%rd1457, %r1539;
	shl.b64 	%rd1458, %rd1457, 2;
	add.s64 	%rd1459, %rd13, %rd1458;
	ld.f32 	%f356, [%rd1459];
	cvt.u32.u16	%r1540, %rs1;
	cvt.u32.u16	%r1541, %rs30;
	mul.lo.s32 	%r1542, %r1540, %r1541;
	ld.u16 	%rs510, [%SP+42];
	cvt.u32.u16	%r1543, %rs510;
	mul.lo.s32 	%r1544, %r1543, 7;
	add.s32 	%r1545, %r1542, %r1544;
	cvt.u64.u16	%rd1460, %rs7;
	shl.b64 	%rd1461, %rd1460, 1;
	add.s64 	%rd1462, %rd1454, %rd1461;
	ld.u16 	%rs511, [%rd1462];
	cvt.u32.u16	%r1546, %rs511;
	add.s32 	%r1547, %r1545, %r1546;
	cvt.s64.s32	%rd1463, %r1547;
	shl.b64 	%rd1464, %rd1463, 2;
	add.s64 	%rd1465, %rd13, %rd1464;
	ld.f32 	%f357, [%rd1465];
	cvt.u32.u16	%r1548, %rs1;
	cvt.u32.u16	%r1549, %rs30;
	mul.lo.s32 	%r1550, %r1548, %r1549;
	ld.u16 	%rs512, [%SP+42];
	cvt.u32.u16	%r1551, %rs512;
	mul.lo.s32 	%r1552, %r1551, 8;
	add.s32 	%r1553, %r1550, %r1552;
	cvt.u64.u16	%rd1466, %rs7;
	shl.b64 	%rd1467, %rd1466, 1;
	add.s64 	%rd1468, %rd1454, %rd1467;
	ld.u16 	%rs513, [%rd1468];
	cvt.u32.u16	%r1554, %rs513;
	add.s32 	%r1555, %r1553, %r1554;
	cvt.s64.s32	%rd1469, %r1555;
	shl.b64 	%rd1470, %rd1469, 2;
	add.s64 	%rd1471, %rd13, %rd1470;
	ld.f32 	%f358, [%rd1471];
	cvt.u32.u16	%r1556, %rs1;
	cvt.u32.u16	%r1557, %rs30;
	mul.lo.s32 	%r1558, %r1556, %r1557;
	ld.u16 	%rs514, [%SP+42];
	cvt.u32.u16	%r1559, %rs514;
	mul.lo.s32 	%r1560, %r1559, 9;
	add.s32 	%r1561, %r1558, %r1560;
	cvt.u64.u16	%rd1472, %rs7;
	shl.b64 	%rd1473, %rd1472, 1;
	add.s64 	%rd1474, %rd1454, %rd1473;
	ld.u16 	%rs515, [%rd1474];
	cvt.u32.u16	%r1562, %rs515;
	add.s32 	%r1563, %r1561, %r1562;
	cvt.s64.s32	%rd1475, %r1563;
	shl.b64 	%rd1476, %rd1475, 2;
	add.s64 	%rd1477, %rd13, %rd1476;
	ld.f32 	%f359, [%rd1477];
	cvt.u32.u16	%r1564, %rs1;
	cvt.u32.u16	%r1565, %rs30;
	mul.lo.s32 	%r1566, %r1564, %r1565;
	ld.u16 	%rs516, [%SP+42];
	cvt.u32.u16	%r1567, %rs516;
	mul.lo.s32 	%r1568, %r1567, 10;
	add.s32 	%r1569, %r1566, %r1568;
	cvt.u64.u16	%rd1478, %rs7;
	shl.b64 	%rd1479, %rd1478, 1;
	add.s64 	%rd1480, %rd1454, %rd1479;
	ld.u16 	%rs517, [%rd1480];
	cvt.u32.u16	%r1570, %rs517;
	add.s32 	%r1571, %r1569, %r1570;
	cvt.s64.s32	%rd1481, %r1571;
	shl.b64 	%rd1482, %rd1481, 2;
	add.s64 	%rd1483, %rd13, %rd1482;
	ld.f32 	%f360, [%rd1483];
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1451;
	.param .b32 param2;
	st.param.f32	[param2+0], %f356;
	.param .b32 param3;
	st.param.f32	[param3+0], %f357;
	.param .b32 param4;
	st.param.f32	[param4+0], %f358;
	.param .b32 param5;
	st.param.f32	[param5+0], %f359;
	.param .b32 param6;
	st.param.f32	[param6+0], %f360;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 74
tmp790:

BB46_82:
	.loc	1 351 1
	cvt.u32.u16	%r1572, %rs7;
	ld.u16 	%rs518, [%SP+16];
	cvt.u32.u16	%r1573, %rs518;
	mul.lo.s32 	%r1574, %r1573, 4;
	add.s32 	%r1575, %r1572, %r1574;
	cvt.s64.s32	%rd1484, %r1575;
	shl.b64 	%rd1485, %rd1484, 1;
	mov.u64 	%rd1486, cBoolModel;
	cvta.const.u64 	%rd1487, %rd1486;
	add.s64 	%rd1488, %rd1487, %rd1485;
	ld.u16 	%rs519, [%rd1488];
	setp.ne.s16	%p82, %rs519, 0;
	not.pred 	%p83, %p82;
	@%p83 bra 	BB46_84;
	bra.uni 	BB46_83;

BB46_83:
	add.u64 	%rd1489, %SP, 500;
	.loc	1 351 1
tmp791:
	add.s64 	%rd1490, %rd1489, 20;
	cvt.u32.u16	%r1576, %rs1;
	cvt.u32.u16	%r1577, %rs30;
	mul.lo.s32 	%r1578, %r1576, %r1577;
	ld.u16 	%rs520, [%SP+42];
	cvt.u32.u16	%r1579, %rs520;
	mul.lo.s32 	%r1580, %r1579, 11;
	add.s32 	%r1581, %r1578, %r1580;
	cvt.u64.u16	%rd1491, %rs7;
	mov.u64 	%rd1492, cSegToComp;
	cvta.const.u64 	%rd1493, %rd1492;
	shl.b64 	%rd1494, %rd1491, 1;
	add.s64 	%rd1495, %rd1493, %rd1494;
	ld.u16 	%rs521, [%rd1495];
	cvt.u32.u16	%r1582, %rs521;
	add.s32 	%r1583, %r1581, %r1582;
	cvt.s64.s32	%rd1496, %r1583;
	shl.b64 	%rd1497, %rd1496, 2;
	add.s64 	%rd1498, %rd13, %rd1497;
	ld.f32 	%f361, [%rd1498];
	cvt.u32.u16	%r1584, %rs1;
	cvt.u32.u16	%r1585, %rs30;
	mul.lo.s32 	%r1586, %r1584, %r1585;
	ld.u16 	%rs522, [%SP+42];
	cvt.u32.u16	%r1587, %rs522;
	mul.lo.s32 	%r1588, %r1587, 12;
	add.s32 	%r1589, %r1586, %r1588;
	cvt.u64.u16	%rd1499, %rs7;
	shl.b64 	%rd1500, %rd1499, 1;
	add.s64 	%rd1501, %rd1493, %rd1500;
	ld.u16 	%rs523, [%rd1501];
	cvt.u32.u16	%r1590, %rs523;
	add.s32 	%r1591, %r1589, %r1590;
	cvt.s64.s32	%rd1502, %r1591;
	shl.b64 	%rd1503, %rd1502, 2;
	add.s64 	%rd1504, %rd13, %rd1503;
	ld.f32 	%f362, [%rd1504];
	cvt.u32.u16	%r1592, %rs1;
	cvt.u32.u16	%r1593, %rs30;
	mul.lo.s32 	%r1594, %r1592, %r1593;
	ld.u16 	%rs524, [%SP+42];
	cvt.u32.u16	%r1595, %rs524;
	mul.lo.s32 	%r1596, %r1595, 13;
	add.s32 	%r1597, %r1594, %r1596;
	cvt.u64.u16	%rd1505, %rs7;
	shl.b64 	%rd1506, %rd1505, 1;
	add.s64 	%rd1507, %rd1493, %rd1506;
	ld.u16 	%rs525, [%rd1507];
	cvt.u32.u16	%r1598, %rs525;
	add.s32 	%r1599, %r1597, %r1598;
	cvt.s64.s32	%rd1508, %r1599;
	shl.b64 	%rd1509, %rd1508, 2;
	add.s64 	%rd1510, %rd13, %rd1509;
	ld.f32 	%f363, [%rd1510];
	cvt.u32.u16	%r1600, %rs1;
	cvt.u32.u16	%r1601, %rs30;
	mul.lo.s32 	%r1602, %r1600, %r1601;
	ld.u16 	%rs526, [%SP+42];
	cvt.u32.u16	%r1603, %rs526;
	mul.lo.s32 	%r1604, %r1603, 14;
	add.s32 	%r1605, %r1602, %r1604;
	cvt.u64.u16	%rd1511, %rs7;
	shl.b64 	%rd1512, %rd1511, 1;
	add.s64 	%rd1513, %rd1493, %rd1512;
	ld.u16 	%rs527, [%rd1513];
	cvt.u32.u16	%r1606, %rs527;
	add.s32 	%r1607, %r1605, %r1606;
	cvt.s64.s32	%rd1514, %r1607;
	shl.b64 	%rd1515, %rd1514, 2;
	add.s64 	%rd1516, %rd13, %rd1515;
	ld.f32 	%f364, [%rd1516];
	cvt.u32.u16	%r1608, %rs1;
	cvt.u32.u16	%r1609, %rs30;
	mul.lo.s32 	%r1610, %r1608, %r1609;
	ld.u16 	%rs528, [%SP+42];
	cvt.u32.u16	%r1611, %rs528;
	mul.lo.s32 	%r1612, %r1611, 15;
	add.s32 	%r1613, %r1610, %r1612;
	cvt.u64.u16	%rd1517, %rs7;
	shl.b64 	%rd1518, %rd1517, 1;
	add.s64 	%rd1519, %rd1493, %rd1518;
	ld.u16 	%rs529, [%rd1519];
	cvt.u32.u16	%r1614, %rs529;
	add.s32 	%r1615, %r1613, %r1614;
	cvt.s64.s32	%rd1520, %r1615;
	shl.b64 	%rd1521, %rd1520, 2;
	add.s64 	%rd1522, %rd13, %rd1521;
	ld.f32 	%f365, [%rd1522];
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1490;
	.param .b32 param2;
	st.param.f32	[param2+0], %f361;
	.param .b32 param3;
	st.param.f32	[param3+0], %f362;
	.param .b32 param4;
	st.param.f32	[param4+0], %f363;
	.param .b32 param5;
	st.param.f32	[param5+0], %f364;
	.param .b32 param6;
	st.param.f32	[param6+0], %f365;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 75
tmp792:

BB46_84:
	.loc	1 351 1
	cvt.u32.u16	%r1616, %rs7;
	ld.u16 	%rs530, [%SP+16];
	cvt.u32.u16	%r1617, %rs530;
	mul.lo.s32 	%r1618, %r1617, 5;
	add.s32 	%r1619, %r1616, %r1618;
	cvt.s64.s32	%rd1523, %r1619;
	shl.b64 	%rd1524, %rd1523, 1;
	mov.u64 	%rd1525, cBoolModel;
	cvta.const.u64 	%rd1526, %rd1525;
	add.s64 	%rd1527, %rd1526, %rd1524;
	ld.u16 	%rs531, [%rd1527];
	setp.ne.s16	%p84, %rs531, 0;
	not.pred 	%p85, %p84;
	@%p85 bra 	BB46_86;
	bra.uni 	BB46_85;

BB46_85:
	add.u64 	%rd1528, %SP, 500;
	.loc	1 351 1
tmp793:
	add.s64 	%rd1529, %rd1528, 24;
	add.s64 	%rd1530, %rd1528, 28;
	cvt.u32.u16	%r1620, %rs1;
	cvt.u32.u16	%r1621, %rs30;
	mul.lo.s32 	%r1622, %r1620, %r1621;
	ld.u16 	%rs532, [%SP+42];
	cvt.u32.u16	%r1623, %rs532;
	mul.lo.s32 	%r1624, %r1623, 16;
	add.s32 	%r1625, %r1622, %r1624;
	cvt.u64.u16	%rd1531, %rs7;
	mov.u64 	%rd1532, cSegToComp;
	cvta.const.u64 	%rd1533, %rd1532;
	shl.b64 	%rd1534, %rd1531, 1;
	add.s64 	%rd1535, %rd1533, %rd1534;
	ld.u16 	%rs533, [%rd1535];
	cvt.u32.u16	%r1626, %rs533;
	add.s32 	%r1627, %r1625, %r1626;
	cvt.s64.s32	%rd1536, %r1627;
	shl.b64 	%rd1537, %rd1536, 2;
	add.s64 	%rd1538, %rd13, %rd1537;
	ld.f32 	%f366, [%rd1538];
	cvt.u32.u16	%r1628, %rs1;
	cvt.u32.u16	%r1629, %rs30;
	mul.lo.s32 	%r1630, %r1628, %r1629;
	ld.u16 	%rs534, [%SP+42];
	cvt.u32.u16	%r1631, %rs534;
	mul.lo.s32 	%r1632, %r1631, 17;
	add.s32 	%r1633, %r1630, %r1632;
	cvt.u64.u16	%rd1539, %rs7;
	shl.b64 	%rd1540, %rd1539, 1;
	add.s64 	%rd1541, %rd1533, %rd1540;
	ld.u16 	%rs535, [%rd1541];
	cvt.u32.u16	%r1634, %rs535;
	add.s32 	%r1635, %r1633, %r1634;
	cvt.s64.s32	%rd1542, %r1635;
	shl.b64 	%rd1543, %rd1542, 2;
	add.s64 	%rd1544, %rd13, %rd1543;
	ld.f32 	%f367, [%rd1544];
	cvt.u32.u16	%r1636, %rs1;
	cvt.u32.u16	%r1637, %rs30;
	mul.lo.s32 	%r1638, %r1636, %r1637;
	ld.u16 	%rs536, [%SP+42];
	cvt.u32.u16	%r1639, %rs536;
	mul.lo.s32 	%r1640, %r1639, 18;
	add.s32 	%r1641, %r1638, %r1640;
	cvt.u64.u16	%rd1545, %rs7;
	shl.b64 	%rd1546, %rd1545, 1;
	add.s64 	%rd1547, %rd1533, %rd1546;
	ld.u16 	%rs537, [%rd1547];
	cvt.u32.u16	%r1642, %rs537;
	add.s32 	%r1643, %r1641, %r1642;
	cvt.s64.s32	%rd1548, %r1643;
	shl.b64 	%rd1549, %rd1548, 2;
	add.s64 	%rd1550, %rd13, %rd1549;
	ld.f32 	%f368, [%rd1550];
	cvt.u32.u16	%r1644, %rs1;
	cvt.u32.u16	%r1645, %rs30;
	mul.lo.s32 	%r1646, %r1644, %r1645;
	ld.u16 	%rs538, [%SP+42];
	cvt.u32.u16	%r1647, %rs538;
	mul.lo.s32 	%r1648, %r1647, 19;
	add.s32 	%r1649, %r1646, %r1648;
	cvt.u64.u16	%rd1551, %rs7;
	shl.b64 	%rd1552, %rd1551, 1;
	add.s64 	%rd1553, %rd1533, %rd1552;
	ld.u16 	%rs539, [%rd1553];
	cvt.u32.u16	%r1650, %rs539;
	add.s32 	%r1651, %r1649, %r1650;
	cvt.s64.s32	%rd1554, %r1651;
	shl.b64 	%rd1555, %rd1554, 2;
	add.s64 	%rd1556, %rd13, %rd1555;
	ld.f32 	%f369, [%rd1556];
	cvt.u32.u16	%r1652, %rs1;
	cvt.u32.u16	%r1653, %rs30;
	mul.lo.s32 	%r1654, %r1652, %r1653;
	ld.u16 	%rs540, [%SP+42];
	cvt.u32.u16	%r1655, %rs540;
	mul.lo.s32 	%r1656, %r1655, 20;
	add.s32 	%r1657, %r1654, %r1656;
	cvt.u64.u16	%rd1557, %rs7;
	shl.b64 	%rd1558, %rd1557, 1;
	add.s64 	%rd1559, %rd1533, %rd1558;
	ld.u16 	%rs541, [%rd1559];
	cvt.u32.u16	%r1658, %rs541;
	add.s32 	%r1659, %r1657, %r1658;
	cvt.s64.s32	%rd1560, %r1659;
	shl.b64 	%rd1561, %rd1560, 2;
	add.s64 	%rd1562, %rd13, %rd1561;
	ld.f32 	%f370, [%rd1562];
	cvt.u32.u16	%r1660, %rs1;
	cvt.u32.u16	%r1661, %rs30;
	mul.lo.s32 	%r1662, %r1660, %r1661;
	ld.u16 	%rs542, [%SP+42];
	cvt.u32.u16	%r1663, %rs542;
	mul.lo.s32 	%r1664, %r1663, 21;
	add.s32 	%r1665, %r1662, %r1664;
	cvt.u64.u16	%rd1563, %rs7;
	shl.b64 	%rd1564, %rd1563, 1;
	add.s64 	%rd1565, %rd1533, %rd1564;
	ld.u16 	%rs543, [%rd1565];
	cvt.u32.u16	%r1666, %rs543;
	add.s32 	%r1667, %r1665, %r1666;
	cvt.s64.s32	%rd1566, %r1667;
	shl.b64 	%rd1567, %rd1566, 2;
	add.s64 	%rd1568, %rd13, %rd1567;
	ld.f32 	%f371, [%rd1568];
	cvt.u32.u16	%r1668, %rs1;
	cvt.u32.u16	%r1669, %rs30;
	mul.lo.s32 	%r1670, %r1668, %r1669;
	ld.u16 	%rs544, [%SP+42];
	cvt.u32.u16	%r1671, %rs544;
	mul.lo.s32 	%r1672, %r1671, 22;
	add.s32 	%r1673, %r1670, %r1672;
	cvt.u64.u16	%rd1569, %rs7;
	shl.b64 	%rd1570, %rd1569, 1;
	add.s64 	%rd1571, %rd1533, %rd1570;
	ld.u16 	%rs545, [%rd1571];
	cvt.u32.u16	%r1674, %rs545;
	add.s32 	%r1675, %r1673, %r1674;
	cvt.s64.s32	%rd1572, %r1675;
	shl.b64 	%rd1573, %rd1572, 2;
	add.s64 	%rd1574, %rd13, %rd1573;
	ld.f32 	%f372, [%rd1574];
	cvt.u32.u16	%r1676, %rs1;
	cvt.u32.u16	%r1677, %rs30;
	mul.lo.s32 	%r1678, %r1676, %r1677;
	ld.u16 	%rs546, [%SP+42];
	cvt.u32.u16	%r1679, %rs546;
	mul.lo.s32 	%r1680, %r1679, 23;
	add.s32 	%r1681, %r1678, %r1680;
	cvt.u64.u16	%rd1575, %rs7;
	shl.b64 	%rd1576, %rd1575, 1;
	add.s64 	%rd1577, %rd1533, %rd1576;
	ld.u16 	%rs547, [%rd1577];
	cvt.u32.u16	%r1682, %rs547;
	add.s32 	%r1683, %r1681, %r1682;
	cvt.s64.s32	%rd1578, %r1683;
	shl.b64 	%rd1579, %rd1578, 2;
	add.s64 	%rd1580, %rd13, %rd1579;
	ld.f32 	%f373, [%rd1580];
	cvt.u32.u16	%r1684, %rs1;
	cvt.u32.u16	%r1685, %rs30;
	mul.lo.s32 	%r1686, %r1684, %r1685;
	ld.u16 	%rs548, [%SP+42];
	cvt.u32.u16	%r1687, %rs548;
	mul.lo.s32 	%r1688, %r1687, 24;
	add.s32 	%r1689, %r1686, %r1688;
	cvt.u64.u16	%rd1581, %rs7;
	shl.b64 	%rd1582, %rd1581, 1;
	add.s64 	%rd1583, %rd1533, %rd1582;
	ld.u16 	%rs549, [%rd1583];
	cvt.u32.u16	%r1690, %rs549;
	add.s32 	%r1691, %r1689, %r1690;
	cvt.s64.s32	%rd1584, %r1691;
	shl.b64 	%rd1585, %rd1584, 2;
	add.s64 	%rd1586, %rd13, %rd1585;
	ld.f32 	%f374, [%rd1586];
	cvt.u32.u16	%r1692, %rs1;
	cvt.u32.u16	%r1693, %rs30;
	mul.lo.s32 	%r1694, %r1692, %r1693;
	ld.u16 	%rs550, [%SP+42];
	cvt.u32.u16	%r1695, %rs550;
	mul.lo.s32 	%r1696, %r1695, 25;
	add.s32 	%r1697, %r1694, %r1696;
	cvt.u64.u16	%rd1587, %rs7;
	shl.b64 	%rd1588, %rd1587, 1;
	add.s64 	%rd1589, %rd1533, %rd1588;
	ld.u16 	%rs551, [%rd1589];
	cvt.u32.u16	%r1698, %rs551;
	add.s32 	%r1699, %r1697, %r1698;
	cvt.s64.s32	%rd1590, %r1699;
	shl.b64 	%rd1591, %rd1590, 2;
	add.s64 	%rd1592, %rd13, %rd1591;
	ld.f32 	%f375, [%rd1592];
	cvt.u32.u16	%r1700, %rs1;
	cvt.u32.u16	%r1701, %rs30;
	mul.lo.s32 	%r1702, %r1700, %r1701;
	ld.u16 	%rs552, [%SP+42];
	cvt.u32.u16	%r1703, %rs552;
	mul.lo.s32 	%r1704, %r1703, 26;
	add.s32 	%r1705, %r1702, %r1704;
	cvt.u64.u16	%rd1593, %rs7;
	shl.b64 	%rd1594, %rd1593, 1;
	add.s64 	%rd1595, %rd1533, %rd1594;
	ld.u16 	%rs553, [%rd1595];
	cvt.u32.u16	%r1706, %rs553;
	add.s32 	%r1707, %r1705, %r1706;
	cvt.s64.s32	%rd1596, %r1707;
	shl.b64 	%rd1597, %rd1596, 2;
	add.s64 	%rd1598, %rd13, %rd1597;
	ld.f32 	%f376, [%rd1598];
	cvt.u32.u16	%r1708, %rs1;
	cvt.u32.u16	%r1709, %rs30;
	mul.lo.s32 	%r1710, %r1708, %r1709;
	ld.u16 	%rs554, [%SP+42];
	cvt.u32.u16	%r1711, %rs554;
	mul.lo.s32 	%r1712, %r1711, 27;
	add.s32 	%r1713, %r1710, %r1712;
	cvt.u64.u16	%rd1599, %rs7;
	shl.b64 	%rd1600, %rd1599, 1;
	add.s64 	%rd1601, %rd1533, %rd1600;
	ld.u16 	%rs555, [%rd1601];
	cvt.u32.u16	%r1714, %rs555;
	add.s32 	%r1715, %r1713, %r1714;
	cvt.s64.s32	%rd1602, %r1715;
	shl.b64 	%rd1603, %rd1602, 2;
	add.s64 	%rd1604, %rd13, %rd1603;
	ld.f32 	%f377, [%rd1604];
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1529;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1530;
	.param .b32 param3;
	st.param.f32	[param3+0], %f366;
	.param .b32 param4;
	st.param.f32	[param4+0], %f367;
	.param .b32 param5;
	st.param.f32	[param5+0], %f368;
	.param .b32 param6;
	st.param.f32	[param6+0], %f369;
	.param .b32 param7;
	st.param.f32	[param7+0], %f370;
	.param .b32 param8;
	st.param.f32	[param8+0], %f371;
	.param .b32 param9;
	st.param.f32	[param9+0], %f372;
	.param .b32 param10;
	st.param.f32	[param10+0], %f373;
	.param .b32 param11;
	st.param.f32	[param11+0], %f374;
	.param .b32 param12;
	st.param.f32	[param12+0], %f375;
	.param .b32 param13;
	st.param.f32	[param13+0], %f376;
	.param .b32 param14;
	st.param.f32	[param14+0], %f377;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 76
tmp794:

BB46_86:
	.loc	1 351 1
	cvt.u32.u16	%r1716, %rs7;
	ld.u16 	%rs556, [%SP+16];
	cvt.u32.u16	%r1717, %rs556;
	mul.lo.s32 	%r1718, %r1717, 6;
	add.s32 	%r1719, %r1716, %r1718;
	cvt.s64.s32	%rd1605, %r1719;
	shl.b64 	%rd1606, %rd1605, 1;
	mov.u64 	%rd1607, cBoolModel;
	cvta.const.u64 	%rd1608, %rd1607;
	add.s64 	%rd1609, %rd1608, %rd1606;
	ld.u16 	%rs557, [%rd1609];
	setp.ne.s16	%p86, %rs557, 0;
	not.pred 	%p87, %p86;
	@%p87 bra 	BB46_88;
	bra.uni 	BB46_87;

BB46_87:
	.loc	1 351 1
tmp795:
	cvt.u32.u16	%r1720, %rs1;
	cvt.u32.u16	%r1721, %rs30;
	mul.lo.s32 	%r1722, %r1720, %r1721;
	ld.u16 	%rs558, [%SP+42];
	cvt.u32.u16	%r1723, %rs558;
	mul.lo.s32 	%r1724, %r1723, 28;
	add.s32 	%r1725, %r1722, %r1724;
	cvt.u64.u16	%rd1610, %rs7;
	mov.u64 	%rd1611, cSegToComp;
	cvta.const.u64 	%rd1612, %rd1611;
	shl.b64 	%rd1613, %rd1610, 1;
	add.s64 	%rd1614, %rd1612, %rd1613;
	ld.u16 	%rs559, [%rd1614];
	cvt.u32.u16	%r1726, %rs559;
	add.s32 	%r1727, %r1725, %r1726;
	cvt.s64.s32	%rd1615, %r1727;
	shl.b64 	%rd1616, %rd1615, 2;
	add.s64 	%rd1617, %rd13, %rd1616;
	ld.f32 	%f378, [%rd1617];
	cvt.u32.u16	%r1728, %rs1;
	cvt.u32.u16	%r1729, %rs30;
	mul.lo.s32 	%r1730, %r1728, %r1729;
	ld.u16 	%rs560, [%SP+42];
	cvt.u32.u16	%r1731, %rs560;
	mul.lo.s32 	%r1732, %r1731, 29;
	add.s32 	%r1733, %r1730, %r1732;
	cvt.u64.u16	%rd1618, %rs7;
	shl.b64 	%rd1619, %rd1618, 1;
	add.s64 	%rd1620, %rd1612, %rd1619;
	ld.u16 	%rs561, [%rd1620];
	cvt.u32.u16	%r1734, %rs561;
	add.s32 	%r1735, %r1733, %r1734;
	cvt.s64.s32	%rd1621, %r1735;
	shl.b64 	%rd1622, %rd1621, 2;
	add.s64 	%rd1623, %rd13, %rd1622;
	ld.f32 	%f379, [%rd1623];
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2202;
	.param .b32 param1;
	st.param.f32	[param1+0], %f378;
	.param .b32 param2;
	st.param.f32	[param2+0], %f379;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 77
tmp796:

BB46_88:
	.loc	1 351 1
	cvt.u32.u16	%r1736, %rs8;
	ld.u16 	%rs562, [%SP+16];
	cvt.u32.u16	%r1737, %rs562;
	mul.lo.s32 	%r1738, %r1737, 0;
	add.s32 	%r1739, %r1736, %r1738;
	cvt.s64.s32	%rd1624, %r1739;
	shl.b64 	%rd1625, %rd1624, 1;
	mov.u64 	%rd1626, cBoolModel;
	cvta.const.u64 	%rd1627, %rd1626;
	add.s64 	%rd1628, %rd1627, %rd1625;
	ld.u16 	%rs563, [%rd1628];
	setp.ne.s16	%p88, %rs563, 0;
	not.pred 	%p89, %p88;
	@%p89 bra 	BB46_90;
	bra.uni 	BB46_89;

BB46_89:
	add.u64 	%rd1629, %SP, 540;
	.loc	1 351 1
tmp797:
	add.s64 	%rd1630, %rd1629, 4;
	cvt.u32.u16	%r1740, %rs1;
	cvt.u32.u16	%r1741, %rs30;
	mul.lo.s32 	%r1742, %r1740, %r1741;
	ld.u16 	%rs564, [%SP+42];
	cvt.u32.u16	%r1743, %rs564;
	mul.lo.s32 	%r1744, %r1743, 0;
	add.s32 	%r1745, %r1742, %r1744;
	cvt.u64.u16	%rd1631, %rs8;
	mov.u64 	%rd1632, cSegToComp;
	cvta.const.u64 	%rd1633, %rd1632;
	shl.b64 	%rd1634, %rd1631, 1;
	add.s64 	%rd1635, %rd1633, %rd1634;
	ld.u16 	%rs565, [%rd1635];
	cvt.u32.u16	%r1746, %rs565;
	add.s32 	%r1747, %r1745, %r1746;
	cvt.s64.s32	%rd1636, %r1747;
	shl.b64 	%rd1637, %rd1636, 2;
	add.s64 	%rd1638, %rd13, %rd1637;
	ld.f32 	%f380, [%rd1638];
	cvt.u32.u16	%r1748, %rs1;
	cvt.u32.u16	%r1749, %rs30;
	mul.lo.s32 	%r1750, %r1748, %r1749;
	ld.u16 	%rs566, [%SP+42];
	cvt.u32.u16	%r1751, %rs566;
	mul.lo.s32 	%r1752, %r1751, 1;
	add.s32 	%r1753, %r1750, %r1752;
	cvt.u64.u16	%rd1639, %rs8;
	shl.b64 	%rd1640, %rd1639, 1;
	add.s64 	%rd1641, %rd1633, %rd1640;
	ld.u16 	%rs567, [%rd1641];
	cvt.u32.u16	%r1754, %rs567;
	add.s32 	%r1755, %r1753, %r1754;
	cvt.s64.s32	%rd1642, %r1755;
	shl.b64 	%rd1643, %rd1642, 2;
	add.s64 	%rd1644, %rd13, %rd1643;
	ld.f32 	%f381, [%rd1644];
	ld.f32 	%f382, [%SP+572];
	add.s64 	%rd1645, %rd1629, 36;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1629;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1630;
	.param .b32 param3;
	st.param.f32	[param3+0], %f380;
	.param .b32 param4;
	st.param.f32	[param4+0], %f381;
	.param .b32 param5;
	st.param.f32	[param5+0], %f382;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1645;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 78
tmp798:

BB46_90:
	.loc	1 351 1
	cvt.u32.u16	%r1756, %rs8;
	ld.u16 	%rs568, [%SP+16];
	cvt.u32.u16	%r1757, %rs568;
	mul.lo.s32 	%r1758, %r1757, 1;
	add.s32 	%r1759, %r1756, %r1758;
	cvt.s64.s32	%rd1646, %r1759;
	shl.b64 	%rd1647, %rd1646, 1;
	mov.u64 	%rd1648, cBoolModel;
	cvta.const.u64 	%rd1649, %rd1648;
	add.s64 	%rd1650, %rd1649, %rd1647;
	ld.u16 	%rs569, [%rd1650];
	setp.ne.s16	%p90, %rs569, 0;
	not.pred 	%p91, %p90;
	@%p91 bra 	BB46_92;
	bra.uni 	BB46_91;

BB46_91:
	add.u64 	%rd1651, %SP, 540;
	.loc	1 351 1
tmp799:
	add.s64 	%rd1652, %rd1651, 8;
	ld.f32 	%f383, [%SP+576];
	add.s64 	%rd1653, %rd1651, 32;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1652;
	.param .b32 param2;
	st.param.f32	[param2+0], %f383;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1653;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 79
tmp800:

BB46_92:
	.loc	1 351 1
	cvt.u32.u16	%r1760, %rs8;
	ld.u16 	%rs570, [%SP+16];
	cvt.u32.u16	%r1761, %rs570;
	mul.lo.s32 	%r1762, %r1761, 2;
	add.s32 	%r1763, %r1760, %r1762;
	cvt.s64.s32	%rd1654, %r1763;
	shl.b64 	%rd1655, %rd1654, 1;
	mov.u64 	%rd1656, cBoolModel;
	cvta.const.u64 	%rd1657, %rd1656;
	add.s64 	%rd1658, %rd1657, %rd1655;
	ld.u16 	%rs571, [%rd1658];
	setp.ne.s16	%p92, %rs571, 0;
	not.pred 	%p93, %p92;
	@%p93 bra 	BB46_94;
	bra.uni 	BB46_93;

BB46_93:
	add.u64 	%rd1659, %SP, 540;
	.loc	1 351 1
tmp801:
	add.s64 	%rd1660, %rd1659, 12;
	cvt.u32.u16	%r1764, %rs1;
	cvt.u32.u16	%r1765, %rs30;
	mul.lo.s32 	%r1766, %r1764, %r1765;
	ld.u16 	%rs572, [%SP+42];
	cvt.u32.u16	%r1767, %rs572;
	mul.lo.s32 	%r1768, %r1767, 2;
	add.s32 	%r1769, %r1766, %r1768;
	cvt.u64.u16	%rd1661, %rs8;
	mov.u64 	%rd1662, cSegToComp;
	cvta.const.u64 	%rd1663, %rd1662;
	shl.b64 	%rd1664, %rd1661, 1;
	add.s64 	%rd1665, %rd1663, %rd1664;
	ld.u16 	%rs573, [%rd1665];
	cvt.u32.u16	%r1770, %rs573;
	add.s32 	%r1771, %r1769, %r1770;
	cvt.s64.s32	%rd1666, %r1771;
	shl.b64 	%rd1667, %rd1666, 2;
	add.s64 	%rd1668, %rd13, %rd1667;
	ld.f32 	%f384, [%rd1668];
	cvt.u32.u16	%r1772, %rs1;
	cvt.u32.u16	%r1773, %rs30;
	mul.lo.s32 	%r1774, %r1772, %r1773;
	ld.u16 	%rs574, [%SP+42];
	cvt.u32.u16	%r1775, %rs574;
	mul.lo.s32 	%r1776, %r1775, 3;
	add.s32 	%r1777, %r1774, %r1776;
	cvt.u64.u16	%rd1669, %rs8;
	shl.b64 	%rd1670, %rd1669, 1;
	add.s64 	%rd1671, %rd1663, %rd1670;
	ld.u16 	%rs575, [%rd1671];
	cvt.u32.u16	%r1778, %rs575;
	add.s32 	%r1779, %r1777, %r1778;
	cvt.s64.s32	%rd1672, %r1779;
	shl.b64 	%rd1673, %rd1672, 2;
	add.s64 	%rd1674, %rd13, %rd1673;
	ld.f32 	%f385, [%rd1674];
	cvt.u32.u16	%r1780, %rs1;
	cvt.u32.u16	%r1781, %rs30;
	mul.lo.s32 	%r1782, %r1780, %r1781;
	ld.u16 	%rs576, [%SP+42];
	cvt.u32.u16	%r1783, %rs576;
	mul.lo.s32 	%r1784, %r1783, 4;
	add.s32 	%r1785, %r1782, %r1784;
	cvt.u64.u16	%rd1675, %rs8;
	shl.b64 	%rd1676, %rd1675, 1;
	add.s64 	%rd1677, %rd1663, %rd1676;
	ld.u16 	%rs577, [%rd1677];
	cvt.u32.u16	%r1786, %rs577;
	add.s32 	%r1787, %r1785, %r1786;
	cvt.s64.s32	%rd1678, %r1787;
	shl.b64 	%rd1679, %rd1678, 2;
	add.s64 	%rd1680, %rd13, %rd1679;
	ld.f32 	%f386, [%rd1680];
	cvt.u32.u16	%r1788, %rs1;
	cvt.u32.u16	%r1789, %rs30;
	mul.lo.s32 	%r1790, %r1788, %r1789;
	ld.u16 	%rs578, [%SP+42];
	cvt.u32.u16	%r1791, %rs578;
	mul.lo.s32 	%r1792, %r1791, 5;
	add.s32 	%r1793, %r1790, %r1792;
	cvt.u64.u16	%rd1681, %rs8;
	shl.b64 	%rd1682, %rd1681, 1;
	add.s64 	%rd1683, %rd1663, %rd1682;
	ld.u16 	%rs579, [%rd1683];
	cvt.u32.u16	%r1794, %rs579;
	add.s32 	%r1795, %r1793, %r1794;
	cvt.s64.s32	%rd1684, %r1795;
	shl.b64 	%rd1685, %rd1684, 2;
	add.s64 	%rd1686, %rd13, %rd1685;
	ld.f32 	%f387, [%rd1686];
	ld.f32 	%f388, [%SP+572];
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1660;
	.param .b32 param2;
	st.param.f32	[param2+0], %f384;
	.param .b32 param3;
	st.param.f32	[param3+0], %f385;
	.param .b32 param4;
	st.param.f32	[param4+0], %f386;
	.param .b32 param5;
	st.param.f32	[param5+0], %f387;
	.param .b32 param6;
	st.param.f32	[param6+0], %f388;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 80
tmp802:

BB46_94:
	.loc	1 351 1
	cvt.u32.u16	%r1796, %rs8;
	ld.u16 	%rs580, [%SP+16];
	cvt.u32.u16	%r1797, %rs580;
	mul.lo.s32 	%r1798, %r1797, 3;
	add.s32 	%r1799, %r1796, %r1798;
	cvt.s64.s32	%rd1687, %r1799;
	shl.b64 	%rd1688, %rd1687, 1;
	mov.u64 	%rd1689, cBoolModel;
	cvta.const.u64 	%rd1690, %rd1689;
	add.s64 	%rd1691, %rd1690, %rd1688;
	ld.u16 	%rs581, [%rd1691];
	setp.ne.s16	%p94, %rs581, 0;
	not.pred 	%p95, %p94;
	@%p95 bra 	BB46_96;
	bra.uni 	BB46_95;

BB46_95:
	add.u64 	%rd1692, %SP, 540;
	.loc	1 351 1
tmp803:
	add.s64 	%rd1693, %rd1692, 16;
	cvt.u32.u16	%r1800, %rs1;
	cvt.u32.u16	%r1801, %rs30;
	mul.lo.s32 	%r1802, %r1800, %r1801;
	ld.u16 	%rs582, [%SP+42];
	cvt.u32.u16	%r1803, %rs582;
	mul.lo.s32 	%r1804, %r1803, 6;
	add.s32 	%r1805, %r1802, %r1804;
	cvt.u64.u16	%rd1694, %rs8;
	mov.u64 	%rd1695, cSegToComp;
	cvta.const.u64 	%rd1696, %rd1695;
	shl.b64 	%rd1697, %rd1694, 1;
	add.s64 	%rd1698, %rd1696, %rd1697;
	ld.u16 	%rs583, [%rd1698];
	cvt.u32.u16	%r1806, %rs583;
	add.s32 	%r1807, %r1805, %r1806;
	cvt.s64.s32	%rd1699, %r1807;
	shl.b64 	%rd1700, %rd1699, 2;
	add.s64 	%rd1701, %rd13, %rd1700;
	ld.f32 	%f389, [%rd1701];
	cvt.u32.u16	%r1808, %rs1;
	cvt.u32.u16	%r1809, %rs30;
	mul.lo.s32 	%r1810, %r1808, %r1809;
	ld.u16 	%rs584, [%SP+42];
	cvt.u32.u16	%r1811, %rs584;
	mul.lo.s32 	%r1812, %r1811, 7;
	add.s32 	%r1813, %r1810, %r1812;
	cvt.u64.u16	%rd1702, %rs8;
	shl.b64 	%rd1703, %rd1702, 1;
	add.s64 	%rd1704, %rd1696, %rd1703;
	ld.u16 	%rs585, [%rd1704];
	cvt.u32.u16	%r1814, %rs585;
	add.s32 	%r1815, %r1813, %r1814;
	cvt.s64.s32	%rd1705, %r1815;
	shl.b64 	%rd1706, %rd1705, 2;
	add.s64 	%rd1707, %rd13, %rd1706;
	ld.f32 	%f390, [%rd1707];
	cvt.u32.u16	%r1816, %rs1;
	cvt.u32.u16	%r1817, %rs30;
	mul.lo.s32 	%r1818, %r1816, %r1817;
	ld.u16 	%rs586, [%SP+42];
	cvt.u32.u16	%r1819, %rs586;
	mul.lo.s32 	%r1820, %r1819, 8;
	add.s32 	%r1821, %r1818, %r1820;
	cvt.u64.u16	%rd1708, %rs8;
	shl.b64 	%rd1709, %rd1708, 1;
	add.s64 	%rd1710, %rd1696, %rd1709;
	ld.u16 	%rs587, [%rd1710];
	cvt.u32.u16	%r1822, %rs587;
	add.s32 	%r1823, %r1821, %r1822;
	cvt.s64.s32	%rd1711, %r1823;
	shl.b64 	%rd1712, %rd1711, 2;
	add.s64 	%rd1713, %rd13, %rd1712;
	ld.f32 	%f391, [%rd1713];
	cvt.u32.u16	%r1824, %rs1;
	cvt.u32.u16	%r1825, %rs30;
	mul.lo.s32 	%r1826, %r1824, %r1825;
	ld.u16 	%rs588, [%SP+42];
	cvt.u32.u16	%r1827, %rs588;
	mul.lo.s32 	%r1828, %r1827, 9;
	add.s32 	%r1829, %r1826, %r1828;
	cvt.u64.u16	%rd1714, %rs8;
	shl.b64 	%rd1715, %rd1714, 1;
	add.s64 	%rd1716, %rd1696, %rd1715;
	ld.u16 	%rs589, [%rd1716];
	cvt.u32.u16	%r1830, %rs589;
	add.s32 	%r1831, %r1829, %r1830;
	cvt.s64.s32	%rd1717, %r1831;
	shl.b64 	%rd1718, %rd1717, 2;
	add.s64 	%rd1719, %rd13, %rd1718;
	ld.f32 	%f392, [%rd1719];
	cvt.u32.u16	%r1832, %rs1;
	cvt.u32.u16	%r1833, %rs30;
	mul.lo.s32 	%r1834, %r1832, %r1833;
	ld.u16 	%rs590, [%SP+42];
	cvt.u32.u16	%r1835, %rs590;
	mul.lo.s32 	%r1836, %r1835, 10;
	add.s32 	%r1837, %r1834, %r1836;
	cvt.u64.u16	%rd1720, %rs8;
	shl.b64 	%rd1721, %rd1720, 1;
	add.s64 	%rd1722, %rd1696, %rd1721;
	ld.u16 	%rs591, [%rd1722];
	cvt.u32.u16	%r1838, %rs591;
	add.s32 	%r1839, %r1837, %r1838;
	cvt.s64.s32	%rd1723, %r1839;
	shl.b64 	%rd1724, %rd1723, 2;
	add.s64 	%rd1725, %rd13, %rd1724;
	ld.f32 	%f393, [%rd1725];
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1693;
	.param .b32 param2;
	st.param.f32	[param2+0], %f389;
	.param .b32 param3;
	st.param.f32	[param3+0], %f390;
	.param .b32 param4;
	st.param.f32	[param4+0], %f391;
	.param .b32 param5;
	st.param.f32	[param5+0], %f392;
	.param .b32 param6;
	st.param.f32	[param6+0], %f393;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 81
tmp804:

BB46_96:
	.loc	1 351 1
	cvt.u32.u16	%r1840, %rs8;
	ld.u16 	%rs592, [%SP+16];
	cvt.u32.u16	%r1841, %rs592;
	mul.lo.s32 	%r1842, %r1841, 4;
	add.s32 	%r1843, %r1840, %r1842;
	cvt.s64.s32	%rd1726, %r1843;
	shl.b64 	%rd1727, %rd1726, 1;
	mov.u64 	%rd1728, cBoolModel;
	cvta.const.u64 	%rd1729, %rd1728;
	add.s64 	%rd1730, %rd1729, %rd1727;
	ld.u16 	%rs593, [%rd1730];
	setp.ne.s16	%p96, %rs593, 0;
	not.pred 	%p97, %p96;
	@%p97 bra 	BB46_98;
	bra.uni 	BB46_97;

BB46_97:
	add.u64 	%rd1731, %SP, 540;
	.loc	1 351 1
tmp805:
	add.s64 	%rd1732, %rd1731, 20;
	cvt.u32.u16	%r1844, %rs1;
	cvt.u32.u16	%r1845, %rs30;
	mul.lo.s32 	%r1846, %r1844, %r1845;
	ld.u16 	%rs594, [%SP+42];
	cvt.u32.u16	%r1847, %rs594;
	mul.lo.s32 	%r1848, %r1847, 11;
	add.s32 	%r1849, %r1846, %r1848;
	cvt.u64.u16	%rd1733, %rs8;
	mov.u64 	%rd1734, cSegToComp;
	cvta.const.u64 	%rd1735, %rd1734;
	shl.b64 	%rd1736, %rd1733, 1;
	add.s64 	%rd1737, %rd1735, %rd1736;
	ld.u16 	%rs595, [%rd1737];
	cvt.u32.u16	%r1850, %rs595;
	add.s32 	%r1851, %r1849, %r1850;
	cvt.s64.s32	%rd1738, %r1851;
	shl.b64 	%rd1739, %rd1738, 2;
	add.s64 	%rd1740, %rd13, %rd1739;
	ld.f32 	%f394, [%rd1740];
	cvt.u32.u16	%r1852, %rs1;
	cvt.u32.u16	%r1853, %rs30;
	mul.lo.s32 	%r1854, %r1852, %r1853;
	ld.u16 	%rs596, [%SP+42];
	cvt.u32.u16	%r1855, %rs596;
	mul.lo.s32 	%r1856, %r1855, 12;
	add.s32 	%r1857, %r1854, %r1856;
	cvt.u64.u16	%rd1741, %rs8;
	shl.b64 	%rd1742, %rd1741, 1;
	add.s64 	%rd1743, %rd1735, %rd1742;
	ld.u16 	%rs597, [%rd1743];
	cvt.u32.u16	%r1858, %rs597;
	add.s32 	%r1859, %r1857, %r1858;
	cvt.s64.s32	%rd1744, %r1859;
	shl.b64 	%rd1745, %rd1744, 2;
	add.s64 	%rd1746, %rd13, %rd1745;
	ld.f32 	%f395, [%rd1746];
	cvt.u32.u16	%r1860, %rs1;
	cvt.u32.u16	%r1861, %rs30;
	mul.lo.s32 	%r1862, %r1860, %r1861;
	ld.u16 	%rs598, [%SP+42];
	cvt.u32.u16	%r1863, %rs598;
	mul.lo.s32 	%r1864, %r1863, 13;
	add.s32 	%r1865, %r1862, %r1864;
	cvt.u64.u16	%rd1747, %rs8;
	shl.b64 	%rd1748, %rd1747, 1;
	add.s64 	%rd1749, %rd1735, %rd1748;
	ld.u16 	%rs599, [%rd1749];
	cvt.u32.u16	%r1866, %rs599;
	add.s32 	%r1867, %r1865, %r1866;
	cvt.s64.s32	%rd1750, %r1867;
	shl.b64 	%rd1751, %rd1750, 2;
	add.s64 	%rd1752, %rd13, %rd1751;
	ld.f32 	%f396, [%rd1752];
	cvt.u32.u16	%r1868, %rs1;
	cvt.u32.u16	%r1869, %rs30;
	mul.lo.s32 	%r1870, %r1868, %r1869;
	ld.u16 	%rs600, [%SP+42];
	cvt.u32.u16	%r1871, %rs600;
	mul.lo.s32 	%r1872, %r1871, 14;
	add.s32 	%r1873, %r1870, %r1872;
	cvt.u64.u16	%rd1753, %rs8;
	shl.b64 	%rd1754, %rd1753, 1;
	add.s64 	%rd1755, %rd1735, %rd1754;
	ld.u16 	%rs601, [%rd1755];
	cvt.u32.u16	%r1874, %rs601;
	add.s32 	%r1875, %r1873, %r1874;
	cvt.s64.s32	%rd1756, %r1875;
	shl.b64 	%rd1757, %rd1756, 2;
	add.s64 	%rd1758, %rd13, %rd1757;
	ld.f32 	%f397, [%rd1758];
	cvt.u32.u16	%r1876, %rs1;
	cvt.u32.u16	%r1877, %rs30;
	mul.lo.s32 	%r1878, %r1876, %r1877;
	ld.u16 	%rs602, [%SP+42];
	cvt.u32.u16	%r1879, %rs602;
	mul.lo.s32 	%r1880, %r1879, 15;
	add.s32 	%r1881, %r1878, %r1880;
	cvt.u64.u16	%rd1759, %rs8;
	shl.b64 	%rd1760, %rd1759, 1;
	add.s64 	%rd1761, %rd1735, %rd1760;
	ld.u16 	%rs603, [%rd1761];
	cvt.u32.u16	%r1882, %rs603;
	add.s32 	%r1883, %r1881, %r1882;
	cvt.s64.s32	%rd1762, %r1883;
	shl.b64 	%rd1763, %rd1762, 2;
	add.s64 	%rd1764, %rd13, %rd1763;
	ld.f32 	%f398, [%rd1764];
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1732;
	.param .b32 param2;
	st.param.f32	[param2+0], %f394;
	.param .b32 param3;
	st.param.f32	[param3+0], %f395;
	.param .b32 param4;
	st.param.f32	[param4+0], %f396;
	.param .b32 param5;
	st.param.f32	[param5+0], %f397;
	.param .b32 param6;
	st.param.f32	[param6+0], %f398;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 82
tmp806:

BB46_98:
	.loc	1 351 1
	cvt.u32.u16	%r1884, %rs8;
	ld.u16 	%rs604, [%SP+16];
	cvt.u32.u16	%r1885, %rs604;
	mul.lo.s32 	%r1886, %r1885, 5;
	add.s32 	%r1887, %r1884, %r1886;
	cvt.s64.s32	%rd1765, %r1887;
	shl.b64 	%rd1766, %rd1765, 1;
	mov.u64 	%rd1767, cBoolModel;
	cvta.const.u64 	%rd1768, %rd1767;
	add.s64 	%rd1769, %rd1768, %rd1766;
	ld.u16 	%rs605, [%rd1769];
	setp.ne.s16	%p98, %rs605, 0;
	not.pred 	%p99, %p98;
	@%p99 bra 	BB46_100;
	bra.uni 	BB46_99;

BB46_99:
	add.u64 	%rd1770, %SP, 540;
	.loc	1 351 1
tmp807:
	add.s64 	%rd1771, %rd1770, 24;
	add.s64 	%rd1772, %rd1770, 28;
	cvt.u32.u16	%r1888, %rs1;
	cvt.u32.u16	%r1889, %rs30;
	mul.lo.s32 	%r1890, %r1888, %r1889;
	ld.u16 	%rs606, [%SP+42];
	cvt.u32.u16	%r1891, %rs606;
	mul.lo.s32 	%r1892, %r1891, 16;
	add.s32 	%r1893, %r1890, %r1892;
	cvt.u64.u16	%rd1773, %rs8;
	mov.u64 	%rd1774, cSegToComp;
	cvta.const.u64 	%rd1775, %rd1774;
	shl.b64 	%rd1776, %rd1773, 1;
	add.s64 	%rd1777, %rd1775, %rd1776;
	ld.u16 	%rs607, [%rd1777];
	cvt.u32.u16	%r1894, %rs607;
	add.s32 	%r1895, %r1893, %r1894;
	cvt.s64.s32	%rd1778, %r1895;
	shl.b64 	%rd1779, %rd1778, 2;
	add.s64 	%rd1780, %rd13, %rd1779;
	ld.f32 	%f399, [%rd1780];
	cvt.u32.u16	%r1896, %rs1;
	cvt.u32.u16	%r1897, %rs30;
	mul.lo.s32 	%r1898, %r1896, %r1897;
	ld.u16 	%rs608, [%SP+42];
	cvt.u32.u16	%r1899, %rs608;
	mul.lo.s32 	%r1900, %r1899, 17;
	add.s32 	%r1901, %r1898, %r1900;
	cvt.u64.u16	%rd1781, %rs8;
	shl.b64 	%rd1782, %rd1781, 1;
	add.s64 	%rd1783, %rd1775, %rd1782;
	ld.u16 	%rs609, [%rd1783];
	cvt.u32.u16	%r1902, %rs609;
	add.s32 	%r1903, %r1901, %r1902;
	cvt.s64.s32	%rd1784, %r1903;
	shl.b64 	%rd1785, %rd1784, 2;
	add.s64 	%rd1786, %rd13, %rd1785;
	ld.f32 	%f400, [%rd1786];
	cvt.u32.u16	%r1904, %rs1;
	cvt.u32.u16	%r1905, %rs30;
	mul.lo.s32 	%r1906, %r1904, %r1905;
	ld.u16 	%rs610, [%SP+42];
	cvt.u32.u16	%r1907, %rs610;
	mul.lo.s32 	%r1908, %r1907, 18;
	add.s32 	%r1909, %r1906, %r1908;
	cvt.u64.u16	%rd1787, %rs8;
	shl.b64 	%rd1788, %rd1787, 1;
	add.s64 	%rd1789, %rd1775, %rd1788;
	ld.u16 	%rs611, [%rd1789];
	cvt.u32.u16	%r1910, %rs611;
	add.s32 	%r1911, %r1909, %r1910;
	cvt.s64.s32	%rd1790, %r1911;
	shl.b64 	%rd1791, %rd1790, 2;
	add.s64 	%rd1792, %rd13, %rd1791;
	ld.f32 	%f401, [%rd1792];
	cvt.u32.u16	%r1912, %rs1;
	cvt.u32.u16	%r1913, %rs30;
	mul.lo.s32 	%r1914, %r1912, %r1913;
	ld.u16 	%rs612, [%SP+42];
	cvt.u32.u16	%r1915, %rs612;
	mul.lo.s32 	%r1916, %r1915, 19;
	add.s32 	%r1917, %r1914, %r1916;
	cvt.u64.u16	%rd1793, %rs8;
	shl.b64 	%rd1794, %rd1793, 1;
	add.s64 	%rd1795, %rd1775, %rd1794;
	ld.u16 	%rs613, [%rd1795];
	cvt.u32.u16	%r1918, %rs613;
	add.s32 	%r1919, %r1917, %r1918;
	cvt.s64.s32	%rd1796, %r1919;
	shl.b64 	%rd1797, %rd1796, 2;
	add.s64 	%rd1798, %rd13, %rd1797;
	ld.f32 	%f402, [%rd1798];
	cvt.u32.u16	%r1920, %rs1;
	cvt.u32.u16	%r1921, %rs30;
	mul.lo.s32 	%r1922, %r1920, %r1921;
	ld.u16 	%rs614, [%SP+42];
	cvt.u32.u16	%r1923, %rs614;
	mul.lo.s32 	%r1924, %r1923, 20;
	add.s32 	%r1925, %r1922, %r1924;
	cvt.u64.u16	%rd1799, %rs8;
	shl.b64 	%rd1800, %rd1799, 1;
	add.s64 	%rd1801, %rd1775, %rd1800;
	ld.u16 	%rs615, [%rd1801];
	cvt.u32.u16	%r1926, %rs615;
	add.s32 	%r1927, %r1925, %r1926;
	cvt.s64.s32	%rd1802, %r1927;
	shl.b64 	%rd1803, %rd1802, 2;
	add.s64 	%rd1804, %rd13, %rd1803;
	ld.f32 	%f403, [%rd1804];
	cvt.u32.u16	%r1928, %rs1;
	cvt.u32.u16	%r1929, %rs30;
	mul.lo.s32 	%r1930, %r1928, %r1929;
	ld.u16 	%rs616, [%SP+42];
	cvt.u32.u16	%r1931, %rs616;
	mul.lo.s32 	%r1932, %r1931, 21;
	add.s32 	%r1933, %r1930, %r1932;
	cvt.u64.u16	%rd1805, %rs8;
	shl.b64 	%rd1806, %rd1805, 1;
	add.s64 	%rd1807, %rd1775, %rd1806;
	ld.u16 	%rs617, [%rd1807];
	cvt.u32.u16	%r1934, %rs617;
	add.s32 	%r1935, %r1933, %r1934;
	cvt.s64.s32	%rd1808, %r1935;
	shl.b64 	%rd1809, %rd1808, 2;
	add.s64 	%rd1810, %rd13, %rd1809;
	ld.f32 	%f404, [%rd1810];
	cvt.u32.u16	%r1936, %rs1;
	cvt.u32.u16	%r1937, %rs30;
	mul.lo.s32 	%r1938, %r1936, %r1937;
	ld.u16 	%rs618, [%SP+42];
	cvt.u32.u16	%r1939, %rs618;
	mul.lo.s32 	%r1940, %r1939, 22;
	add.s32 	%r1941, %r1938, %r1940;
	cvt.u64.u16	%rd1811, %rs8;
	shl.b64 	%rd1812, %rd1811, 1;
	add.s64 	%rd1813, %rd1775, %rd1812;
	ld.u16 	%rs619, [%rd1813];
	cvt.u32.u16	%r1942, %rs619;
	add.s32 	%r1943, %r1941, %r1942;
	cvt.s64.s32	%rd1814, %r1943;
	shl.b64 	%rd1815, %rd1814, 2;
	add.s64 	%rd1816, %rd13, %rd1815;
	ld.f32 	%f405, [%rd1816];
	cvt.u32.u16	%r1944, %rs1;
	cvt.u32.u16	%r1945, %rs30;
	mul.lo.s32 	%r1946, %r1944, %r1945;
	ld.u16 	%rs620, [%SP+42];
	cvt.u32.u16	%r1947, %rs620;
	mul.lo.s32 	%r1948, %r1947, 23;
	add.s32 	%r1949, %r1946, %r1948;
	cvt.u64.u16	%rd1817, %rs8;
	shl.b64 	%rd1818, %rd1817, 1;
	add.s64 	%rd1819, %rd1775, %rd1818;
	ld.u16 	%rs621, [%rd1819];
	cvt.u32.u16	%r1950, %rs621;
	add.s32 	%r1951, %r1949, %r1950;
	cvt.s64.s32	%rd1820, %r1951;
	shl.b64 	%rd1821, %rd1820, 2;
	add.s64 	%rd1822, %rd13, %rd1821;
	ld.f32 	%f406, [%rd1822];
	cvt.u32.u16	%r1952, %rs1;
	cvt.u32.u16	%r1953, %rs30;
	mul.lo.s32 	%r1954, %r1952, %r1953;
	ld.u16 	%rs622, [%SP+42];
	cvt.u32.u16	%r1955, %rs622;
	mul.lo.s32 	%r1956, %r1955, 24;
	add.s32 	%r1957, %r1954, %r1956;
	cvt.u64.u16	%rd1823, %rs8;
	shl.b64 	%rd1824, %rd1823, 1;
	add.s64 	%rd1825, %rd1775, %rd1824;
	ld.u16 	%rs623, [%rd1825];
	cvt.u32.u16	%r1958, %rs623;
	add.s32 	%r1959, %r1957, %r1958;
	cvt.s64.s32	%rd1826, %r1959;
	shl.b64 	%rd1827, %rd1826, 2;
	add.s64 	%rd1828, %rd13, %rd1827;
	ld.f32 	%f407, [%rd1828];
	cvt.u32.u16	%r1960, %rs1;
	cvt.u32.u16	%r1961, %rs30;
	mul.lo.s32 	%r1962, %r1960, %r1961;
	ld.u16 	%rs624, [%SP+42];
	cvt.u32.u16	%r1963, %rs624;
	mul.lo.s32 	%r1964, %r1963, 25;
	add.s32 	%r1965, %r1962, %r1964;
	cvt.u64.u16	%rd1829, %rs8;
	shl.b64 	%rd1830, %rd1829, 1;
	add.s64 	%rd1831, %rd1775, %rd1830;
	ld.u16 	%rs625, [%rd1831];
	cvt.u32.u16	%r1966, %rs625;
	add.s32 	%r1967, %r1965, %r1966;
	cvt.s64.s32	%rd1832, %r1967;
	shl.b64 	%rd1833, %rd1832, 2;
	add.s64 	%rd1834, %rd13, %rd1833;
	ld.f32 	%f408, [%rd1834];
	cvt.u32.u16	%r1968, %rs1;
	cvt.u32.u16	%r1969, %rs30;
	mul.lo.s32 	%r1970, %r1968, %r1969;
	ld.u16 	%rs626, [%SP+42];
	cvt.u32.u16	%r1971, %rs626;
	mul.lo.s32 	%r1972, %r1971, 26;
	add.s32 	%r1973, %r1970, %r1972;
	cvt.u64.u16	%rd1835, %rs8;
	shl.b64 	%rd1836, %rd1835, 1;
	add.s64 	%rd1837, %rd1775, %rd1836;
	ld.u16 	%rs627, [%rd1837];
	cvt.u32.u16	%r1974, %rs627;
	add.s32 	%r1975, %r1973, %r1974;
	cvt.s64.s32	%rd1838, %r1975;
	shl.b64 	%rd1839, %rd1838, 2;
	add.s64 	%rd1840, %rd13, %rd1839;
	ld.f32 	%f409, [%rd1840];
	cvt.u32.u16	%r1976, %rs1;
	cvt.u32.u16	%r1977, %rs30;
	mul.lo.s32 	%r1978, %r1976, %r1977;
	ld.u16 	%rs628, [%SP+42];
	cvt.u32.u16	%r1979, %rs628;
	mul.lo.s32 	%r1980, %r1979, 27;
	add.s32 	%r1981, %r1978, %r1980;
	cvt.u64.u16	%rd1841, %rs8;
	shl.b64 	%rd1842, %rd1841, 1;
	add.s64 	%rd1843, %rd1775, %rd1842;
	ld.u16 	%rs629, [%rd1843];
	cvt.u32.u16	%r1982, %rs629;
	add.s32 	%r1983, %r1981, %r1982;
	cvt.s64.s32	%rd1844, %r1983;
	shl.b64 	%rd1845, %rd1844, 2;
	add.s64 	%rd1846, %rd13, %rd1845;
	ld.f32 	%f410, [%rd1846];
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1771;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1772;
	.param .b32 param3;
	st.param.f32	[param3+0], %f399;
	.param .b32 param4;
	st.param.f32	[param4+0], %f400;
	.param .b32 param5;
	st.param.f32	[param5+0], %f401;
	.param .b32 param6;
	st.param.f32	[param6+0], %f402;
	.param .b32 param7;
	st.param.f32	[param7+0], %f403;
	.param .b32 param8;
	st.param.f32	[param8+0], %f404;
	.param .b32 param9;
	st.param.f32	[param9+0], %f405;
	.param .b32 param10;
	st.param.f32	[param10+0], %f406;
	.param .b32 param11;
	st.param.f32	[param11+0], %f407;
	.param .b32 param12;
	st.param.f32	[param12+0], %f408;
	.param .b32 param13;
	st.param.f32	[param13+0], %f409;
	.param .b32 param14;
	st.param.f32	[param14+0], %f410;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 83
tmp808:

BB46_100:
	.loc	1 351 1
	cvt.u32.u16	%r1984, %rs8;
	ld.u16 	%rs630, [%SP+16];
	cvt.u32.u16	%r1985, %rs630;
	mul.lo.s32 	%r1986, %r1985, 6;
	add.s32 	%r1987, %r1984, %r1986;
	cvt.s64.s32	%rd1847, %r1987;
	shl.b64 	%rd1848, %rd1847, 1;
	mov.u64 	%rd1849, cBoolModel;
	cvta.const.u64 	%rd1850, %rd1849;
	add.s64 	%rd1851, %rd1850, %rd1848;
	ld.u16 	%rs631, [%rd1851];
	setp.ne.s16	%p100, %rs631, 0;
	not.pred 	%p101, %p100;
	@%p101 bra 	BB46_102;
	bra.uni 	BB46_101;

BB46_101:
	.loc	1 351 1
tmp809:
	cvt.u32.u16	%r1988, %rs1;
	cvt.u32.u16	%r1989, %rs30;
	mul.lo.s32 	%r1990, %r1988, %r1989;
	ld.u16 	%rs632, [%SP+42];
	cvt.u32.u16	%r1991, %rs632;
	mul.lo.s32 	%r1992, %r1991, 28;
	add.s32 	%r1993, %r1990, %r1992;
	cvt.u64.u16	%rd1852, %rs8;
	mov.u64 	%rd1853, cSegToComp;
	cvta.const.u64 	%rd1854, %rd1853;
	shl.b64 	%rd1855, %rd1852, 1;
	add.s64 	%rd1856, %rd1854, %rd1855;
	ld.u16 	%rs633, [%rd1856];
	cvt.u32.u16	%r1994, %rs633;
	add.s32 	%r1995, %r1993, %r1994;
	cvt.s64.s32	%rd1857, %r1995;
	shl.b64 	%rd1858, %rd1857, 2;
	add.s64 	%rd1859, %rd13, %rd1858;
	ld.f32 	%f411, [%rd1859];
	cvt.u32.u16	%r1996, %rs1;
	cvt.u32.u16	%r1997, %rs30;
	mul.lo.s32 	%r1998, %r1996, %r1997;
	ld.u16 	%rs634, [%SP+42];
	cvt.u32.u16	%r1999, %rs634;
	mul.lo.s32 	%r2000, %r1999, 29;
	add.s32 	%r2001, %r1998, %r2000;
	cvt.u64.u16	%rd1860, %rs8;
	shl.b64 	%rd1861, %rd1860, 1;
	add.s64 	%rd1862, %rd1854, %rd1861;
	ld.u16 	%rs635, [%rd1862];
	cvt.u32.u16	%r2002, %rs635;
	add.s32 	%r2003, %r2001, %r2002;
	cvt.s64.s32	%rd1863, %r2003;
	shl.b64 	%rd1864, %rd1863, 2;
	add.s64 	%rd1865, %rd13, %rd1864;
	ld.f32 	%f412, [%rd1865];
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2204;
	.param .b32 param1;
	st.param.f32	[param1+0], %f411;
	.param .b32 param2;
	st.param.f32	[param2+0], %f412;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 84
tmp810:

BB46_102:
	.loc	1 351 1
	cvt.u32.u16	%r2004, %rs9;
	ld.u16 	%rs636, [%SP+16];
	cvt.u32.u16	%r2005, %rs636;
	mul.lo.s32 	%r2006, %r2005, 0;
	add.s32 	%r2007, %r2004, %r2006;
	cvt.s64.s32	%rd1866, %r2007;
	shl.b64 	%rd1867, %rd1866, 1;
	mov.u64 	%rd1868, cBoolModel;
	cvta.const.u64 	%rd1869, %rd1868;
	add.s64 	%rd1870, %rd1869, %rd1867;
	ld.u16 	%rs637, [%rd1870];
	setp.ne.s16	%p102, %rs637, 0;
	not.pred 	%p103, %p102;
	@%p103 bra 	BB46_104;
	bra.uni 	BB46_103;

BB46_103:
	add.u64 	%rd1871, %SP, 580;
	.loc	1 351 1
tmp811:
	add.s64 	%rd1872, %rd1871, 4;
	cvt.u32.u16	%r2008, %rs1;
	cvt.u32.u16	%r2009, %rs30;
	mul.lo.s32 	%r2010, %r2008, %r2009;
	ld.u16 	%rs638, [%SP+42];
	cvt.u32.u16	%r2011, %rs638;
	mul.lo.s32 	%r2012, %r2011, 0;
	add.s32 	%r2013, %r2010, %r2012;
	cvt.u64.u16	%rd1873, %rs9;
	mov.u64 	%rd1874, cSegToComp;
	cvta.const.u64 	%rd1875, %rd1874;
	shl.b64 	%rd1876, %rd1873, 1;
	add.s64 	%rd1877, %rd1875, %rd1876;
	ld.u16 	%rs639, [%rd1877];
	cvt.u32.u16	%r2014, %rs639;
	add.s32 	%r2015, %r2013, %r2014;
	cvt.s64.s32	%rd1878, %r2015;
	shl.b64 	%rd1879, %rd1878, 2;
	add.s64 	%rd1880, %rd13, %rd1879;
	ld.f32 	%f413, [%rd1880];
	cvt.u32.u16	%r2016, %rs1;
	cvt.u32.u16	%r2017, %rs30;
	mul.lo.s32 	%r2018, %r2016, %r2017;
	ld.u16 	%rs640, [%SP+42];
	cvt.u32.u16	%r2019, %rs640;
	mul.lo.s32 	%r2020, %r2019, 1;
	add.s32 	%r2021, %r2018, %r2020;
	cvt.u64.u16	%rd1881, %rs9;
	shl.b64 	%rd1882, %rd1881, 1;
	add.s64 	%rd1883, %rd1875, %rd1882;
	ld.u16 	%rs641, [%rd1883];
	cvt.u32.u16	%r2022, %rs641;
	add.s32 	%r2023, %r2021, %r2022;
	cvt.s64.s32	%rd1884, %r2023;
	shl.b64 	%rd1885, %rd1884, 2;
	add.s64 	%rd1886, %rd13, %rd1885;
	ld.f32 	%f414, [%rd1886];
	ld.f32 	%f415, [%SP+612];
	add.s64 	%rd1887, %rd1871, 36;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1871;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1872;
	.param .b32 param3;
	st.param.f32	[param3+0], %f413;
	.param .b32 param4;
	st.param.f32	[param4+0], %f414;
	.param .b32 param5;
	st.param.f32	[param5+0], %f415;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1887;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 85
tmp812:

BB46_104:
	.loc	1 351 1
	cvt.u32.u16	%r2024, %rs9;
	ld.u16 	%rs642, [%SP+16];
	cvt.u32.u16	%r2025, %rs642;
	mul.lo.s32 	%r2026, %r2025, 1;
	add.s32 	%r2027, %r2024, %r2026;
	cvt.s64.s32	%rd1888, %r2027;
	shl.b64 	%rd1889, %rd1888, 1;
	mov.u64 	%rd1890, cBoolModel;
	cvta.const.u64 	%rd1891, %rd1890;
	add.s64 	%rd1892, %rd1891, %rd1889;
	ld.u16 	%rs643, [%rd1892];
	setp.ne.s16	%p104, %rs643, 0;
	not.pred 	%p105, %p104;
	@%p105 bra 	BB46_106;
	bra.uni 	BB46_105;

BB46_105:
	add.u64 	%rd1893, %SP, 580;
	.loc	1 351 1
tmp813:
	add.s64 	%rd1894, %rd1893, 8;
	ld.f32 	%f416, [%SP+616];
	add.s64 	%rd1895, %rd1893, 32;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1894;
	.param .b32 param2;
	st.param.f32	[param2+0], %f416;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1895;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 86
tmp814:

BB46_106:
	.loc	1 351 1
	cvt.u32.u16	%r2028, %rs9;
	ld.u16 	%rs644, [%SP+16];
	cvt.u32.u16	%r2029, %rs644;
	mul.lo.s32 	%r2030, %r2029, 2;
	add.s32 	%r2031, %r2028, %r2030;
	cvt.s64.s32	%rd1896, %r2031;
	shl.b64 	%rd1897, %rd1896, 1;
	mov.u64 	%rd1898, cBoolModel;
	cvta.const.u64 	%rd1899, %rd1898;
	add.s64 	%rd1900, %rd1899, %rd1897;
	ld.u16 	%rs645, [%rd1900];
	setp.ne.s16	%p106, %rs645, 0;
	not.pred 	%p107, %p106;
	@%p107 bra 	BB46_108;
	bra.uni 	BB46_107;

BB46_107:
	add.u64 	%rd1901, %SP, 580;
	.loc	1 351 1
tmp815:
	add.s64 	%rd1902, %rd1901, 12;
	cvt.u32.u16	%r2032, %rs1;
	cvt.u32.u16	%r2033, %rs30;
	mul.lo.s32 	%r2034, %r2032, %r2033;
	ld.u16 	%rs646, [%SP+42];
	cvt.u32.u16	%r2035, %rs646;
	mul.lo.s32 	%r2036, %r2035, 2;
	add.s32 	%r2037, %r2034, %r2036;
	cvt.u64.u16	%rd1903, %rs9;
	mov.u64 	%rd1904, cSegToComp;
	cvta.const.u64 	%rd1905, %rd1904;
	shl.b64 	%rd1906, %rd1903, 1;
	add.s64 	%rd1907, %rd1905, %rd1906;
	ld.u16 	%rs647, [%rd1907];
	cvt.u32.u16	%r2038, %rs647;
	add.s32 	%r2039, %r2037, %r2038;
	cvt.s64.s32	%rd1908, %r2039;
	shl.b64 	%rd1909, %rd1908, 2;
	add.s64 	%rd1910, %rd13, %rd1909;
	ld.f32 	%f417, [%rd1910];
	cvt.u32.u16	%r2040, %rs1;
	cvt.u32.u16	%r2041, %rs30;
	mul.lo.s32 	%r2042, %r2040, %r2041;
	ld.u16 	%rs648, [%SP+42];
	cvt.u32.u16	%r2043, %rs648;
	mul.lo.s32 	%r2044, %r2043, 3;
	add.s32 	%r2045, %r2042, %r2044;
	cvt.u64.u16	%rd1911, %rs9;
	shl.b64 	%rd1912, %rd1911, 1;
	add.s64 	%rd1913, %rd1905, %rd1912;
	ld.u16 	%rs649, [%rd1913];
	cvt.u32.u16	%r2046, %rs649;
	add.s32 	%r2047, %r2045, %r2046;
	cvt.s64.s32	%rd1914, %r2047;
	shl.b64 	%rd1915, %rd1914, 2;
	add.s64 	%rd1916, %rd13, %rd1915;
	ld.f32 	%f418, [%rd1916];
	cvt.u32.u16	%r2048, %rs1;
	cvt.u32.u16	%r2049, %rs30;
	mul.lo.s32 	%r2050, %r2048, %r2049;
	ld.u16 	%rs650, [%SP+42];
	cvt.u32.u16	%r2051, %rs650;
	mul.lo.s32 	%r2052, %r2051, 4;
	add.s32 	%r2053, %r2050, %r2052;
	cvt.u64.u16	%rd1917, %rs9;
	shl.b64 	%rd1918, %rd1917, 1;
	add.s64 	%rd1919, %rd1905, %rd1918;
	ld.u16 	%rs651, [%rd1919];
	cvt.u32.u16	%r2054, %rs651;
	add.s32 	%r2055, %r2053, %r2054;
	cvt.s64.s32	%rd1920, %r2055;
	shl.b64 	%rd1921, %rd1920, 2;
	add.s64 	%rd1922, %rd13, %rd1921;
	ld.f32 	%f419, [%rd1922];
	cvt.u32.u16	%r2056, %rs1;
	cvt.u32.u16	%r2057, %rs30;
	mul.lo.s32 	%r2058, %r2056, %r2057;
	ld.u16 	%rs652, [%SP+42];
	cvt.u32.u16	%r2059, %rs652;
	mul.lo.s32 	%r2060, %r2059, 5;
	add.s32 	%r2061, %r2058, %r2060;
	cvt.u64.u16	%rd1923, %rs9;
	shl.b64 	%rd1924, %rd1923, 1;
	add.s64 	%rd1925, %rd1905, %rd1924;
	ld.u16 	%rs653, [%rd1925];
	cvt.u32.u16	%r2062, %rs653;
	add.s32 	%r2063, %r2061, %r2062;
	cvt.s64.s32	%rd1926, %r2063;
	shl.b64 	%rd1927, %rd1926, 2;
	add.s64 	%rd1928, %rd13, %rd1927;
	ld.f32 	%f420, [%rd1928];
	ld.f32 	%f421, [%SP+612];
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1902;
	.param .b32 param2;
	st.param.f32	[param2+0], %f417;
	.param .b32 param3;
	st.param.f32	[param3+0], %f418;
	.param .b32 param4;
	st.param.f32	[param4+0], %f419;
	.param .b32 param5;
	st.param.f32	[param5+0], %f420;
	.param .b32 param6;
	st.param.f32	[param6+0], %f421;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 87
tmp816:

BB46_108:
	.loc	1 351 1
	cvt.u32.u16	%r2064, %rs9;
	ld.u16 	%rs654, [%SP+16];
	cvt.u32.u16	%r2065, %rs654;
	mul.lo.s32 	%r2066, %r2065, 3;
	add.s32 	%r2067, %r2064, %r2066;
	cvt.s64.s32	%rd1929, %r2067;
	shl.b64 	%rd1930, %rd1929, 1;
	mov.u64 	%rd1931, cBoolModel;
	cvta.const.u64 	%rd1932, %rd1931;
	add.s64 	%rd1933, %rd1932, %rd1930;
	ld.u16 	%rs655, [%rd1933];
	setp.ne.s16	%p108, %rs655, 0;
	not.pred 	%p109, %p108;
	@%p109 bra 	BB46_110;
	bra.uni 	BB46_109;

BB46_109:
	add.u64 	%rd1934, %SP, 580;
	.loc	1 351 1
tmp817:
	add.s64 	%rd1935, %rd1934, 16;
	cvt.u32.u16	%r2068, %rs1;
	cvt.u32.u16	%r2069, %rs30;
	mul.lo.s32 	%r2070, %r2068, %r2069;
	ld.u16 	%rs656, [%SP+42];
	cvt.u32.u16	%r2071, %rs656;
	mul.lo.s32 	%r2072, %r2071, 6;
	add.s32 	%r2073, %r2070, %r2072;
	cvt.u64.u16	%rd1936, %rs9;
	mov.u64 	%rd1937, cSegToComp;
	cvta.const.u64 	%rd1938, %rd1937;
	shl.b64 	%rd1939, %rd1936, 1;
	add.s64 	%rd1940, %rd1938, %rd1939;
	ld.u16 	%rs657, [%rd1940];
	cvt.u32.u16	%r2074, %rs657;
	add.s32 	%r2075, %r2073, %r2074;
	cvt.s64.s32	%rd1941, %r2075;
	shl.b64 	%rd1942, %rd1941, 2;
	add.s64 	%rd1943, %rd13, %rd1942;
	ld.f32 	%f422, [%rd1943];
	cvt.u32.u16	%r2076, %rs1;
	cvt.u32.u16	%r2077, %rs30;
	mul.lo.s32 	%r2078, %r2076, %r2077;
	ld.u16 	%rs658, [%SP+42];
	cvt.u32.u16	%r2079, %rs658;
	mul.lo.s32 	%r2080, %r2079, 7;
	add.s32 	%r2081, %r2078, %r2080;
	cvt.u64.u16	%rd1944, %rs9;
	shl.b64 	%rd1945, %rd1944, 1;
	add.s64 	%rd1946, %rd1938, %rd1945;
	ld.u16 	%rs659, [%rd1946];
	cvt.u32.u16	%r2082, %rs659;
	add.s32 	%r2083, %r2081, %r2082;
	cvt.s64.s32	%rd1947, %r2083;
	shl.b64 	%rd1948, %rd1947, 2;
	add.s64 	%rd1949, %rd13, %rd1948;
	ld.f32 	%f423, [%rd1949];
	cvt.u32.u16	%r2084, %rs1;
	cvt.u32.u16	%r2085, %rs30;
	mul.lo.s32 	%r2086, %r2084, %r2085;
	ld.u16 	%rs660, [%SP+42];
	cvt.u32.u16	%r2087, %rs660;
	mul.lo.s32 	%r2088, %r2087, 8;
	add.s32 	%r2089, %r2086, %r2088;
	cvt.u64.u16	%rd1950, %rs9;
	shl.b64 	%rd1951, %rd1950, 1;
	add.s64 	%rd1952, %rd1938, %rd1951;
	ld.u16 	%rs661, [%rd1952];
	cvt.u32.u16	%r2090, %rs661;
	add.s32 	%r2091, %r2089, %r2090;
	cvt.s64.s32	%rd1953, %r2091;
	shl.b64 	%rd1954, %rd1953, 2;
	add.s64 	%rd1955, %rd13, %rd1954;
	ld.f32 	%f424, [%rd1955];
	cvt.u32.u16	%r2092, %rs1;
	cvt.u32.u16	%r2093, %rs30;
	mul.lo.s32 	%r2094, %r2092, %r2093;
	ld.u16 	%rs662, [%SP+42];
	cvt.u32.u16	%r2095, %rs662;
	mul.lo.s32 	%r2096, %r2095, 9;
	add.s32 	%r2097, %r2094, %r2096;
	cvt.u64.u16	%rd1956, %rs9;
	shl.b64 	%rd1957, %rd1956, 1;
	add.s64 	%rd1958, %rd1938, %rd1957;
	ld.u16 	%rs663, [%rd1958];
	cvt.u32.u16	%r2098, %rs663;
	add.s32 	%r2099, %r2097, %r2098;
	cvt.s64.s32	%rd1959, %r2099;
	shl.b64 	%rd1960, %rd1959, 2;
	add.s64 	%rd1961, %rd13, %rd1960;
	ld.f32 	%f425, [%rd1961];
	cvt.u32.u16	%r2100, %rs1;
	cvt.u32.u16	%r2101, %rs30;
	mul.lo.s32 	%r2102, %r2100, %r2101;
	ld.u16 	%rs664, [%SP+42];
	cvt.u32.u16	%r2103, %rs664;
	mul.lo.s32 	%r2104, %r2103, 10;
	add.s32 	%r2105, %r2102, %r2104;
	cvt.u64.u16	%rd1962, %rs9;
	shl.b64 	%rd1963, %rd1962, 1;
	add.s64 	%rd1964, %rd1938, %rd1963;
	ld.u16 	%rs665, [%rd1964];
	cvt.u32.u16	%r2106, %rs665;
	add.s32 	%r2107, %r2105, %r2106;
	cvt.s64.s32	%rd1965, %r2107;
	shl.b64 	%rd1966, %rd1965, 2;
	add.s64 	%rd1967, %rd13, %rd1966;
	ld.f32 	%f426, [%rd1967];
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1935;
	.param .b32 param2;
	st.param.f32	[param2+0], %f422;
	.param .b32 param3;
	st.param.f32	[param3+0], %f423;
	.param .b32 param4;
	st.param.f32	[param4+0], %f424;
	.param .b32 param5;
	st.param.f32	[param5+0], %f425;
	.param .b32 param6;
	st.param.f32	[param6+0], %f426;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 88
tmp818:

BB46_110:
	.loc	1 351 1
	cvt.u32.u16	%r2108, %rs9;
	ld.u16 	%rs666, [%SP+16];
	cvt.u32.u16	%r2109, %rs666;
	mul.lo.s32 	%r2110, %r2109, 4;
	add.s32 	%r2111, %r2108, %r2110;
	cvt.s64.s32	%rd1968, %r2111;
	shl.b64 	%rd1969, %rd1968, 1;
	mov.u64 	%rd1970, cBoolModel;
	cvta.const.u64 	%rd1971, %rd1970;
	add.s64 	%rd1972, %rd1971, %rd1969;
	ld.u16 	%rs667, [%rd1972];
	setp.ne.s16	%p110, %rs667, 0;
	not.pred 	%p111, %p110;
	@%p111 bra 	BB46_112;
	bra.uni 	BB46_111;

BB46_111:
	add.u64 	%rd1973, %SP, 580;
	.loc	1 351 1
tmp819:
	add.s64 	%rd1974, %rd1973, 20;
	cvt.u32.u16	%r2112, %rs1;
	cvt.u32.u16	%r2113, %rs30;
	mul.lo.s32 	%r2114, %r2112, %r2113;
	ld.u16 	%rs668, [%SP+42];
	cvt.u32.u16	%r2115, %rs668;
	mul.lo.s32 	%r2116, %r2115, 11;
	add.s32 	%r2117, %r2114, %r2116;
	cvt.u64.u16	%rd1975, %rs9;
	mov.u64 	%rd1976, cSegToComp;
	cvta.const.u64 	%rd1977, %rd1976;
	shl.b64 	%rd1978, %rd1975, 1;
	add.s64 	%rd1979, %rd1977, %rd1978;
	ld.u16 	%rs669, [%rd1979];
	cvt.u32.u16	%r2118, %rs669;
	add.s32 	%r2119, %r2117, %r2118;
	cvt.s64.s32	%rd1980, %r2119;
	shl.b64 	%rd1981, %rd1980, 2;
	add.s64 	%rd1982, %rd13, %rd1981;
	ld.f32 	%f427, [%rd1982];
	cvt.u32.u16	%r2120, %rs1;
	cvt.u32.u16	%r2121, %rs30;
	mul.lo.s32 	%r2122, %r2120, %r2121;
	ld.u16 	%rs670, [%SP+42];
	cvt.u32.u16	%r2123, %rs670;
	mul.lo.s32 	%r2124, %r2123, 12;
	add.s32 	%r2125, %r2122, %r2124;
	cvt.u64.u16	%rd1983, %rs9;
	shl.b64 	%rd1984, %rd1983, 1;
	add.s64 	%rd1985, %rd1977, %rd1984;
	ld.u16 	%rs671, [%rd1985];
	cvt.u32.u16	%r2126, %rs671;
	add.s32 	%r2127, %r2125, %r2126;
	cvt.s64.s32	%rd1986, %r2127;
	shl.b64 	%rd1987, %rd1986, 2;
	add.s64 	%rd1988, %rd13, %rd1987;
	ld.f32 	%f428, [%rd1988];
	cvt.u32.u16	%r2128, %rs1;
	cvt.u32.u16	%r2129, %rs30;
	mul.lo.s32 	%r2130, %r2128, %r2129;
	ld.u16 	%rs672, [%SP+42];
	cvt.u32.u16	%r2131, %rs672;
	mul.lo.s32 	%r2132, %r2131, 13;
	add.s32 	%r2133, %r2130, %r2132;
	cvt.u64.u16	%rd1989, %rs9;
	shl.b64 	%rd1990, %rd1989, 1;
	add.s64 	%rd1991, %rd1977, %rd1990;
	ld.u16 	%rs673, [%rd1991];
	cvt.u32.u16	%r2134, %rs673;
	add.s32 	%r2135, %r2133, %r2134;
	cvt.s64.s32	%rd1992, %r2135;
	shl.b64 	%rd1993, %rd1992, 2;
	add.s64 	%rd1994, %rd13, %rd1993;
	ld.f32 	%f429, [%rd1994];
	cvt.u32.u16	%r2136, %rs1;
	cvt.u32.u16	%r2137, %rs30;
	mul.lo.s32 	%r2138, %r2136, %r2137;
	ld.u16 	%rs674, [%SP+42];
	cvt.u32.u16	%r2139, %rs674;
	mul.lo.s32 	%r2140, %r2139, 14;
	add.s32 	%r2141, %r2138, %r2140;
	cvt.u64.u16	%rd1995, %rs9;
	shl.b64 	%rd1996, %rd1995, 1;
	add.s64 	%rd1997, %rd1977, %rd1996;
	ld.u16 	%rs675, [%rd1997];
	cvt.u32.u16	%r2142, %rs675;
	add.s32 	%r2143, %r2141, %r2142;
	cvt.s64.s32	%rd1998, %r2143;
	shl.b64 	%rd1999, %rd1998, 2;
	add.s64 	%rd2000, %rd13, %rd1999;
	ld.f32 	%f430, [%rd2000];
	cvt.u32.u16	%r2144, %rs1;
	cvt.u32.u16	%r2145, %rs30;
	mul.lo.s32 	%r2146, %r2144, %r2145;
	ld.u16 	%rs676, [%SP+42];
	cvt.u32.u16	%r2147, %rs676;
	mul.lo.s32 	%r2148, %r2147, 15;
	add.s32 	%r2149, %r2146, %r2148;
	cvt.u64.u16	%rd2001, %rs9;
	shl.b64 	%rd2002, %rd2001, 1;
	add.s64 	%rd2003, %rd1977, %rd2002;
	ld.u16 	%rs677, [%rd2003];
	cvt.u32.u16	%r2150, %rs677;
	add.s32 	%r2151, %r2149, %r2150;
	cvt.s64.s32	%rd2004, %r2151;
	shl.b64 	%rd2005, %rd2004, 2;
	add.s64 	%rd2006, %rd13, %rd2005;
	ld.f32 	%f431, [%rd2006];
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1974;
	.param .b32 param2;
	st.param.f32	[param2+0], %f427;
	.param .b32 param3;
	st.param.f32	[param3+0], %f428;
	.param .b32 param4;
	st.param.f32	[param4+0], %f429;
	.param .b32 param5;
	st.param.f32	[param5+0], %f430;
	.param .b32 param6;
	st.param.f32	[param6+0], %f431;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 89
tmp820:

BB46_112:
	.loc	1 351 1
	cvt.u32.u16	%r2152, %rs9;
	ld.u16 	%rs678, [%SP+16];
	cvt.u32.u16	%r2153, %rs678;
	mul.lo.s32 	%r2154, %r2153, 5;
	add.s32 	%r2155, %r2152, %r2154;
	cvt.s64.s32	%rd2007, %r2155;
	shl.b64 	%rd2008, %rd2007, 1;
	mov.u64 	%rd2009, cBoolModel;
	cvta.const.u64 	%rd2010, %rd2009;
	add.s64 	%rd2011, %rd2010, %rd2008;
	ld.u16 	%rs679, [%rd2011];
	setp.ne.s16	%p112, %rs679, 0;
	not.pred 	%p113, %p112;
	@%p113 bra 	BB46_114;
	bra.uni 	BB46_113;

BB46_113:
	add.u64 	%rd2012, %SP, 580;
	.loc	1 351 1
tmp821:
	add.s64 	%rd2013, %rd2012, 24;
	add.s64 	%rd2014, %rd2012, 28;
	cvt.u32.u16	%r2156, %rs1;
	cvt.u32.u16	%r2157, %rs30;
	mul.lo.s32 	%r2158, %r2156, %r2157;
	ld.u16 	%rs680, [%SP+42];
	cvt.u32.u16	%r2159, %rs680;
	mul.lo.s32 	%r2160, %r2159, 16;
	add.s32 	%r2161, %r2158, %r2160;
	cvt.u64.u16	%rd2015, %rs9;
	mov.u64 	%rd2016, cSegToComp;
	cvta.const.u64 	%rd2017, %rd2016;
	shl.b64 	%rd2018, %rd2015, 1;
	add.s64 	%rd2019, %rd2017, %rd2018;
	ld.u16 	%rs681, [%rd2019];
	cvt.u32.u16	%r2162, %rs681;
	add.s32 	%r2163, %r2161, %r2162;
	cvt.s64.s32	%rd2020, %r2163;
	shl.b64 	%rd2021, %rd2020, 2;
	add.s64 	%rd2022, %rd13, %rd2021;
	ld.f32 	%f432, [%rd2022];
	cvt.u32.u16	%r2164, %rs1;
	cvt.u32.u16	%r2165, %rs30;
	mul.lo.s32 	%r2166, %r2164, %r2165;
	ld.u16 	%rs682, [%SP+42];
	cvt.u32.u16	%r2167, %rs682;
	mul.lo.s32 	%r2168, %r2167, 17;
	add.s32 	%r2169, %r2166, %r2168;
	cvt.u64.u16	%rd2023, %rs9;
	shl.b64 	%rd2024, %rd2023, 1;
	add.s64 	%rd2025, %rd2017, %rd2024;
	ld.u16 	%rs683, [%rd2025];
	cvt.u32.u16	%r2170, %rs683;
	add.s32 	%r2171, %r2169, %r2170;
	cvt.s64.s32	%rd2026, %r2171;
	shl.b64 	%rd2027, %rd2026, 2;
	add.s64 	%rd2028, %rd13, %rd2027;
	ld.f32 	%f433, [%rd2028];
	cvt.u32.u16	%r2172, %rs1;
	cvt.u32.u16	%r2173, %rs30;
	mul.lo.s32 	%r2174, %r2172, %r2173;
	ld.u16 	%rs684, [%SP+42];
	cvt.u32.u16	%r2175, %rs684;
	mul.lo.s32 	%r2176, %r2175, 18;
	add.s32 	%r2177, %r2174, %r2176;
	cvt.u64.u16	%rd2029, %rs9;
	shl.b64 	%rd2030, %rd2029, 1;
	add.s64 	%rd2031, %rd2017, %rd2030;
	ld.u16 	%rs685, [%rd2031];
	cvt.u32.u16	%r2178, %rs685;
	add.s32 	%r2179, %r2177, %r2178;
	cvt.s64.s32	%rd2032, %r2179;
	shl.b64 	%rd2033, %rd2032, 2;
	add.s64 	%rd2034, %rd13, %rd2033;
	ld.f32 	%f434, [%rd2034];
	cvt.u32.u16	%r2180, %rs1;
	cvt.u32.u16	%r2181, %rs30;
	mul.lo.s32 	%r2182, %r2180, %r2181;
	ld.u16 	%rs686, [%SP+42];
	cvt.u32.u16	%r2183, %rs686;
	mul.lo.s32 	%r2184, %r2183, 19;
	add.s32 	%r2185, %r2182, %r2184;
	cvt.u64.u16	%rd2035, %rs9;
	shl.b64 	%rd2036, %rd2035, 1;
	add.s64 	%rd2037, %rd2017, %rd2036;
	ld.u16 	%rs687, [%rd2037];
	cvt.u32.u16	%r2186, %rs687;
	add.s32 	%r2187, %r2185, %r2186;
	cvt.s64.s32	%rd2038, %r2187;
	shl.b64 	%rd2039, %rd2038, 2;
	add.s64 	%rd2040, %rd13, %rd2039;
	ld.f32 	%f435, [%rd2040];
	cvt.u32.u16	%r2188, %rs1;
	cvt.u32.u16	%r2189, %rs30;
	mul.lo.s32 	%r2190, %r2188, %r2189;
	ld.u16 	%rs688, [%SP+42];
	cvt.u32.u16	%r2191, %rs688;
	mul.lo.s32 	%r2192, %r2191, 20;
	add.s32 	%r2193, %r2190, %r2192;
	cvt.u64.u16	%rd2041, %rs9;
	shl.b64 	%rd2042, %rd2041, 1;
	add.s64 	%rd2043, %rd2017, %rd2042;
	ld.u16 	%rs689, [%rd2043];
	cvt.u32.u16	%r2194, %rs689;
	add.s32 	%r2195, %r2193, %r2194;
	cvt.s64.s32	%rd2044, %r2195;
	shl.b64 	%rd2045, %rd2044, 2;
	add.s64 	%rd2046, %rd13, %rd2045;
	ld.f32 	%f436, [%rd2046];
	cvt.u32.u16	%r2196, %rs1;
	cvt.u32.u16	%r2197, %rs30;
	mul.lo.s32 	%r2198, %r2196, %r2197;
	ld.u16 	%rs690, [%SP+42];
	cvt.u32.u16	%r2199, %rs690;
	mul.lo.s32 	%r2200, %r2199, 21;
	add.s32 	%r2201, %r2198, %r2200;
	cvt.u64.u16	%rd2047, %rs9;
	shl.b64 	%rd2048, %rd2047, 1;
	add.s64 	%rd2049, %rd2017, %rd2048;
	ld.u16 	%rs691, [%rd2049];
	cvt.u32.u16	%r2202, %rs691;
	add.s32 	%r2203, %r2201, %r2202;
	cvt.s64.s32	%rd2050, %r2203;
	shl.b64 	%rd2051, %rd2050, 2;
	add.s64 	%rd2052, %rd13, %rd2051;
	ld.f32 	%f437, [%rd2052];
	cvt.u32.u16	%r2204, %rs1;
	cvt.u32.u16	%r2205, %rs30;
	mul.lo.s32 	%r2206, %r2204, %r2205;
	ld.u16 	%rs692, [%SP+42];
	cvt.u32.u16	%r2207, %rs692;
	mul.lo.s32 	%r2208, %r2207, 22;
	add.s32 	%r2209, %r2206, %r2208;
	cvt.u64.u16	%rd2053, %rs9;
	shl.b64 	%rd2054, %rd2053, 1;
	add.s64 	%rd2055, %rd2017, %rd2054;
	ld.u16 	%rs693, [%rd2055];
	cvt.u32.u16	%r2210, %rs693;
	add.s32 	%r2211, %r2209, %r2210;
	cvt.s64.s32	%rd2056, %r2211;
	shl.b64 	%rd2057, %rd2056, 2;
	add.s64 	%rd2058, %rd13, %rd2057;
	ld.f32 	%f438, [%rd2058];
	cvt.u32.u16	%r2212, %rs1;
	cvt.u32.u16	%r2213, %rs30;
	mul.lo.s32 	%r2214, %r2212, %r2213;
	ld.u16 	%rs694, [%SP+42];
	cvt.u32.u16	%r2215, %rs694;
	mul.lo.s32 	%r2216, %r2215, 23;
	add.s32 	%r2217, %r2214, %r2216;
	cvt.u64.u16	%rd2059, %rs9;
	shl.b64 	%rd2060, %rd2059, 1;
	add.s64 	%rd2061, %rd2017, %rd2060;
	ld.u16 	%rs695, [%rd2061];
	cvt.u32.u16	%r2218, %rs695;
	add.s32 	%r2219, %r2217, %r2218;
	cvt.s64.s32	%rd2062, %r2219;
	shl.b64 	%rd2063, %rd2062, 2;
	add.s64 	%rd2064, %rd13, %rd2063;
	ld.f32 	%f439, [%rd2064];
	cvt.u32.u16	%r2220, %rs1;
	cvt.u32.u16	%r2221, %rs30;
	mul.lo.s32 	%r2222, %r2220, %r2221;
	ld.u16 	%rs696, [%SP+42];
	cvt.u32.u16	%r2223, %rs696;
	mul.lo.s32 	%r2224, %r2223, 24;
	add.s32 	%r2225, %r2222, %r2224;
	cvt.u64.u16	%rd2065, %rs9;
	shl.b64 	%rd2066, %rd2065, 1;
	add.s64 	%rd2067, %rd2017, %rd2066;
	ld.u16 	%rs697, [%rd2067];
	cvt.u32.u16	%r2226, %rs697;
	add.s32 	%r2227, %r2225, %r2226;
	cvt.s64.s32	%rd2068, %r2227;
	shl.b64 	%rd2069, %rd2068, 2;
	add.s64 	%rd2070, %rd13, %rd2069;
	ld.f32 	%f440, [%rd2070];
	cvt.u32.u16	%r2228, %rs1;
	cvt.u32.u16	%r2229, %rs30;
	mul.lo.s32 	%r2230, %r2228, %r2229;
	ld.u16 	%rs698, [%SP+42];
	cvt.u32.u16	%r2231, %rs698;
	mul.lo.s32 	%r2232, %r2231, 25;
	add.s32 	%r2233, %r2230, %r2232;
	cvt.u64.u16	%rd2071, %rs9;
	shl.b64 	%rd2072, %rd2071, 1;
	add.s64 	%rd2073, %rd2017, %rd2072;
	ld.u16 	%rs699, [%rd2073];
	cvt.u32.u16	%r2234, %rs699;
	add.s32 	%r2235, %r2233, %r2234;
	cvt.s64.s32	%rd2074, %r2235;
	shl.b64 	%rd2075, %rd2074, 2;
	add.s64 	%rd2076, %rd13, %rd2075;
	ld.f32 	%f441, [%rd2076];
	cvt.u32.u16	%r2236, %rs1;
	cvt.u32.u16	%r2237, %rs30;
	mul.lo.s32 	%r2238, %r2236, %r2237;
	ld.u16 	%rs700, [%SP+42];
	cvt.u32.u16	%r2239, %rs700;
	mul.lo.s32 	%r2240, %r2239, 26;
	add.s32 	%r2241, %r2238, %r2240;
	cvt.u64.u16	%rd2077, %rs9;
	shl.b64 	%rd2078, %rd2077, 1;
	add.s64 	%rd2079, %rd2017, %rd2078;
	ld.u16 	%rs701, [%rd2079];
	cvt.u32.u16	%r2242, %rs701;
	add.s32 	%r2243, %r2241, %r2242;
	cvt.s64.s32	%rd2080, %r2243;
	shl.b64 	%rd2081, %rd2080, 2;
	add.s64 	%rd2082, %rd13, %rd2081;
	ld.f32 	%f442, [%rd2082];
	cvt.u32.u16	%r2244, %rs1;
	cvt.u32.u16	%r2245, %rs30;
	mul.lo.s32 	%r2246, %r2244, %r2245;
	ld.u16 	%rs702, [%SP+42];
	cvt.u32.u16	%r2247, %rs702;
	mul.lo.s32 	%r2248, %r2247, 27;
	add.s32 	%r2249, %r2246, %r2248;
	cvt.u64.u16	%rd2083, %rs9;
	shl.b64 	%rd2084, %rd2083, 1;
	add.s64 	%rd2085, %rd2017, %rd2084;
	ld.u16 	%rs703, [%rd2085];
	cvt.u32.u16	%r2250, %rs703;
	add.s32 	%r2251, %r2249, %r2250;
	cvt.s64.s32	%rd2086, %r2251;
	shl.b64 	%rd2087, %rd2086, 2;
	add.s64 	%rd2088, %rd13, %rd2087;
	ld.f32 	%f443, [%rd2088];
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2013;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2014;
	.param .b32 param3;
	st.param.f32	[param3+0], %f432;
	.param .b32 param4;
	st.param.f32	[param4+0], %f433;
	.param .b32 param5;
	st.param.f32	[param5+0], %f434;
	.param .b32 param6;
	st.param.f32	[param6+0], %f435;
	.param .b32 param7;
	st.param.f32	[param7+0], %f436;
	.param .b32 param8;
	st.param.f32	[param8+0], %f437;
	.param .b32 param9;
	st.param.f32	[param9+0], %f438;
	.param .b32 param10;
	st.param.f32	[param10+0], %f439;
	.param .b32 param11;
	st.param.f32	[param11+0], %f440;
	.param .b32 param12;
	st.param.f32	[param12+0], %f441;
	.param .b32 param13;
	st.param.f32	[param13+0], %f442;
	.param .b32 param14;
	st.param.f32	[param14+0], %f443;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 90
tmp822:

BB46_114:
	.loc	1 351 1
	cvt.u32.u16	%r2252, %rs9;
	ld.u16 	%rs704, [%SP+16];
	cvt.u32.u16	%r2253, %rs704;
	mul.lo.s32 	%r2254, %r2253, 6;
	add.s32 	%r2255, %r2252, %r2254;
	cvt.s64.s32	%rd2089, %r2255;
	shl.b64 	%rd2090, %rd2089, 1;
	mov.u64 	%rd2091, cBoolModel;
	cvta.const.u64 	%rd2092, %rd2091;
	add.s64 	%rd2093, %rd2092, %rd2090;
	ld.u16 	%rs705, [%rd2093];
	setp.ne.s16	%p114, %rs705, 0;
	not.pred 	%p115, %p114;
	@%p115 bra 	BB46_116;
	bra.uni 	BB46_115;

BB46_115:
	.loc	1 351 1
tmp823:
	cvt.u32.u16	%r2256, %rs1;
	cvt.u32.u16	%r2257, %rs30;
	mul.lo.s32 	%r2258, %r2256, %r2257;
	ld.u16 	%rs706, [%SP+42];
	cvt.u32.u16	%r2259, %rs706;
	mul.lo.s32 	%r2260, %r2259, 28;
	add.s32 	%r2261, %r2258, %r2260;
	cvt.u64.u16	%rd2094, %rs9;
	mov.u64 	%rd2095, cSegToComp;
	cvta.const.u64 	%rd2096, %rd2095;
	shl.b64 	%rd2097, %rd2094, 1;
	add.s64 	%rd2098, %rd2096, %rd2097;
	ld.u16 	%rs707, [%rd2098];
	cvt.u32.u16	%r2262, %rs707;
	add.s32 	%r2263, %r2261, %r2262;
	cvt.s64.s32	%rd2099, %r2263;
	shl.b64 	%rd2100, %rd2099, 2;
	add.s64 	%rd2101, %rd13, %rd2100;
	ld.f32 	%f444, [%rd2101];
	cvt.u32.u16	%r2264, %rs1;
	cvt.u32.u16	%r2265, %rs30;
	mul.lo.s32 	%r2266, %r2264, %r2265;
	ld.u16 	%rs708, [%SP+42];
	cvt.u32.u16	%r2267, %rs708;
	mul.lo.s32 	%r2268, %r2267, 29;
	add.s32 	%r2269, %r2266, %r2268;
	cvt.u64.u16	%rd2102, %rs9;
	shl.b64 	%rd2103, %rd2102, 1;
	add.s64 	%rd2104, %rd2096, %rd2103;
	ld.u16 	%rs709, [%rd2104];
	cvt.u32.u16	%r2270, %rs709;
	add.s32 	%r2271, %r2269, %r2270;
	cvt.s64.s32	%rd2105, %r2271;
	shl.b64 	%rd2106, %rd2105, 2;
	add.s64 	%rd2107, %rd13, %rd2106;
	ld.f32 	%f445, [%rd2107];
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2206;
	.param .b32 param1;
	st.param.f32	[param1+0], %f444;
	.param .b32 param2;
	st.param.f32	[param2+0], %f445;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 91
tmp824:

BB46_116:
	.loc	1 351 1
	cvt.u32.u16	%r2272, %rs10;
	ld.u16 	%rs710, [%SP+16];
	cvt.u32.u16	%r2273, %rs710;
	mul.lo.s32 	%r2274, %r2273, 0;
	add.s32 	%r2275, %r2272, %r2274;
	cvt.s64.s32	%rd2108, %r2275;
	shl.b64 	%rd2109, %rd2108, 1;
	mov.u64 	%rd2110, cBoolModel;
	cvta.const.u64 	%rd2111, %rd2110;
	add.s64 	%rd2112, %rd2111, %rd2109;
	ld.u16 	%rs711, [%rd2112];
	setp.ne.s16	%p116, %rs711, 0;
	not.pred 	%p117, %p116;
	@%p117 bra 	BB46_118;
	bra.uni 	BB46_117;

BB46_117:
	add.u64 	%rd2113, %SP, 620;
	.loc	1 351 1
tmp825:
	add.s64 	%rd2114, %rd2113, 4;
	cvt.u32.u16	%r2276, %rs1;
	cvt.u32.u16	%r2277, %rs30;
	mul.lo.s32 	%r2278, %r2276, %r2277;
	ld.u16 	%rs712, [%SP+42];
	cvt.u32.u16	%r2279, %rs712;
	mul.lo.s32 	%r2280, %r2279, 0;
	add.s32 	%r2281, %r2278, %r2280;
	cvt.u64.u16	%rd2115, %rs10;
	mov.u64 	%rd2116, cSegToComp;
	cvta.const.u64 	%rd2117, %rd2116;
	shl.b64 	%rd2118, %rd2115, 1;
	add.s64 	%rd2119, %rd2117, %rd2118;
	ld.u16 	%rs713, [%rd2119];
	cvt.u32.u16	%r2282, %rs713;
	add.s32 	%r2283, %r2281, %r2282;
	cvt.s64.s32	%rd2120, %r2283;
	shl.b64 	%rd2121, %rd2120, 2;
	add.s64 	%rd2122, %rd13, %rd2121;
	ld.f32 	%f446, [%rd2122];
	cvt.u32.u16	%r2284, %rs1;
	cvt.u32.u16	%r2285, %rs30;
	mul.lo.s32 	%r2286, %r2284, %r2285;
	ld.u16 	%rs714, [%SP+42];
	cvt.u32.u16	%r2287, %rs714;
	mul.lo.s32 	%r2288, %r2287, 1;
	add.s32 	%r2289, %r2286, %r2288;
	cvt.u64.u16	%rd2123, %rs10;
	shl.b64 	%rd2124, %rd2123, 1;
	add.s64 	%rd2125, %rd2117, %rd2124;
	ld.u16 	%rs715, [%rd2125];
	cvt.u32.u16	%r2290, %rs715;
	add.s32 	%r2291, %r2289, %r2290;
	cvt.s64.s32	%rd2126, %r2291;
	shl.b64 	%rd2127, %rd2126, 2;
	add.s64 	%rd2128, %rd13, %rd2127;
	ld.f32 	%f447, [%rd2128];
	ld.f32 	%f448, [%SP+652];
	add.s64 	%rd2129, %rd2113, 36;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2113;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2114;
	.param .b32 param3;
	st.param.f32	[param3+0], %f446;
	.param .b32 param4;
	st.param.f32	[param4+0], %f447;
	.param .b32 param5;
	st.param.f32	[param5+0], %f448;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2129;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 92
tmp826:

BB46_118:
	.loc	1 351 1
	cvt.u32.u16	%r2292, %rs10;
	ld.u16 	%rs716, [%SP+16];
	cvt.u32.u16	%r2293, %rs716;
	mul.lo.s32 	%r2294, %r2293, 1;
	add.s32 	%r2295, %r2292, %r2294;
	cvt.s64.s32	%rd2130, %r2295;
	shl.b64 	%rd2131, %rd2130, 1;
	mov.u64 	%rd2132, cBoolModel;
	cvta.const.u64 	%rd2133, %rd2132;
	add.s64 	%rd2134, %rd2133, %rd2131;
	ld.u16 	%rs717, [%rd2134];
	setp.ne.s16	%p118, %rs717, 0;
	not.pred 	%p119, %p118;
	@%p119 bra 	BB46_120;
	bra.uni 	BB46_119;

BB46_119:
	add.u64 	%rd2135, %SP, 620;
	.loc	1 351 1
tmp827:
	add.s64 	%rd2136, %rd2135, 8;
	ld.f32 	%f449, [%SP+656];
	add.s64 	%rd2137, %rd2135, 32;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2136;
	.param .b32 param2;
	st.param.f32	[param2+0], %f449;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2137;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 93
tmp828:

BB46_120:
	.loc	1 351 1
	cvt.u32.u16	%r2296, %rs10;
	ld.u16 	%rs718, [%SP+16];
	cvt.u32.u16	%r2297, %rs718;
	mul.lo.s32 	%r2298, %r2297, 2;
	add.s32 	%r2299, %r2296, %r2298;
	cvt.s64.s32	%rd2138, %r2299;
	shl.b64 	%rd2139, %rd2138, 1;
	mov.u64 	%rd2140, cBoolModel;
	cvta.const.u64 	%rd2141, %rd2140;
	add.s64 	%rd2142, %rd2141, %rd2139;
	ld.u16 	%rs719, [%rd2142];
	setp.ne.s16	%p120, %rs719, 0;
	not.pred 	%p121, %p120;
	@%p121 bra 	BB46_122;
	bra.uni 	BB46_121;

BB46_121:
	add.u64 	%rd2143, %SP, 620;
	.loc	1 351 1
tmp829:
	add.s64 	%rd2144, %rd2143, 12;
	cvt.u32.u16	%r2300, %rs1;
	cvt.u32.u16	%r2301, %rs30;
	mul.lo.s32 	%r2302, %r2300, %r2301;
	ld.u16 	%rs720, [%SP+42];
	cvt.u32.u16	%r2303, %rs720;
	mul.lo.s32 	%r2304, %r2303, 2;
	add.s32 	%r2305, %r2302, %r2304;
	cvt.u64.u16	%rd2145, %rs10;
	mov.u64 	%rd2146, cSegToComp;
	cvta.const.u64 	%rd2147, %rd2146;
	shl.b64 	%rd2148, %rd2145, 1;
	add.s64 	%rd2149, %rd2147, %rd2148;
	ld.u16 	%rs721, [%rd2149];
	cvt.u32.u16	%r2306, %rs721;
	add.s32 	%r2307, %r2305, %r2306;
	cvt.s64.s32	%rd2150, %r2307;
	shl.b64 	%rd2151, %rd2150, 2;
	add.s64 	%rd2152, %rd13, %rd2151;
	ld.f32 	%f450, [%rd2152];
	cvt.u32.u16	%r2308, %rs1;
	cvt.u32.u16	%r2309, %rs30;
	mul.lo.s32 	%r2310, %r2308, %r2309;
	ld.u16 	%rs722, [%SP+42];
	cvt.u32.u16	%r2311, %rs722;
	mul.lo.s32 	%r2312, %r2311, 3;
	add.s32 	%r2313, %r2310, %r2312;
	cvt.u64.u16	%rd2153, %rs10;
	shl.b64 	%rd2154, %rd2153, 1;
	add.s64 	%rd2155, %rd2147, %rd2154;
	ld.u16 	%rs723, [%rd2155];
	cvt.u32.u16	%r2314, %rs723;
	add.s32 	%r2315, %r2313, %r2314;
	cvt.s64.s32	%rd2156, %r2315;
	shl.b64 	%rd2157, %rd2156, 2;
	add.s64 	%rd2158, %rd13, %rd2157;
	ld.f32 	%f451, [%rd2158];
	cvt.u32.u16	%r2316, %rs1;
	cvt.u32.u16	%r2317, %rs30;
	mul.lo.s32 	%r2318, %r2316, %r2317;
	ld.u16 	%rs724, [%SP+42];
	cvt.u32.u16	%r2319, %rs724;
	mul.lo.s32 	%r2320, %r2319, 4;
	add.s32 	%r2321, %r2318, %r2320;
	cvt.u64.u16	%rd2159, %rs10;
	shl.b64 	%rd2160, %rd2159, 1;
	add.s64 	%rd2161, %rd2147, %rd2160;
	ld.u16 	%rs725, [%rd2161];
	cvt.u32.u16	%r2322, %rs725;
	add.s32 	%r2323, %r2321, %r2322;
	cvt.s64.s32	%rd2162, %r2323;
	shl.b64 	%rd2163, %rd2162, 2;
	add.s64 	%rd2164, %rd13, %rd2163;
	ld.f32 	%f452, [%rd2164];
	cvt.u32.u16	%r2324, %rs1;
	cvt.u32.u16	%r2325, %rs30;
	mul.lo.s32 	%r2326, %r2324, %r2325;
	ld.u16 	%rs726, [%SP+42];
	cvt.u32.u16	%r2327, %rs726;
	mul.lo.s32 	%r2328, %r2327, 5;
	add.s32 	%r2329, %r2326, %r2328;
	cvt.u64.u16	%rd2165, %rs10;
	shl.b64 	%rd2166, %rd2165, 1;
	add.s64 	%rd2167, %rd2147, %rd2166;
	ld.u16 	%rs727, [%rd2167];
	cvt.u32.u16	%r2330, %rs727;
	add.s32 	%r2331, %r2329, %r2330;
	cvt.s64.s32	%rd2168, %r2331;
	shl.b64 	%rd2169, %rd2168, 2;
	add.s64 	%rd2170, %rd13, %rd2169;
	ld.f32 	%f453, [%rd2170];
	ld.f32 	%f454, [%SP+652];
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2144;
	.param .b32 param2;
	st.param.f32	[param2+0], %f450;
	.param .b32 param3;
	st.param.f32	[param3+0], %f451;
	.param .b32 param4;
	st.param.f32	[param4+0], %f452;
	.param .b32 param5;
	st.param.f32	[param5+0], %f453;
	.param .b32 param6;
	st.param.f32	[param6+0], %f454;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 94
tmp830:

BB46_122:
	.loc	1 351 1
	cvt.u32.u16	%r2332, %rs10;
	ld.u16 	%rs728, [%SP+16];
	cvt.u32.u16	%r2333, %rs728;
	mul.lo.s32 	%r2334, %r2333, 3;
	add.s32 	%r2335, %r2332, %r2334;
	cvt.s64.s32	%rd2171, %r2335;
	shl.b64 	%rd2172, %rd2171, 1;
	mov.u64 	%rd2173, cBoolModel;
	cvta.const.u64 	%rd2174, %rd2173;
	add.s64 	%rd2175, %rd2174, %rd2172;
	ld.u16 	%rs729, [%rd2175];
	setp.ne.s16	%p122, %rs729, 0;
	not.pred 	%p123, %p122;
	@%p123 bra 	BB46_124;
	bra.uni 	BB46_123;

BB46_123:
	add.u64 	%rd2176, %SP, 620;
	.loc	1 351 1
tmp831:
	add.s64 	%rd2177, %rd2176, 16;
	cvt.u32.u16	%r2336, %rs1;
	cvt.u32.u16	%r2337, %rs30;
	mul.lo.s32 	%r2338, %r2336, %r2337;
	ld.u16 	%rs730, [%SP+42];
	cvt.u32.u16	%r2339, %rs730;
	mul.lo.s32 	%r2340, %r2339, 6;
	add.s32 	%r2341, %r2338, %r2340;
	cvt.u64.u16	%rd2178, %rs10;
	mov.u64 	%rd2179, cSegToComp;
	cvta.const.u64 	%rd2180, %rd2179;
	shl.b64 	%rd2181, %rd2178, 1;
	add.s64 	%rd2182, %rd2180, %rd2181;
	ld.u16 	%rs731, [%rd2182];
	cvt.u32.u16	%r2342, %rs731;
	add.s32 	%r2343, %r2341, %r2342;
	cvt.s64.s32	%rd2183, %r2343;
	shl.b64 	%rd2184, %rd2183, 2;
	add.s64 	%rd2185, %rd13, %rd2184;
	ld.f32 	%f455, [%rd2185];
	cvt.u32.u16	%r2344, %rs1;
	cvt.u32.u16	%r2345, %rs30;
	mul.lo.s32 	%r2346, %r2344, %r2345;
	ld.u16 	%rs732, [%SP+42];
	cvt.u32.u16	%r2347, %rs732;
	mul.lo.s32 	%r2348, %r2347, 7;
	add.s32 	%r2349, %r2346, %r2348;
	cvt.u64.u16	%rd2186, %rs10;
	shl.b64 	%rd2187, %rd2186, 1;
	add.s64 	%rd2188, %rd2180, %rd2187;
	ld.u16 	%rs733, [%rd2188];
	cvt.u32.u16	%r2350, %rs733;
	add.s32 	%r2351, %r2349, %r2350;
	cvt.s64.s32	%rd2189, %r2351;
	shl.b64 	%rd2190, %rd2189, 2;
	add.s64 	%rd2191, %rd13, %rd2190;
	ld.f32 	%f456, [%rd2191];
	cvt.u32.u16	%r2352, %rs1;
	cvt.u32.u16	%r2353, %rs30;
	mul.lo.s32 	%r2354, %r2352, %r2353;
	ld.u16 	%rs734, [%SP+42];
	cvt.u32.u16	%r2355, %rs734;
	mul.lo.s32 	%r2356, %r2355, 8;
	add.s32 	%r2357, %r2354, %r2356;
	cvt.u64.u16	%rd2192, %rs10;
	shl.b64 	%rd2193, %rd2192, 1;
	add.s64 	%rd2194, %rd2180, %rd2193;
	ld.u16 	%rs735, [%rd2194];
	cvt.u32.u16	%r2358, %rs735;
	add.s32 	%r2359, %r2357, %r2358;
	cvt.s64.s32	%rd2195, %r2359;
	shl.b64 	%rd2196, %rd2195, 2;
	add.s64 	%rd2197, %rd13, %rd2196;
	ld.f32 	%f457, [%rd2197];
	cvt.u32.u16	%r2360, %rs1;
	cvt.u32.u16	%r2361, %rs30;
	mul.lo.s32 	%r2362, %r2360, %r2361;
	ld.u16 	%rs736, [%SP+42];
	cvt.u32.u16	%r2363, %rs736;
	mul.lo.s32 	%r2364, %r2363, 9;
	add.s32 	%r2365, %r2362, %r2364;
	cvt.u64.u16	%rd2198, %rs10;
	shl.b64 	%rd2199, %rd2198, 1;
	add.s64 	%rd2200, %rd2180, %rd2199;
	ld.u16 	%rs737, [%rd2200];
	cvt.u32.u16	%r2366, %rs737;
	add.s32 	%r2367, %r2365, %r2366;
	cvt.s64.s32	%rd2201, %r2367;
	shl.b64 	%rd2202, %rd2201, 2;
	add.s64 	%rd2203, %rd13, %rd2202;
	ld.f32 	%f458, [%rd2203];
	cvt.u32.u16	%r2368, %rs1;
	cvt.u32.u16	%r2369, %rs30;
	mul.lo.s32 	%r2370, %r2368, %r2369;
	ld.u16 	%rs738, [%SP+42];
	cvt.u32.u16	%r2371, %rs738;
	mul.lo.s32 	%r2372, %r2371, 10;
	add.s32 	%r2373, %r2370, %r2372;
	cvt.u64.u16	%rd2204, %rs10;
	shl.b64 	%rd2205, %rd2204, 1;
	add.s64 	%rd2206, %rd2180, %rd2205;
	ld.u16 	%rs739, [%rd2206];
	cvt.u32.u16	%r2374, %rs739;
	add.s32 	%r2375, %r2373, %r2374;
	cvt.s64.s32	%rd2207, %r2375;
	shl.b64 	%rd2208, %rd2207, 2;
	add.s64 	%rd2209, %rd13, %rd2208;
	ld.f32 	%f459, [%rd2209];
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2177;
	.param .b32 param2;
	st.param.f32	[param2+0], %f455;
	.param .b32 param3;
	st.param.f32	[param3+0], %f456;
	.param .b32 param4;
	st.param.f32	[param4+0], %f457;
	.param .b32 param5;
	st.param.f32	[param5+0], %f458;
	.param .b32 param6;
	st.param.f32	[param6+0], %f459;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 95
tmp832:

BB46_124:
	.loc	1 351 1
	cvt.u32.u16	%r2376, %rs10;
	ld.u16 	%rs740, [%SP+16];
	cvt.u32.u16	%r2377, %rs740;
	mul.lo.s32 	%r2378, %r2377, 4;
	add.s32 	%r2379, %r2376, %r2378;
	cvt.s64.s32	%rd2210, %r2379;
	shl.b64 	%rd2211, %rd2210, 1;
	mov.u64 	%rd2212, cBoolModel;
	cvta.const.u64 	%rd2213, %rd2212;
	add.s64 	%rd2214, %rd2213, %rd2211;
	ld.u16 	%rs741, [%rd2214];
	setp.ne.s16	%p124, %rs741, 0;
	not.pred 	%p125, %p124;
	@%p125 bra 	BB46_126;
	bra.uni 	BB46_125;

BB46_125:
	add.u64 	%rd2215, %SP, 620;
	.loc	1 351 1
tmp833:
	add.s64 	%rd2216, %rd2215, 20;
	cvt.u32.u16	%r2380, %rs1;
	cvt.u32.u16	%r2381, %rs30;
	mul.lo.s32 	%r2382, %r2380, %r2381;
	ld.u16 	%rs742, [%SP+42];
	cvt.u32.u16	%r2383, %rs742;
	mul.lo.s32 	%r2384, %r2383, 11;
	add.s32 	%r2385, %r2382, %r2384;
	cvt.u64.u16	%rd2217, %rs10;
	mov.u64 	%rd2218, cSegToComp;
	cvta.const.u64 	%rd2219, %rd2218;
	shl.b64 	%rd2220, %rd2217, 1;
	add.s64 	%rd2221, %rd2219, %rd2220;
	ld.u16 	%rs743, [%rd2221];
	cvt.u32.u16	%r2386, %rs743;
	add.s32 	%r2387, %r2385, %r2386;
	cvt.s64.s32	%rd2222, %r2387;
	shl.b64 	%rd2223, %rd2222, 2;
	add.s64 	%rd2224, %rd13, %rd2223;
	ld.f32 	%f460, [%rd2224];
	cvt.u32.u16	%r2388, %rs1;
	cvt.u32.u16	%r2389, %rs30;
	mul.lo.s32 	%r2390, %r2388, %r2389;
	ld.u16 	%rs744, [%SP+42];
	cvt.u32.u16	%r2391, %rs744;
	mul.lo.s32 	%r2392, %r2391, 12;
	add.s32 	%r2393, %r2390, %r2392;
	cvt.u64.u16	%rd2225, %rs10;
	shl.b64 	%rd2226, %rd2225, 1;
	add.s64 	%rd2227, %rd2219, %rd2226;
	ld.u16 	%rs745, [%rd2227];
	cvt.u32.u16	%r2394, %rs745;
	add.s32 	%r2395, %r2393, %r2394;
	cvt.s64.s32	%rd2228, %r2395;
	shl.b64 	%rd2229, %rd2228, 2;
	add.s64 	%rd2230, %rd13, %rd2229;
	ld.f32 	%f461, [%rd2230];
	cvt.u32.u16	%r2396, %rs1;
	cvt.u32.u16	%r2397, %rs30;
	mul.lo.s32 	%r2398, %r2396, %r2397;
	ld.u16 	%rs746, [%SP+42];
	cvt.u32.u16	%r2399, %rs746;
	mul.lo.s32 	%r2400, %r2399, 13;
	add.s32 	%r2401, %r2398, %r2400;
	cvt.u64.u16	%rd2231, %rs10;
	shl.b64 	%rd2232, %rd2231, 1;
	add.s64 	%rd2233, %rd2219, %rd2232;
	ld.u16 	%rs747, [%rd2233];
	cvt.u32.u16	%r2402, %rs747;
	add.s32 	%r2403, %r2401, %r2402;
	cvt.s64.s32	%rd2234, %r2403;
	shl.b64 	%rd2235, %rd2234, 2;
	add.s64 	%rd2236, %rd13, %rd2235;
	ld.f32 	%f462, [%rd2236];
	cvt.u32.u16	%r2404, %rs1;
	cvt.u32.u16	%r2405, %rs30;
	mul.lo.s32 	%r2406, %r2404, %r2405;
	ld.u16 	%rs748, [%SP+42];
	cvt.u32.u16	%r2407, %rs748;
	mul.lo.s32 	%r2408, %r2407, 14;
	add.s32 	%r2409, %r2406, %r2408;
	cvt.u64.u16	%rd2237, %rs10;
	shl.b64 	%rd2238, %rd2237, 1;
	add.s64 	%rd2239, %rd2219, %rd2238;
	ld.u16 	%rs749, [%rd2239];
	cvt.u32.u16	%r2410, %rs749;
	add.s32 	%r2411, %r2409, %r2410;
	cvt.s64.s32	%rd2240, %r2411;
	shl.b64 	%rd2241, %rd2240, 2;
	add.s64 	%rd2242, %rd13, %rd2241;
	ld.f32 	%f463, [%rd2242];
	cvt.u32.u16	%r2412, %rs1;
	cvt.u32.u16	%r2413, %rs30;
	mul.lo.s32 	%r2414, %r2412, %r2413;
	ld.u16 	%rs750, [%SP+42];
	cvt.u32.u16	%r2415, %rs750;
	mul.lo.s32 	%r2416, %r2415, 15;
	add.s32 	%r2417, %r2414, %r2416;
	cvt.u64.u16	%rd2243, %rs10;
	shl.b64 	%rd2244, %rd2243, 1;
	add.s64 	%rd2245, %rd2219, %rd2244;
	ld.u16 	%rs751, [%rd2245];
	cvt.u32.u16	%r2418, %rs751;
	add.s32 	%r2419, %r2417, %r2418;
	cvt.s64.s32	%rd2246, %r2419;
	shl.b64 	%rd2247, %rd2246, 2;
	add.s64 	%rd2248, %rd13, %rd2247;
	ld.f32 	%f464, [%rd2248];
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2216;
	.param .b32 param2;
	st.param.f32	[param2+0], %f460;
	.param .b32 param3;
	st.param.f32	[param3+0], %f461;
	.param .b32 param4;
	st.param.f32	[param4+0], %f462;
	.param .b32 param5;
	st.param.f32	[param5+0], %f463;
	.param .b32 param6;
	st.param.f32	[param6+0], %f464;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 96
tmp834:

BB46_126:
	.loc	1 351 1
	cvt.u32.u16	%r2420, %rs10;
	ld.u16 	%rs752, [%SP+16];
	cvt.u32.u16	%r2421, %rs752;
	mul.lo.s32 	%r2422, %r2421, 5;
	add.s32 	%r2423, %r2420, %r2422;
	cvt.s64.s32	%rd2249, %r2423;
	shl.b64 	%rd2250, %rd2249, 1;
	mov.u64 	%rd2251, cBoolModel;
	cvta.const.u64 	%rd2252, %rd2251;
	add.s64 	%rd2253, %rd2252, %rd2250;
	ld.u16 	%rs753, [%rd2253];
	setp.ne.s16	%p126, %rs753, 0;
	not.pred 	%p127, %p126;
	@%p127 bra 	BB46_128;
	bra.uni 	BB46_127;

BB46_127:
	add.u64 	%rd2254, %SP, 620;
	.loc	1 351 1
tmp835:
	add.s64 	%rd2255, %rd2254, 24;
	add.s64 	%rd2256, %rd2254, 28;
	cvt.u32.u16	%r2424, %rs1;
	cvt.u32.u16	%r2425, %rs30;
	mul.lo.s32 	%r2426, %r2424, %r2425;
	ld.u16 	%rs754, [%SP+42];
	cvt.u32.u16	%r2427, %rs754;
	mul.lo.s32 	%r2428, %r2427, 16;
	add.s32 	%r2429, %r2426, %r2428;
	cvt.u64.u16	%rd2257, %rs10;
	mov.u64 	%rd2258, cSegToComp;
	cvta.const.u64 	%rd2259, %rd2258;
	shl.b64 	%rd2260, %rd2257, 1;
	add.s64 	%rd2261, %rd2259, %rd2260;
	ld.u16 	%rs755, [%rd2261];
	cvt.u32.u16	%r2430, %rs755;
	add.s32 	%r2431, %r2429, %r2430;
	cvt.s64.s32	%rd2262, %r2431;
	shl.b64 	%rd2263, %rd2262, 2;
	add.s64 	%rd2264, %rd13, %rd2263;
	ld.f32 	%f465, [%rd2264];
	cvt.u32.u16	%r2432, %rs1;
	cvt.u32.u16	%r2433, %rs30;
	mul.lo.s32 	%r2434, %r2432, %r2433;
	ld.u16 	%rs756, [%SP+42];
	cvt.u32.u16	%r2435, %rs756;
	mul.lo.s32 	%r2436, %r2435, 17;
	add.s32 	%r2437, %r2434, %r2436;
	cvt.u64.u16	%rd2265, %rs10;
	shl.b64 	%rd2266, %rd2265, 1;
	add.s64 	%rd2267, %rd2259, %rd2266;
	ld.u16 	%rs757, [%rd2267];
	cvt.u32.u16	%r2438, %rs757;
	add.s32 	%r2439, %r2437, %r2438;
	cvt.s64.s32	%rd2268, %r2439;
	shl.b64 	%rd2269, %rd2268, 2;
	add.s64 	%rd2270, %rd13, %rd2269;
	ld.f32 	%f466, [%rd2270];
	cvt.u32.u16	%r2440, %rs1;
	cvt.u32.u16	%r2441, %rs30;
	mul.lo.s32 	%r2442, %r2440, %r2441;
	ld.u16 	%rs758, [%SP+42];
	cvt.u32.u16	%r2443, %rs758;
	mul.lo.s32 	%r2444, %r2443, 18;
	add.s32 	%r2445, %r2442, %r2444;
	cvt.u64.u16	%rd2271, %rs10;
	shl.b64 	%rd2272, %rd2271, 1;
	add.s64 	%rd2273, %rd2259, %rd2272;
	ld.u16 	%rs759, [%rd2273];
	cvt.u32.u16	%r2446, %rs759;
	add.s32 	%r2447, %r2445, %r2446;
	cvt.s64.s32	%rd2274, %r2447;
	shl.b64 	%rd2275, %rd2274, 2;
	add.s64 	%rd2276, %rd13, %rd2275;
	ld.f32 	%f467, [%rd2276];
	cvt.u32.u16	%r2448, %rs1;
	cvt.u32.u16	%r2449, %rs30;
	mul.lo.s32 	%r2450, %r2448, %r2449;
	ld.u16 	%rs760, [%SP+42];
	cvt.u32.u16	%r2451, %rs760;
	mul.lo.s32 	%r2452, %r2451, 19;
	add.s32 	%r2453, %r2450, %r2452;
	cvt.u64.u16	%rd2277, %rs10;
	shl.b64 	%rd2278, %rd2277, 1;
	add.s64 	%rd2279, %rd2259, %rd2278;
	ld.u16 	%rs761, [%rd2279];
	cvt.u32.u16	%r2454, %rs761;
	add.s32 	%r2455, %r2453, %r2454;
	cvt.s64.s32	%rd2280, %r2455;
	shl.b64 	%rd2281, %rd2280, 2;
	add.s64 	%rd2282, %rd13, %rd2281;
	ld.f32 	%f468, [%rd2282];
	cvt.u32.u16	%r2456, %rs1;
	cvt.u32.u16	%r2457, %rs30;
	mul.lo.s32 	%r2458, %r2456, %r2457;
	ld.u16 	%rs762, [%SP+42];
	cvt.u32.u16	%r2459, %rs762;
	mul.lo.s32 	%r2460, %r2459, 20;
	add.s32 	%r2461, %r2458, %r2460;
	cvt.u64.u16	%rd2283, %rs10;
	shl.b64 	%rd2284, %rd2283, 1;
	add.s64 	%rd2285, %rd2259, %rd2284;
	ld.u16 	%rs763, [%rd2285];
	cvt.u32.u16	%r2462, %rs763;
	add.s32 	%r2463, %r2461, %r2462;
	cvt.s64.s32	%rd2286, %r2463;
	shl.b64 	%rd2287, %rd2286, 2;
	add.s64 	%rd2288, %rd13, %rd2287;
	ld.f32 	%f469, [%rd2288];
	cvt.u32.u16	%r2464, %rs1;
	cvt.u32.u16	%r2465, %rs30;
	mul.lo.s32 	%r2466, %r2464, %r2465;
	ld.u16 	%rs764, [%SP+42];
	cvt.u32.u16	%r2467, %rs764;
	mul.lo.s32 	%r2468, %r2467, 21;
	add.s32 	%r2469, %r2466, %r2468;
	cvt.u64.u16	%rd2289, %rs10;
	shl.b64 	%rd2290, %rd2289, 1;
	add.s64 	%rd2291, %rd2259, %rd2290;
	ld.u16 	%rs765, [%rd2291];
	cvt.u32.u16	%r2470, %rs765;
	add.s32 	%r2471, %r2469, %r2470;
	cvt.s64.s32	%rd2292, %r2471;
	shl.b64 	%rd2293, %rd2292, 2;
	add.s64 	%rd2294, %rd13, %rd2293;
	ld.f32 	%f470, [%rd2294];
	cvt.u32.u16	%r2472, %rs1;
	cvt.u32.u16	%r2473, %rs30;
	mul.lo.s32 	%r2474, %r2472, %r2473;
	ld.u16 	%rs766, [%SP+42];
	cvt.u32.u16	%r2475, %rs766;
	mul.lo.s32 	%r2476, %r2475, 22;
	add.s32 	%r2477, %r2474, %r2476;
	cvt.u64.u16	%rd2295, %rs10;
	shl.b64 	%rd2296, %rd2295, 1;
	add.s64 	%rd2297, %rd2259, %rd2296;
	ld.u16 	%rs767, [%rd2297];
	cvt.u32.u16	%r2478, %rs767;
	add.s32 	%r2479, %r2477, %r2478;
	cvt.s64.s32	%rd2298, %r2479;
	shl.b64 	%rd2299, %rd2298, 2;
	add.s64 	%rd2300, %rd13, %rd2299;
	ld.f32 	%f471, [%rd2300];
	cvt.u32.u16	%r2480, %rs1;
	cvt.u32.u16	%r2481, %rs30;
	mul.lo.s32 	%r2482, %r2480, %r2481;
	ld.u16 	%rs768, [%SP+42];
	cvt.u32.u16	%r2483, %rs768;
	mul.lo.s32 	%r2484, %r2483, 23;
	add.s32 	%r2485, %r2482, %r2484;
	cvt.u64.u16	%rd2301, %rs10;
	shl.b64 	%rd2302, %rd2301, 1;
	add.s64 	%rd2303, %rd2259, %rd2302;
	ld.u16 	%rs769, [%rd2303];
	cvt.u32.u16	%r2486, %rs769;
	add.s32 	%r2487, %r2485, %r2486;
	cvt.s64.s32	%rd2304, %r2487;
	shl.b64 	%rd2305, %rd2304, 2;
	add.s64 	%rd2306, %rd13, %rd2305;
	ld.f32 	%f472, [%rd2306];
	cvt.u32.u16	%r2488, %rs1;
	cvt.u32.u16	%r2489, %rs30;
	mul.lo.s32 	%r2490, %r2488, %r2489;
	ld.u16 	%rs770, [%SP+42];
	cvt.u32.u16	%r2491, %rs770;
	mul.lo.s32 	%r2492, %r2491, 24;
	add.s32 	%r2493, %r2490, %r2492;
	cvt.u64.u16	%rd2307, %rs10;
	shl.b64 	%rd2308, %rd2307, 1;
	add.s64 	%rd2309, %rd2259, %rd2308;
	ld.u16 	%rs771, [%rd2309];
	cvt.u32.u16	%r2494, %rs771;
	add.s32 	%r2495, %r2493, %r2494;
	cvt.s64.s32	%rd2310, %r2495;
	shl.b64 	%rd2311, %rd2310, 2;
	add.s64 	%rd2312, %rd13, %rd2311;
	ld.f32 	%f473, [%rd2312];
	cvt.u32.u16	%r2496, %rs1;
	cvt.u32.u16	%r2497, %rs30;
	mul.lo.s32 	%r2498, %r2496, %r2497;
	ld.u16 	%rs772, [%SP+42];
	cvt.u32.u16	%r2499, %rs772;
	mul.lo.s32 	%r2500, %r2499, 25;
	add.s32 	%r2501, %r2498, %r2500;
	cvt.u64.u16	%rd2313, %rs10;
	shl.b64 	%rd2314, %rd2313, 1;
	add.s64 	%rd2315, %rd2259, %rd2314;
	ld.u16 	%rs773, [%rd2315];
	cvt.u32.u16	%r2502, %rs773;
	add.s32 	%r2503, %r2501, %r2502;
	cvt.s64.s32	%rd2316, %r2503;
	shl.b64 	%rd2317, %rd2316, 2;
	add.s64 	%rd2318, %rd13, %rd2317;
	ld.f32 	%f474, [%rd2318];
	cvt.u32.u16	%r2504, %rs1;
	cvt.u32.u16	%r2505, %rs30;
	mul.lo.s32 	%r2506, %r2504, %r2505;
	ld.u16 	%rs774, [%SP+42];
	cvt.u32.u16	%r2507, %rs774;
	mul.lo.s32 	%r2508, %r2507, 26;
	add.s32 	%r2509, %r2506, %r2508;
	cvt.u64.u16	%rd2319, %rs10;
	shl.b64 	%rd2320, %rd2319, 1;
	add.s64 	%rd2321, %rd2259, %rd2320;
	ld.u16 	%rs775, [%rd2321];
	cvt.u32.u16	%r2510, %rs775;
	add.s32 	%r2511, %r2509, %r2510;
	cvt.s64.s32	%rd2322, %r2511;
	shl.b64 	%rd2323, %rd2322, 2;
	add.s64 	%rd2324, %rd13, %rd2323;
	ld.f32 	%f475, [%rd2324];
	cvt.u32.u16	%r2512, %rs1;
	cvt.u32.u16	%r2513, %rs30;
	mul.lo.s32 	%r2514, %r2512, %r2513;
	ld.u16 	%rs776, [%SP+42];
	cvt.u32.u16	%r2515, %rs776;
	mul.lo.s32 	%r2516, %r2515, 27;
	add.s32 	%r2517, %r2514, %r2516;
	cvt.u64.u16	%rd2325, %rs10;
	shl.b64 	%rd2326, %rd2325, 1;
	add.s64 	%rd2327, %rd2259, %rd2326;
	ld.u16 	%rs777, [%rd2327];
	cvt.u32.u16	%r2518, %rs777;
	add.s32 	%r2519, %r2517, %r2518;
	cvt.s64.s32	%rd2328, %r2519;
	shl.b64 	%rd2329, %rd2328, 2;
	add.s64 	%rd2330, %rd13, %rd2329;
	ld.f32 	%f476, [%rd2330];
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2255;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2256;
	.param .b32 param3;
	st.param.f32	[param3+0], %f465;
	.param .b32 param4;
	st.param.f32	[param4+0], %f466;
	.param .b32 param5;
	st.param.f32	[param5+0], %f467;
	.param .b32 param6;
	st.param.f32	[param6+0], %f468;
	.param .b32 param7;
	st.param.f32	[param7+0], %f469;
	.param .b32 param8;
	st.param.f32	[param8+0], %f470;
	.param .b32 param9;
	st.param.f32	[param9+0], %f471;
	.param .b32 param10;
	st.param.f32	[param10+0], %f472;
	.param .b32 param11;
	st.param.f32	[param11+0], %f473;
	.param .b32 param12;
	st.param.f32	[param12+0], %f474;
	.param .b32 param13;
	st.param.f32	[param13+0], %f475;
	.param .b32 param14;
	st.param.f32	[param14+0], %f476;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 97
tmp836:

BB46_128:
	.loc	1 351 1
	cvt.u32.u16	%r2520, %rs10;
	ld.u16 	%rs778, [%SP+16];
	cvt.u32.u16	%r2521, %rs778;
	mul.lo.s32 	%r2522, %r2521, 6;
	add.s32 	%r2523, %r2520, %r2522;
	cvt.s64.s32	%rd2331, %r2523;
	shl.b64 	%rd2332, %rd2331, 1;
	mov.u64 	%rd2333, cBoolModel;
	cvta.const.u64 	%rd2334, %rd2333;
	add.s64 	%rd2335, %rd2334, %rd2332;
	ld.u16 	%rs779, [%rd2335];
	setp.ne.s16	%p128, %rs779, 0;
	not.pred 	%p129, %p128;
	@%p129 bra 	BB46_130;
	bra.uni 	BB46_129;

BB46_129:
	.loc	1 351 1
tmp837:
	cvt.u32.u16	%r2524, %rs1;
	cvt.u32.u16	%r2525, %rs30;
	mul.lo.s32 	%r2526, %r2524, %r2525;
	ld.u16 	%rs780, [%SP+42];
	cvt.u32.u16	%r2527, %rs780;
	mul.lo.s32 	%r2528, %r2527, 28;
	add.s32 	%r2529, %r2526, %r2528;
	cvt.u64.u16	%rd2336, %rs10;
	mov.u64 	%rd2337, cSegToComp;
	cvta.const.u64 	%rd2338, %rd2337;
	shl.b64 	%rd2339, %rd2336, 1;
	add.s64 	%rd2340, %rd2338, %rd2339;
	ld.u16 	%rs781, [%rd2340];
	cvt.u32.u16	%r2530, %rs781;
	add.s32 	%r2531, %r2529, %r2530;
	cvt.s64.s32	%rd2341, %r2531;
	shl.b64 	%rd2342, %rd2341, 2;
	add.s64 	%rd2343, %rd13, %rd2342;
	ld.f32 	%f477, [%rd2343];
	cvt.u32.u16	%r2532, %rs1;
	cvt.u32.u16	%r2533, %rs30;
	mul.lo.s32 	%r2534, %r2532, %r2533;
	ld.u16 	%rs782, [%SP+42];
	cvt.u32.u16	%r2535, %rs782;
	mul.lo.s32 	%r2536, %r2535, 29;
	add.s32 	%r2537, %r2534, %r2536;
	cvt.u64.u16	%rd2344, %rs10;
	shl.b64 	%rd2345, %rd2344, 1;
	add.s64 	%rd2346, %rd2338, %rd2345;
	ld.u16 	%rs783, [%rd2346];
	cvt.u32.u16	%r2538, %rs783;
	add.s32 	%r2539, %r2537, %r2538;
	cvt.s64.s32	%rd2347, %r2539;
	shl.b64 	%rd2348, %rd2347, 2;
	add.s64 	%rd2349, %rd13, %rd2348;
	ld.f32 	%f478, [%rd2349];
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2208;
	.param .b32 param1;
	st.param.f32	[param1+0], %f477;
	.param .b32 param2;
	st.param.f32	[param2+0], %f478;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 98
tmp838:

BB46_130:
	.loc	1 351 1
	cvt.u32.u16	%r2540, %rs11;
	ld.u16 	%rs784, [%SP+16];
	cvt.u32.u16	%r2541, %rs784;
	mul.lo.s32 	%r2542, %r2541, 0;
	add.s32 	%r2543, %r2540, %r2542;
	cvt.s64.s32	%rd2350, %r2543;
	shl.b64 	%rd2351, %rd2350, 1;
	mov.u64 	%rd2352, cBoolModel;
	cvta.const.u64 	%rd2353, %rd2352;
	add.s64 	%rd2354, %rd2353, %rd2351;
	ld.u16 	%rs785, [%rd2354];
	setp.ne.s16	%p130, %rs785, 0;
	not.pred 	%p131, %p130;
	@%p131 bra 	BB46_132;
	bra.uni 	BB46_131;

BB46_131:
	add.u64 	%rd2355, %SP, 660;
	.loc	1 351 1
tmp839:
	add.s64 	%rd2356, %rd2355, 4;
	cvt.u32.u16	%r2544, %rs1;
	cvt.u32.u16	%r2545, %rs30;
	mul.lo.s32 	%r2546, %r2544, %r2545;
	ld.u16 	%rs786, [%SP+42];
	cvt.u32.u16	%r2547, %rs786;
	mul.lo.s32 	%r2548, %r2547, 0;
	add.s32 	%r2549, %r2546, %r2548;
	cvt.u64.u16	%rd2357, %rs11;
	mov.u64 	%rd2358, cSegToComp;
	cvta.const.u64 	%rd2359, %rd2358;
	shl.b64 	%rd2360, %rd2357, 1;
	add.s64 	%rd2361, %rd2359, %rd2360;
	ld.u16 	%rs787, [%rd2361];
	cvt.u32.u16	%r2550, %rs787;
	add.s32 	%r2551, %r2549, %r2550;
	cvt.s64.s32	%rd2362, %r2551;
	shl.b64 	%rd2363, %rd2362, 2;
	add.s64 	%rd2364, %rd13, %rd2363;
	ld.f32 	%f479, [%rd2364];
	cvt.u32.u16	%r2552, %rs1;
	cvt.u32.u16	%r2553, %rs30;
	mul.lo.s32 	%r2554, %r2552, %r2553;
	ld.u16 	%rs788, [%SP+42];
	cvt.u32.u16	%r2555, %rs788;
	mul.lo.s32 	%r2556, %r2555, 1;
	add.s32 	%r2557, %r2554, %r2556;
	cvt.u64.u16	%rd2365, %rs11;
	shl.b64 	%rd2366, %rd2365, 1;
	add.s64 	%rd2367, %rd2359, %rd2366;
	ld.u16 	%rs789, [%rd2367];
	cvt.u32.u16	%r2558, %rs789;
	add.s32 	%r2559, %r2557, %r2558;
	cvt.s64.s32	%rd2368, %r2559;
	shl.b64 	%rd2369, %rd2368, 2;
	add.s64 	%rd2370, %rd13, %rd2369;
	ld.f32 	%f480, [%rd2370];
	ld.f32 	%f481, [%SP+692];
	add.s64 	%rd2371, %rd2355, 36;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2355;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2356;
	.param .b32 param3;
	st.param.f32	[param3+0], %f479;
	.param .b32 param4;
	st.param.f32	[param4+0], %f480;
	.param .b32 param5;
	st.param.f32	[param5+0], %f481;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2371;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 99
tmp840:

BB46_132:
	.loc	1 351 1
	cvt.u32.u16	%r2560, %rs11;
	ld.u16 	%rs790, [%SP+16];
	cvt.u32.u16	%r2561, %rs790;
	mul.lo.s32 	%r2562, %r2561, 1;
	add.s32 	%r2563, %r2560, %r2562;
	cvt.s64.s32	%rd2372, %r2563;
	shl.b64 	%rd2373, %rd2372, 1;
	mov.u64 	%rd2374, cBoolModel;
	cvta.const.u64 	%rd2375, %rd2374;
	add.s64 	%rd2376, %rd2375, %rd2373;
	ld.u16 	%rs791, [%rd2376];
	setp.ne.s16	%p132, %rs791, 0;
	not.pred 	%p133, %p132;
	@%p133 bra 	BB46_134;
	bra.uni 	BB46_133;

BB46_133:
	add.u64 	%rd2377, %SP, 660;
	.loc	1 351 1
tmp841:
	add.s64 	%rd2378, %rd2377, 8;
	ld.f32 	%f482, [%SP+696];
	add.s64 	%rd2379, %rd2377, 32;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2378;
	.param .b32 param2;
	st.param.f32	[param2+0], %f482;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2379;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 100
tmp842:

BB46_134:
	.loc	1 351 1
	cvt.u32.u16	%r2564, %rs11;
	ld.u16 	%rs792, [%SP+16];
	cvt.u32.u16	%r2565, %rs792;
	mul.lo.s32 	%r2566, %r2565, 2;
	add.s32 	%r2567, %r2564, %r2566;
	cvt.s64.s32	%rd2380, %r2567;
	shl.b64 	%rd2381, %rd2380, 1;
	mov.u64 	%rd2382, cBoolModel;
	cvta.const.u64 	%rd2383, %rd2382;
	add.s64 	%rd2384, %rd2383, %rd2381;
	ld.u16 	%rs793, [%rd2384];
	setp.ne.s16	%p134, %rs793, 0;
	not.pred 	%p135, %p134;
	@%p135 bra 	BB46_136;
	bra.uni 	BB46_135;

BB46_135:
	add.u64 	%rd2385, %SP, 660;
	.loc	1 351 1
tmp843:
	add.s64 	%rd2386, %rd2385, 12;
	cvt.u32.u16	%r2568, %rs1;
	cvt.u32.u16	%r2569, %rs30;
	mul.lo.s32 	%r2570, %r2568, %r2569;
	ld.u16 	%rs794, [%SP+42];
	cvt.u32.u16	%r2571, %rs794;
	mul.lo.s32 	%r2572, %r2571, 2;
	add.s32 	%r2573, %r2570, %r2572;
	cvt.u64.u16	%rd2387, %rs11;
	mov.u64 	%rd2388, cSegToComp;
	cvta.const.u64 	%rd2389, %rd2388;
	shl.b64 	%rd2390, %rd2387, 1;
	add.s64 	%rd2391, %rd2389, %rd2390;
	ld.u16 	%rs795, [%rd2391];
	cvt.u32.u16	%r2574, %rs795;
	add.s32 	%r2575, %r2573, %r2574;
	cvt.s64.s32	%rd2392, %r2575;
	shl.b64 	%rd2393, %rd2392, 2;
	add.s64 	%rd2394, %rd13, %rd2393;
	ld.f32 	%f483, [%rd2394];
	cvt.u32.u16	%r2576, %rs1;
	cvt.u32.u16	%r2577, %rs30;
	mul.lo.s32 	%r2578, %r2576, %r2577;
	ld.u16 	%rs796, [%SP+42];
	cvt.u32.u16	%r2579, %rs796;
	mul.lo.s32 	%r2580, %r2579, 3;
	add.s32 	%r2581, %r2578, %r2580;
	cvt.u64.u16	%rd2395, %rs11;
	shl.b64 	%rd2396, %rd2395, 1;
	add.s64 	%rd2397, %rd2389, %rd2396;
	ld.u16 	%rs797, [%rd2397];
	cvt.u32.u16	%r2582, %rs797;
	add.s32 	%r2583, %r2581, %r2582;
	cvt.s64.s32	%rd2398, %r2583;
	shl.b64 	%rd2399, %rd2398, 2;
	add.s64 	%rd2400, %rd13, %rd2399;
	ld.f32 	%f484, [%rd2400];
	cvt.u32.u16	%r2584, %rs1;
	cvt.u32.u16	%r2585, %rs30;
	mul.lo.s32 	%r2586, %r2584, %r2585;
	ld.u16 	%rs798, [%SP+42];
	cvt.u32.u16	%r2587, %rs798;
	mul.lo.s32 	%r2588, %r2587, 4;
	add.s32 	%r2589, %r2586, %r2588;
	cvt.u64.u16	%rd2401, %rs11;
	shl.b64 	%rd2402, %rd2401, 1;
	add.s64 	%rd2403, %rd2389, %rd2402;
	ld.u16 	%rs799, [%rd2403];
	cvt.u32.u16	%r2590, %rs799;
	add.s32 	%r2591, %r2589, %r2590;
	cvt.s64.s32	%rd2404, %r2591;
	shl.b64 	%rd2405, %rd2404, 2;
	add.s64 	%rd2406, %rd13, %rd2405;
	ld.f32 	%f485, [%rd2406];
	cvt.u32.u16	%r2592, %rs1;
	cvt.u32.u16	%r2593, %rs30;
	mul.lo.s32 	%r2594, %r2592, %r2593;
	ld.u16 	%rs800, [%SP+42];
	cvt.u32.u16	%r2595, %rs800;
	mul.lo.s32 	%r2596, %r2595, 5;
	add.s32 	%r2597, %r2594, %r2596;
	cvt.u64.u16	%rd2407, %rs11;
	shl.b64 	%rd2408, %rd2407, 1;
	add.s64 	%rd2409, %rd2389, %rd2408;
	ld.u16 	%rs801, [%rd2409];
	cvt.u32.u16	%r2598, %rs801;
	add.s32 	%r2599, %r2597, %r2598;
	cvt.s64.s32	%rd2410, %r2599;
	shl.b64 	%rd2411, %rd2410, 2;
	add.s64 	%rd2412, %rd13, %rd2411;
	ld.f32 	%f486, [%rd2412];
	ld.f32 	%f487, [%SP+692];
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2386;
	.param .b32 param2;
	st.param.f32	[param2+0], %f483;
	.param .b32 param3;
	st.param.f32	[param3+0], %f484;
	.param .b32 param4;
	st.param.f32	[param4+0], %f485;
	.param .b32 param5;
	st.param.f32	[param5+0], %f486;
	.param .b32 param6;
	st.param.f32	[param6+0], %f487;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 101
tmp844:

BB46_136:
	.loc	1 351 1
	cvt.u32.u16	%r2600, %rs11;
	ld.u16 	%rs802, [%SP+16];
	cvt.u32.u16	%r2601, %rs802;
	mul.lo.s32 	%r2602, %r2601, 3;
	add.s32 	%r2603, %r2600, %r2602;
	cvt.s64.s32	%rd2413, %r2603;
	shl.b64 	%rd2414, %rd2413, 1;
	mov.u64 	%rd2415, cBoolModel;
	cvta.const.u64 	%rd2416, %rd2415;
	add.s64 	%rd2417, %rd2416, %rd2414;
	ld.u16 	%rs803, [%rd2417];
	setp.ne.s16	%p136, %rs803, 0;
	not.pred 	%p137, %p136;
	@%p137 bra 	BB46_138;
	bra.uni 	BB46_137;

BB46_137:
	add.u64 	%rd2418, %SP, 660;
	.loc	1 351 1
tmp845:
	add.s64 	%rd2419, %rd2418, 16;
	cvt.u32.u16	%r2604, %rs1;
	cvt.u32.u16	%r2605, %rs30;
	mul.lo.s32 	%r2606, %r2604, %r2605;
	ld.u16 	%rs804, [%SP+42];
	cvt.u32.u16	%r2607, %rs804;
	mul.lo.s32 	%r2608, %r2607, 6;
	add.s32 	%r2609, %r2606, %r2608;
	cvt.u64.u16	%rd2420, %rs11;
	mov.u64 	%rd2421, cSegToComp;
	cvta.const.u64 	%rd2422, %rd2421;
	shl.b64 	%rd2423, %rd2420, 1;
	add.s64 	%rd2424, %rd2422, %rd2423;
	ld.u16 	%rs805, [%rd2424];
	cvt.u32.u16	%r2610, %rs805;
	add.s32 	%r2611, %r2609, %r2610;
	cvt.s64.s32	%rd2425, %r2611;
	shl.b64 	%rd2426, %rd2425, 2;
	add.s64 	%rd2427, %rd13, %rd2426;
	ld.f32 	%f488, [%rd2427];
	cvt.u32.u16	%r2612, %rs1;
	cvt.u32.u16	%r2613, %rs30;
	mul.lo.s32 	%r2614, %r2612, %r2613;
	ld.u16 	%rs806, [%SP+42];
	cvt.u32.u16	%r2615, %rs806;
	mul.lo.s32 	%r2616, %r2615, 7;
	add.s32 	%r2617, %r2614, %r2616;
	cvt.u64.u16	%rd2428, %rs11;
	shl.b64 	%rd2429, %rd2428, 1;
	add.s64 	%rd2430, %rd2422, %rd2429;
	ld.u16 	%rs807, [%rd2430];
	cvt.u32.u16	%r2618, %rs807;
	add.s32 	%r2619, %r2617, %r2618;
	cvt.s64.s32	%rd2431, %r2619;
	shl.b64 	%rd2432, %rd2431, 2;
	add.s64 	%rd2433, %rd13, %rd2432;
	ld.f32 	%f489, [%rd2433];
	cvt.u32.u16	%r2620, %rs1;
	cvt.u32.u16	%r2621, %rs30;
	mul.lo.s32 	%r2622, %r2620, %r2621;
	ld.u16 	%rs808, [%SP+42];
	cvt.u32.u16	%r2623, %rs808;
	mul.lo.s32 	%r2624, %r2623, 8;
	add.s32 	%r2625, %r2622, %r2624;
	cvt.u64.u16	%rd2434, %rs11;
	shl.b64 	%rd2435, %rd2434, 1;
	add.s64 	%rd2436, %rd2422, %rd2435;
	ld.u16 	%rs809, [%rd2436];
	cvt.u32.u16	%r2626, %rs809;
	add.s32 	%r2627, %r2625, %r2626;
	cvt.s64.s32	%rd2437, %r2627;
	shl.b64 	%rd2438, %rd2437, 2;
	add.s64 	%rd2439, %rd13, %rd2438;
	ld.f32 	%f490, [%rd2439];
	cvt.u32.u16	%r2628, %rs1;
	cvt.u32.u16	%r2629, %rs30;
	mul.lo.s32 	%r2630, %r2628, %r2629;
	ld.u16 	%rs810, [%SP+42];
	cvt.u32.u16	%r2631, %rs810;
	mul.lo.s32 	%r2632, %r2631, 9;
	add.s32 	%r2633, %r2630, %r2632;
	cvt.u64.u16	%rd2440, %rs11;
	shl.b64 	%rd2441, %rd2440, 1;
	add.s64 	%rd2442, %rd2422, %rd2441;
	ld.u16 	%rs811, [%rd2442];
	cvt.u32.u16	%r2634, %rs811;
	add.s32 	%r2635, %r2633, %r2634;
	cvt.s64.s32	%rd2443, %r2635;
	shl.b64 	%rd2444, %rd2443, 2;
	add.s64 	%rd2445, %rd13, %rd2444;
	ld.f32 	%f491, [%rd2445];
	cvt.u32.u16	%r2636, %rs1;
	cvt.u32.u16	%r2637, %rs30;
	mul.lo.s32 	%r2638, %r2636, %r2637;
	ld.u16 	%rs812, [%SP+42];
	cvt.u32.u16	%r2639, %rs812;
	mul.lo.s32 	%r2640, %r2639, 10;
	add.s32 	%r2641, %r2638, %r2640;
	cvt.u64.u16	%rd2446, %rs11;
	shl.b64 	%rd2447, %rd2446, 1;
	add.s64 	%rd2448, %rd2422, %rd2447;
	ld.u16 	%rs813, [%rd2448];
	cvt.u32.u16	%r2642, %rs813;
	add.s32 	%r2643, %r2641, %r2642;
	cvt.s64.s32	%rd2449, %r2643;
	shl.b64 	%rd2450, %rd2449, 2;
	add.s64 	%rd2451, %rd13, %rd2450;
	ld.f32 	%f492, [%rd2451];
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2419;
	.param .b32 param2;
	st.param.f32	[param2+0], %f488;
	.param .b32 param3;
	st.param.f32	[param3+0], %f489;
	.param .b32 param4;
	st.param.f32	[param4+0], %f490;
	.param .b32 param5;
	st.param.f32	[param5+0], %f491;
	.param .b32 param6;
	st.param.f32	[param6+0], %f492;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 102
tmp846:

BB46_138:
	.loc	1 351 1
	cvt.u32.u16	%r2644, %rs11;
	ld.u16 	%rs814, [%SP+16];
	cvt.u32.u16	%r2645, %rs814;
	mul.lo.s32 	%r2646, %r2645, 4;
	add.s32 	%r2647, %r2644, %r2646;
	cvt.s64.s32	%rd2452, %r2647;
	shl.b64 	%rd2453, %rd2452, 1;
	mov.u64 	%rd2454, cBoolModel;
	cvta.const.u64 	%rd2455, %rd2454;
	add.s64 	%rd2456, %rd2455, %rd2453;
	ld.u16 	%rs815, [%rd2456];
	setp.ne.s16	%p138, %rs815, 0;
	not.pred 	%p139, %p138;
	@%p139 bra 	BB46_140;
	bra.uni 	BB46_139;

BB46_139:
	add.u64 	%rd2457, %SP, 660;
	.loc	1 351 1
tmp847:
	add.s64 	%rd2458, %rd2457, 20;
	cvt.u32.u16	%r2648, %rs1;
	cvt.u32.u16	%r2649, %rs30;
	mul.lo.s32 	%r2650, %r2648, %r2649;
	ld.u16 	%rs816, [%SP+42];
	cvt.u32.u16	%r2651, %rs816;
	mul.lo.s32 	%r2652, %r2651, 11;
	add.s32 	%r2653, %r2650, %r2652;
	cvt.u64.u16	%rd2459, %rs11;
	mov.u64 	%rd2460, cSegToComp;
	cvta.const.u64 	%rd2461, %rd2460;
	shl.b64 	%rd2462, %rd2459, 1;
	add.s64 	%rd2463, %rd2461, %rd2462;
	ld.u16 	%rs817, [%rd2463];
	cvt.u32.u16	%r2654, %rs817;
	add.s32 	%r2655, %r2653, %r2654;
	cvt.s64.s32	%rd2464, %r2655;
	shl.b64 	%rd2465, %rd2464, 2;
	add.s64 	%rd2466, %rd13, %rd2465;
	ld.f32 	%f493, [%rd2466];
	cvt.u32.u16	%r2656, %rs1;
	cvt.u32.u16	%r2657, %rs30;
	mul.lo.s32 	%r2658, %r2656, %r2657;
	ld.u16 	%rs818, [%SP+42];
	cvt.u32.u16	%r2659, %rs818;
	mul.lo.s32 	%r2660, %r2659, 12;
	add.s32 	%r2661, %r2658, %r2660;
	cvt.u64.u16	%rd2467, %rs11;
	shl.b64 	%rd2468, %rd2467, 1;
	add.s64 	%rd2469, %rd2461, %rd2468;
	ld.u16 	%rs819, [%rd2469];
	cvt.u32.u16	%r2662, %rs819;
	add.s32 	%r2663, %r2661, %r2662;
	cvt.s64.s32	%rd2470, %r2663;
	shl.b64 	%rd2471, %rd2470, 2;
	add.s64 	%rd2472, %rd13, %rd2471;
	ld.f32 	%f494, [%rd2472];
	cvt.u32.u16	%r2664, %rs1;
	cvt.u32.u16	%r2665, %rs30;
	mul.lo.s32 	%r2666, %r2664, %r2665;
	ld.u16 	%rs820, [%SP+42];
	cvt.u32.u16	%r2667, %rs820;
	mul.lo.s32 	%r2668, %r2667, 13;
	add.s32 	%r2669, %r2666, %r2668;
	cvt.u64.u16	%rd2473, %rs11;
	shl.b64 	%rd2474, %rd2473, 1;
	add.s64 	%rd2475, %rd2461, %rd2474;
	ld.u16 	%rs821, [%rd2475];
	cvt.u32.u16	%r2670, %rs821;
	add.s32 	%r2671, %r2669, %r2670;
	cvt.s64.s32	%rd2476, %r2671;
	shl.b64 	%rd2477, %rd2476, 2;
	add.s64 	%rd2478, %rd13, %rd2477;
	ld.f32 	%f495, [%rd2478];
	cvt.u32.u16	%r2672, %rs1;
	cvt.u32.u16	%r2673, %rs30;
	mul.lo.s32 	%r2674, %r2672, %r2673;
	ld.u16 	%rs822, [%SP+42];
	cvt.u32.u16	%r2675, %rs822;
	mul.lo.s32 	%r2676, %r2675, 14;
	add.s32 	%r2677, %r2674, %r2676;
	cvt.u64.u16	%rd2479, %rs11;
	shl.b64 	%rd2480, %rd2479, 1;
	add.s64 	%rd2481, %rd2461, %rd2480;
	ld.u16 	%rs823, [%rd2481];
	cvt.u32.u16	%r2678, %rs823;
	add.s32 	%r2679, %r2677, %r2678;
	cvt.s64.s32	%rd2482, %r2679;
	shl.b64 	%rd2483, %rd2482, 2;
	add.s64 	%rd2484, %rd13, %rd2483;
	ld.f32 	%f496, [%rd2484];
	cvt.u32.u16	%r2680, %rs1;
	cvt.u32.u16	%r2681, %rs30;
	mul.lo.s32 	%r2682, %r2680, %r2681;
	ld.u16 	%rs824, [%SP+42];
	cvt.u32.u16	%r2683, %rs824;
	mul.lo.s32 	%r2684, %r2683, 15;
	add.s32 	%r2685, %r2682, %r2684;
	cvt.u64.u16	%rd2485, %rs11;
	shl.b64 	%rd2486, %rd2485, 1;
	add.s64 	%rd2487, %rd2461, %rd2486;
	ld.u16 	%rs825, [%rd2487];
	cvt.u32.u16	%r2686, %rs825;
	add.s32 	%r2687, %r2685, %r2686;
	cvt.s64.s32	%rd2488, %r2687;
	shl.b64 	%rd2489, %rd2488, 2;
	add.s64 	%rd2490, %rd13, %rd2489;
	ld.f32 	%f497, [%rd2490];
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2458;
	.param .b32 param2;
	st.param.f32	[param2+0], %f493;
	.param .b32 param3;
	st.param.f32	[param3+0], %f494;
	.param .b32 param4;
	st.param.f32	[param4+0], %f495;
	.param .b32 param5;
	st.param.f32	[param5+0], %f496;
	.param .b32 param6;
	st.param.f32	[param6+0], %f497;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 103
tmp848:

BB46_140:
	.loc	1 351 1
	cvt.u32.u16	%r2688, %rs11;
	ld.u16 	%rs826, [%SP+16];
	cvt.u32.u16	%r2689, %rs826;
	mul.lo.s32 	%r2690, %r2689, 5;
	add.s32 	%r2691, %r2688, %r2690;
	cvt.s64.s32	%rd2491, %r2691;
	shl.b64 	%rd2492, %rd2491, 1;
	mov.u64 	%rd2493, cBoolModel;
	cvta.const.u64 	%rd2494, %rd2493;
	add.s64 	%rd2495, %rd2494, %rd2492;
	ld.u16 	%rs827, [%rd2495];
	setp.ne.s16	%p140, %rs827, 0;
	not.pred 	%p141, %p140;
	@%p141 bra 	BB46_142;
	bra.uni 	BB46_141;

BB46_141:
	add.u64 	%rd2496, %SP, 660;
	.loc	1 351 1
tmp849:
	add.s64 	%rd2497, %rd2496, 24;
	add.s64 	%rd2498, %rd2496, 28;
	cvt.u32.u16	%r2692, %rs1;
	cvt.u32.u16	%r2693, %rs30;
	mul.lo.s32 	%r2694, %r2692, %r2693;
	ld.u16 	%rs828, [%SP+42];
	cvt.u32.u16	%r2695, %rs828;
	mul.lo.s32 	%r2696, %r2695, 16;
	add.s32 	%r2697, %r2694, %r2696;
	cvt.u64.u16	%rd2499, %rs11;
	mov.u64 	%rd2500, cSegToComp;
	cvta.const.u64 	%rd2501, %rd2500;
	shl.b64 	%rd2502, %rd2499, 1;
	add.s64 	%rd2503, %rd2501, %rd2502;
	ld.u16 	%rs829, [%rd2503];
	cvt.u32.u16	%r2698, %rs829;
	add.s32 	%r2699, %r2697, %r2698;
	cvt.s64.s32	%rd2504, %r2699;
	shl.b64 	%rd2505, %rd2504, 2;
	add.s64 	%rd2506, %rd13, %rd2505;
	ld.f32 	%f498, [%rd2506];
	cvt.u32.u16	%r2700, %rs1;
	cvt.u32.u16	%r2701, %rs30;
	mul.lo.s32 	%r2702, %r2700, %r2701;
	ld.u16 	%rs830, [%SP+42];
	cvt.u32.u16	%r2703, %rs830;
	mul.lo.s32 	%r2704, %r2703, 17;
	add.s32 	%r2705, %r2702, %r2704;
	cvt.u64.u16	%rd2507, %rs11;
	shl.b64 	%rd2508, %rd2507, 1;
	add.s64 	%rd2509, %rd2501, %rd2508;
	ld.u16 	%rs831, [%rd2509];
	cvt.u32.u16	%r2706, %rs831;
	add.s32 	%r2707, %r2705, %r2706;
	cvt.s64.s32	%rd2510, %r2707;
	shl.b64 	%rd2511, %rd2510, 2;
	add.s64 	%rd2512, %rd13, %rd2511;
	ld.f32 	%f499, [%rd2512];
	cvt.u32.u16	%r2708, %rs1;
	cvt.u32.u16	%r2709, %rs30;
	mul.lo.s32 	%r2710, %r2708, %r2709;
	ld.u16 	%rs832, [%SP+42];
	cvt.u32.u16	%r2711, %rs832;
	mul.lo.s32 	%r2712, %r2711, 18;
	add.s32 	%r2713, %r2710, %r2712;
	cvt.u64.u16	%rd2513, %rs11;
	shl.b64 	%rd2514, %rd2513, 1;
	add.s64 	%rd2515, %rd2501, %rd2514;
	ld.u16 	%rs833, [%rd2515];
	cvt.u32.u16	%r2714, %rs833;
	add.s32 	%r2715, %r2713, %r2714;
	cvt.s64.s32	%rd2516, %r2715;
	shl.b64 	%rd2517, %rd2516, 2;
	add.s64 	%rd2518, %rd13, %rd2517;
	ld.f32 	%f500, [%rd2518];
	cvt.u32.u16	%r2716, %rs1;
	cvt.u32.u16	%r2717, %rs30;
	mul.lo.s32 	%r2718, %r2716, %r2717;
	ld.u16 	%rs834, [%SP+42];
	cvt.u32.u16	%r2719, %rs834;
	mul.lo.s32 	%r2720, %r2719, 19;
	add.s32 	%r2721, %r2718, %r2720;
	cvt.u64.u16	%rd2519, %rs11;
	shl.b64 	%rd2520, %rd2519, 1;
	add.s64 	%rd2521, %rd2501, %rd2520;
	ld.u16 	%rs835, [%rd2521];
	cvt.u32.u16	%r2722, %rs835;
	add.s32 	%r2723, %r2721, %r2722;
	cvt.s64.s32	%rd2522, %r2723;
	shl.b64 	%rd2523, %rd2522, 2;
	add.s64 	%rd2524, %rd13, %rd2523;
	ld.f32 	%f501, [%rd2524];
	cvt.u32.u16	%r2724, %rs1;
	cvt.u32.u16	%r2725, %rs30;
	mul.lo.s32 	%r2726, %r2724, %r2725;
	ld.u16 	%rs836, [%SP+42];
	cvt.u32.u16	%r2727, %rs836;
	mul.lo.s32 	%r2728, %r2727, 20;
	add.s32 	%r2729, %r2726, %r2728;
	cvt.u64.u16	%rd2525, %rs11;
	shl.b64 	%rd2526, %rd2525, 1;
	add.s64 	%rd2527, %rd2501, %rd2526;
	ld.u16 	%rs837, [%rd2527];
	cvt.u32.u16	%r2730, %rs837;
	add.s32 	%r2731, %r2729, %r2730;
	cvt.s64.s32	%rd2528, %r2731;
	shl.b64 	%rd2529, %rd2528, 2;
	add.s64 	%rd2530, %rd13, %rd2529;
	ld.f32 	%f502, [%rd2530];
	cvt.u32.u16	%r2732, %rs1;
	cvt.u32.u16	%r2733, %rs30;
	mul.lo.s32 	%r2734, %r2732, %r2733;
	ld.u16 	%rs838, [%SP+42];
	cvt.u32.u16	%r2735, %rs838;
	mul.lo.s32 	%r2736, %r2735, 21;
	add.s32 	%r2737, %r2734, %r2736;
	cvt.u64.u16	%rd2531, %rs11;
	shl.b64 	%rd2532, %rd2531, 1;
	add.s64 	%rd2533, %rd2501, %rd2532;
	ld.u16 	%rs839, [%rd2533];
	cvt.u32.u16	%r2738, %rs839;
	add.s32 	%r2739, %r2737, %r2738;
	cvt.s64.s32	%rd2534, %r2739;
	shl.b64 	%rd2535, %rd2534, 2;
	add.s64 	%rd2536, %rd13, %rd2535;
	ld.f32 	%f503, [%rd2536];
	cvt.u32.u16	%r2740, %rs1;
	cvt.u32.u16	%r2741, %rs30;
	mul.lo.s32 	%r2742, %r2740, %r2741;
	ld.u16 	%rs840, [%SP+42];
	cvt.u32.u16	%r2743, %rs840;
	mul.lo.s32 	%r2744, %r2743, 22;
	add.s32 	%r2745, %r2742, %r2744;
	cvt.u64.u16	%rd2537, %rs11;
	shl.b64 	%rd2538, %rd2537, 1;
	add.s64 	%rd2539, %rd2501, %rd2538;
	ld.u16 	%rs841, [%rd2539];
	cvt.u32.u16	%r2746, %rs841;
	add.s32 	%r2747, %r2745, %r2746;
	cvt.s64.s32	%rd2540, %r2747;
	shl.b64 	%rd2541, %rd2540, 2;
	add.s64 	%rd2542, %rd13, %rd2541;
	ld.f32 	%f504, [%rd2542];
	cvt.u32.u16	%r2748, %rs1;
	cvt.u32.u16	%r2749, %rs30;
	mul.lo.s32 	%r2750, %r2748, %r2749;
	ld.u16 	%rs842, [%SP+42];
	cvt.u32.u16	%r2751, %rs842;
	mul.lo.s32 	%r2752, %r2751, 23;
	add.s32 	%r2753, %r2750, %r2752;
	cvt.u64.u16	%rd2543, %rs11;
	shl.b64 	%rd2544, %rd2543, 1;
	add.s64 	%rd2545, %rd2501, %rd2544;
	ld.u16 	%rs843, [%rd2545];
	cvt.u32.u16	%r2754, %rs843;
	add.s32 	%r2755, %r2753, %r2754;
	cvt.s64.s32	%rd2546, %r2755;
	shl.b64 	%rd2547, %rd2546, 2;
	add.s64 	%rd2548, %rd13, %rd2547;
	ld.f32 	%f505, [%rd2548];
	cvt.u32.u16	%r2756, %rs1;
	cvt.u32.u16	%r2757, %rs30;
	mul.lo.s32 	%r2758, %r2756, %r2757;
	ld.u16 	%rs844, [%SP+42];
	cvt.u32.u16	%r2759, %rs844;
	mul.lo.s32 	%r2760, %r2759, 24;
	add.s32 	%r2761, %r2758, %r2760;
	cvt.u64.u16	%rd2549, %rs11;
	shl.b64 	%rd2550, %rd2549, 1;
	add.s64 	%rd2551, %rd2501, %rd2550;
	ld.u16 	%rs845, [%rd2551];
	cvt.u32.u16	%r2762, %rs845;
	add.s32 	%r2763, %r2761, %r2762;
	cvt.s64.s32	%rd2552, %r2763;
	shl.b64 	%rd2553, %rd2552, 2;
	add.s64 	%rd2554, %rd13, %rd2553;
	ld.f32 	%f506, [%rd2554];
	cvt.u32.u16	%r2764, %rs1;
	cvt.u32.u16	%r2765, %rs30;
	mul.lo.s32 	%r2766, %r2764, %r2765;
	ld.u16 	%rs846, [%SP+42];
	cvt.u32.u16	%r2767, %rs846;
	mul.lo.s32 	%r2768, %r2767, 25;
	add.s32 	%r2769, %r2766, %r2768;
	cvt.u64.u16	%rd2555, %rs11;
	shl.b64 	%rd2556, %rd2555, 1;
	add.s64 	%rd2557, %rd2501, %rd2556;
	ld.u16 	%rs847, [%rd2557];
	cvt.u32.u16	%r2770, %rs847;
	add.s32 	%r2771, %r2769, %r2770;
	cvt.s64.s32	%rd2558, %r2771;
	shl.b64 	%rd2559, %rd2558, 2;
	add.s64 	%rd2560, %rd13, %rd2559;
	ld.f32 	%f507, [%rd2560];
	cvt.u32.u16	%r2772, %rs1;
	cvt.u32.u16	%r2773, %rs30;
	mul.lo.s32 	%r2774, %r2772, %r2773;
	ld.u16 	%rs848, [%SP+42];
	cvt.u32.u16	%r2775, %rs848;
	mul.lo.s32 	%r2776, %r2775, 26;
	add.s32 	%r2777, %r2774, %r2776;
	cvt.u64.u16	%rd2561, %rs11;
	shl.b64 	%rd2562, %rd2561, 1;
	add.s64 	%rd2563, %rd2501, %rd2562;
	ld.u16 	%rs849, [%rd2563];
	cvt.u32.u16	%r2778, %rs849;
	add.s32 	%r2779, %r2777, %r2778;
	cvt.s64.s32	%rd2564, %r2779;
	shl.b64 	%rd2565, %rd2564, 2;
	add.s64 	%rd2566, %rd13, %rd2565;
	ld.f32 	%f508, [%rd2566];
	cvt.u32.u16	%r2780, %rs1;
	cvt.u32.u16	%r2781, %rs30;
	mul.lo.s32 	%r2782, %r2780, %r2781;
	ld.u16 	%rs850, [%SP+42];
	cvt.u32.u16	%r2783, %rs850;
	mul.lo.s32 	%r2784, %r2783, 27;
	add.s32 	%r2785, %r2782, %r2784;
	cvt.u64.u16	%rd2567, %rs11;
	shl.b64 	%rd2568, %rd2567, 1;
	add.s64 	%rd2569, %rd2501, %rd2568;
	ld.u16 	%rs851, [%rd2569];
	cvt.u32.u16	%r2786, %rs851;
	add.s32 	%r2787, %r2785, %r2786;
	cvt.s64.s32	%rd2570, %r2787;
	shl.b64 	%rd2571, %rd2570, 2;
	add.s64 	%rd2572, %rd13, %rd2571;
	ld.f32 	%f509, [%rd2572];
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2497;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2498;
	.param .b32 param3;
	st.param.f32	[param3+0], %f498;
	.param .b32 param4;
	st.param.f32	[param4+0], %f499;
	.param .b32 param5;
	st.param.f32	[param5+0], %f500;
	.param .b32 param6;
	st.param.f32	[param6+0], %f501;
	.param .b32 param7;
	st.param.f32	[param7+0], %f502;
	.param .b32 param8;
	st.param.f32	[param8+0], %f503;
	.param .b32 param9;
	st.param.f32	[param9+0], %f504;
	.param .b32 param10;
	st.param.f32	[param10+0], %f505;
	.param .b32 param11;
	st.param.f32	[param11+0], %f506;
	.param .b32 param12;
	st.param.f32	[param12+0], %f507;
	.param .b32 param13;
	st.param.f32	[param13+0], %f508;
	.param .b32 param14;
	st.param.f32	[param14+0], %f509;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 104
tmp850:

BB46_142:
	.loc	1 351 1
	cvt.u32.u16	%r2788, %rs11;
	ld.u16 	%rs852, [%SP+16];
	cvt.u32.u16	%r2789, %rs852;
	mul.lo.s32 	%r2790, %r2789, 6;
	add.s32 	%r2791, %r2788, %r2790;
	cvt.s64.s32	%rd2573, %r2791;
	shl.b64 	%rd2574, %rd2573, 1;
	mov.u64 	%rd2575, cBoolModel;
	cvta.const.u64 	%rd2576, %rd2575;
	add.s64 	%rd2577, %rd2576, %rd2574;
	ld.u16 	%rs853, [%rd2577];
	setp.ne.s16	%p142, %rs853, 0;
	not.pred 	%p143, %p142;
	@%p143 bra 	BB46_144;
	bra.uni 	BB46_143;

BB46_143:
	.loc	1 351 1
tmp851:
	cvt.u32.u16	%r2792, %rs1;
	cvt.u32.u16	%r2793, %rs30;
	mul.lo.s32 	%r2794, %r2792, %r2793;
	ld.u16 	%rs854, [%SP+42];
	cvt.u32.u16	%r2795, %rs854;
	mul.lo.s32 	%r2796, %r2795, 28;
	add.s32 	%r2797, %r2794, %r2796;
	cvt.u64.u16	%rd2578, %rs11;
	mov.u64 	%rd2579, cSegToComp;
	cvta.const.u64 	%rd2580, %rd2579;
	shl.b64 	%rd2581, %rd2578, 1;
	add.s64 	%rd2582, %rd2580, %rd2581;
	ld.u16 	%rs855, [%rd2582];
	cvt.u32.u16	%r2798, %rs855;
	add.s32 	%r2799, %r2797, %r2798;
	cvt.s64.s32	%rd2583, %r2799;
	shl.b64 	%rd2584, %rd2583, 2;
	add.s64 	%rd2585, %rd13, %rd2584;
	ld.f32 	%f510, [%rd2585];
	cvt.u32.u16	%r2800, %rs1;
	cvt.u32.u16	%r2801, %rs30;
	mul.lo.s32 	%r2802, %r2800, %r2801;
	ld.u16 	%rs856, [%SP+42];
	cvt.u32.u16	%r2803, %rs856;
	mul.lo.s32 	%r2804, %r2803, 29;
	add.s32 	%r2805, %r2802, %r2804;
	cvt.u64.u16	%rd2586, %rs11;
	shl.b64 	%rd2587, %rd2586, 1;
	add.s64 	%rd2588, %rd2580, %rd2587;
	ld.u16 	%rs857, [%rd2588];
	cvt.u32.u16	%r2806, %rs857;
	add.s32 	%r2807, %r2805, %r2806;
	cvt.s64.s32	%rd2589, %r2807;
	shl.b64 	%rd2590, %rd2589, 2;
	add.s64 	%rd2591, %rd13, %rd2590;
	ld.f32 	%f511, [%rd2591];
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2210;
	.param .b32 param1;
	st.param.f32	[param1+0], %f510;
	.param .b32 param2;
	st.param.f32	[param2+0], %f511;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 105
tmp852:

BB46_144:
	.loc	1 351 1
	cvt.u32.u16	%r2808, %rs12;
	ld.u16 	%rs858, [%SP+16];
	cvt.u32.u16	%r2809, %rs858;
	mul.lo.s32 	%r2810, %r2809, 0;
	add.s32 	%r2811, %r2808, %r2810;
	cvt.s64.s32	%rd2592, %r2811;
	shl.b64 	%rd2593, %rd2592, 1;
	mov.u64 	%rd2594, cBoolModel;
	cvta.const.u64 	%rd2595, %rd2594;
	add.s64 	%rd2596, %rd2595, %rd2593;
	ld.u16 	%rs859, [%rd2596];
	setp.ne.s16	%p144, %rs859, 0;
	not.pred 	%p145, %p144;
	@%p145 bra 	BB46_146;
	bra.uni 	BB46_145;

BB46_145:
	add.u64 	%rd2597, %SP, 700;
	.loc	1 351 1
tmp853:
	add.s64 	%rd2598, %rd2597, 4;
	cvt.u32.u16	%r2812, %rs1;
	cvt.u32.u16	%r2813, %rs30;
	mul.lo.s32 	%r2814, %r2812, %r2813;
	ld.u16 	%rs860, [%SP+42];
	cvt.u32.u16	%r2815, %rs860;
	mul.lo.s32 	%r2816, %r2815, 0;
	add.s32 	%r2817, %r2814, %r2816;
	cvt.u64.u16	%rd2599, %rs12;
	mov.u64 	%rd2600, cSegToComp;
	cvta.const.u64 	%rd2601, %rd2600;
	shl.b64 	%rd2602, %rd2599, 1;
	add.s64 	%rd2603, %rd2601, %rd2602;
	ld.u16 	%rs861, [%rd2603];
	cvt.u32.u16	%r2818, %rs861;
	add.s32 	%r2819, %r2817, %r2818;
	cvt.s64.s32	%rd2604, %r2819;
	shl.b64 	%rd2605, %rd2604, 2;
	add.s64 	%rd2606, %rd13, %rd2605;
	ld.f32 	%f512, [%rd2606];
	cvt.u32.u16	%r2820, %rs1;
	cvt.u32.u16	%r2821, %rs30;
	mul.lo.s32 	%r2822, %r2820, %r2821;
	ld.u16 	%rs862, [%SP+42];
	cvt.u32.u16	%r2823, %rs862;
	mul.lo.s32 	%r2824, %r2823, 1;
	add.s32 	%r2825, %r2822, %r2824;
	cvt.u64.u16	%rd2607, %rs12;
	shl.b64 	%rd2608, %rd2607, 1;
	add.s64 	%rd2609, %rd2601, %rd2608;
	ld.u16 	%rs863, [%rd2609];
	cvt.u32.u16	%r2826, %rs863;
	add.s32 	%r2827, %r2825, %r2826;
	cvt.s64.s32	%rd2610, %r2827;
	shl.b64 	%rd2611, %rd2610, 2;
	add.s64 	%rd2612, %rd13, %rd2611;
	ld.f32 	%f513, [%rd2612];
	ld.f32 	%f514, [%SP+732];
	add.s64 	%rd2613, %rd2597, 36;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2597;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2598;
	.param .b32 param3;
	st.param.f32	[param3+0], %f512;
	.param .b32 param4;
	st.param.f32	[param4+0], %f513;
	.param .b32 param5;
	st.param.f32	[param5+0], %f514;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2613;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 106
tmp854:

BB46_146:
	.loc	1 351 1
	cvt.u32.u16	%r2828, %rs12;
	ld.u16 	%rs864, [%SP+16];
	cvt.u32.u16	%r2829, %rs864;
	mul.lo.s32 	%r2830, %r2829, 1;
	add.s32 	%r2831, %r2828, %r2830;
	cvt.s64.s32	%rd2614, %r2831;
	shl.b64 	%rd2615, %rd2614, 1;
	mov.u64 	%rd2616, cBoolModel;
	cvta.const.u64 	%rd2617, %rd2616;
	add.s64 	%rd2618, %rd2617, %rd2615;
	ld.u16 	%rs865, [%rd2618];
	setp.ne.s16	%p146, %rs865, 0;
	not.pred 	%p147, %p146;
	@%p147 bra 	BB46_148;
	bra.uni 	BB46_147;

BB46_147:
	add.u64 	%rd2619, %SP, 700;
	.loc	1 351 1
tmp855:
	add.s64 	%rd2620, %rd2619, 8;
	ld.f32 	%f515, [%SP+736];
	add.s64 	%rd2621, %rd2619, 32;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2620;
	.param .b32 param2;
	st.param.f32	[param2+0], %f515;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2621;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 107
tmp856:

BB46_148:
	.loc	1 351 1
	cvt.u32.u16	%r2832, %rs12;
	ld.u16 	%rs866, [%SP+16];
	cvt.u32.u16	%r2833, %rs866;
	mul.lo.s32 	%r2834, %r2833, 2;
	add.s32 	%r2835, %r2832, %r2834;
	cvt.s64.s32	%rd2622, %r2835;
	shl.b64 	%rd2623, %rd2622, 1;
	mov.u64 	%rd2624, cBoolModel;
	cvta.const.u64 	%rd2625, %rd2624;
	add.s64 	%rd2626, %rd2625, %rd2623;
	ld.u16 	%rs867, [%rd2626];
	setp.ne.s16	%p148, %rs867, 0;
	not.pred 	%p149, %p148;
	@%p149 bra 	BB46_150;
	bra.uni 	BB46_149;

BB46_149:
	add.u64 	%rd2627, %SP, 700;
	.loc	1 351 1
tmp857:
	add.s64 	%rd2628, %rd2627, 12;
	cvt.u32.u16	%r2836, %rs1;
	cvt.u32.u16	%r2837, %rs30;
	mul.lo.s32 	%r2838, %r2836, %r2837;
	ld.u16 	%rs868, [%SP+42];
	cvt.u32.u16	%r2839, %rs868;
	mul.lo.s32 	%r2840, %r2839, 2;
	add.s32 	%r2841, %r2838, %r2840;
	cvt.u64.u16	%rd2629, %rs12;
	mov.u64 	%rd2630, cSegToComp;
	cvta.const.u64 	%rd2631, %rd2630;
	shl.b64 	%rd2632, %rd2629, 1;
	add.s64 	%rd2633, %rd2631, %rd2632;
	ld.u16 	%rs869, [%rd2633];
	cvt.u32.u16	%r2842, %rs869;
	add.s32 	%r2843, %r2841, %r2842;
	cvt.s64.s32	%rd2634, %r2843;
	shl.b64 	%rd2635, %rd2634, 2;
	add.s64 	%rd2636, %rd13, %rd2635;
	ld.f32 	%f516, [%rd2636];
	cvt.u32.u16	%r2844, %rs1;
	cvt.u32.u16	%r2845, %rs30;
	mul.lo.s32 	%r2846, %r2844, %r2845;
	ld.u16 	%rs870, [%SP+42];
	cvt.u32.u16	%r2847, %rs870;
	mul.lo.s32 	%r2848, %r2847, 3;
	add.s32 	%r2849, %r2846, %r2848;
	cvt.u64.u16	%rd2637, %rs12;
	shl.b64 	%rd2638, %rd2637, 1;
	add.s64 	%rd2639, %rd2631, %rd2638;
	ld.u16 	%rs871, [%rd2639];
	cvt.u32.u16	%r2850, %rs871;
	add.s32 	%r2851, %r2849, %r2850;
	cvt.s64.s32	%rd2640, %r2851;
	shl.b64 	%rd2641, %rd2640, 2;
	add.s64 	%rd2642, %rd13, %rd2641;
	ld.f32 	%f517, [%rd2642];
	cvt.u32.u16	%r2852, %rs1;
	cvt.u32.u16	%r2853, %rs30;
	mul.lo.s32 	%r2854, %r2852, %r2853;
	ld.u16 	%rs872, [%SP+42];
	cvt.u32.u16	%r2855, %rs872;
	mul.lo.s32 	%r2856, %r2855, 4;
	add.s32 	%r2857, %r2854, %r2856;
	cvt.u64.u16	%rd2643, %rs12;
	shl.b64 	%rd2644, %rd2643, 1;
	add.s64 	%rd2645, %rd2631, %rd2644;
	ld.u16 	%rs873, [%rd2645];
	cvt.u32.u16	%r2858, %rs873;
	add.s32 	%r2859, %r2857, %r2858;
	cvt.s64.s32	%rd2646, %r2859;
	shl.b64 	%rd2647, %rd2646, 2;
	add.s64 	%rd2648, %rd13, %rd2647;
	ld.f32 	%f518, [%rd2648];
	cvt.u32.u16	%r2860, %rs1;
	cvt.u32.u16	%r2861, %rs30;
	mul.lo.s32 	%r2862, %r2860, %r2861;
	ld.u16 	%rs874, [%SP+42];
	cvt.u32.u16	%r2863, %rs874;
	mul.lo.s32 	%r2864, %r2863, 5;
	add.s32 	%r2865, %r2862, %r2864;
	cvt.u64.u16	%rd2649, %rs12;
	shl.b64 	%rd2650, %rd2649, 1;
	add.s64 	%rd2651, %rd2631, %rd2650;
	ld.u16 	%rs875, [%rd2651];
	cvt.u32.u16	%r2866, %rs875;
	add.s32 	%r2867, %r2865, %r2866;
	cvt.s64.s32	%rd2652, %r2867;
	shl.b64 	%rd2653, %rd2652, 2;
	add.s64 	%rd2654, %rd13, %rd2653;
	ld.f32 	%f519, [%rd2654];
	ld.f32 	%f520, [%SP+732];
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2628;
	.param .b32 param2;
	st.param.f32	[param2+0], %f516;
	.param .b32 param3;
	st.param.f32	[param3+0], %f517;
	.param .b32 param4;
	st.param.f32	[param4+0], %f518;
	.param .b32 param5;
	st.param.f32	[param5+0], %f519;
	.param .b32 param6;
	st.param.f32	[param6+0], %f520;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 108
tmp858:

BB46_150:
	.loc	1 351 1
	cvt.u32.u16	%r2868, %rs12;
	ld.u16 	%rs876, [%SP+16];
	cvt.u32.u16	%r2869, %rs876;
	mul.lo.s32 	%r2870, %r2869, 3;
	add.s32 	%r2871, %r2868, %r2870;
	cvt.s64.s32	%rd2655, %r2871;
	shl.b64 	%rd2656, %rd2655, 1;
	mov.u64 	%rd2657, cBoolModel;
	cvta.const.u64 	%rd2658, %rd2657;
	add.s64 	%rd2659, %rd2658, %rd2656;
	ld.u16 	%rs877, [%rd2659];
	setp.ne.s16	%p150, %rs877, 0;
	not.pred 	%p151, %p150;
	@%p151 bra 	BB46_152;
	bra.uni 	BB46_151;

BB46_151:
	add.u64 	%rd2660, %SP, 700;
	.loc	1 351 1
tmp859:
	add.s64 	%rd2661, %rd2660, 16;
	cvt.u32.u16	%r2872, %rs1;
	cvt.u32.u16	%r2873, %rs30;
	mul.lo.s32 	%r2874, %r2872, %r2873;
	ld.u16 	%rs878, [%SP+42];
	cvt.u32.u16	%r2875, %rs878;
	mul.lo.s32 	%r2876, %r2875, 6;
	add.s32 	%r2877, %r2874, %r2876;
	cvt.u64.u16	%rd2662, %rs12;
	mov.u64 	%rd2663, cSegToComp;
	cvta.const.u64 	%rd2664, %rd2663;
	shl.b64 	%rd2665, %rd2662, 1;
	add.s64 	%rd2666, %rd2664, %rd2665;
	ld.u16 	%rs879, [%rd2666];
	cvt.u32.u16	%r2878, %rs879;
	add.s32 	%r2879, %r2877, %r2878;
	cvt.s64.s32	%rd2667, %r2879;
	shl.b64 	%rd2668, %rd2667, 2;
	add.s64 	%rd2669, %rd13, %rd2668;
	ld.f32 	%f521, [%rd2669];
	cvt.u32.u16	%r2880, %rs1;
	cvt.u32.u16	%r2881, %rs30;
	mul.lo.s32 	%r2882, %r2880, %r2881;
	ld.u16 	%rs880, [%SP+42];
	cvt.u32.u16	%r2883, %rs880;
	mul.lo.s32 	%r2884, %r2883, 7;
	add.s32 	%r2885, %r2882, %r2884;
	cvt.u64.u16	%rd2670, %rs12;
	shl.b64 	%rd2671, %rd2670, 1;
	add.s64 	%rd2672, %rd2664, %rd2671;
	ld.u16 	%rs881, [%rd2672];
	cvt.u32.u16	%r2886, %rs881;
	add.s32 	%r2887, %r2885, %r2886;
	cvt.s64.s32	%rd2673, %r2887;
	shl.b64 	%rd2674, %rd2673, 2;
	add.s64 	%rd2675, %rd13, %rd2674;
	ld.f32 	%f522, [%rd2675];
	cvt.u32.u16	%r2888, %rs1;
	cvt.u32.u16	%r2889, %rs30;
	mul.lo.s32 	%r2890, %r2888, %r2889;
	ld.u16 	%rs882, [%SP+42];
	cvt.u32.u16	%r2891, %rs882;
	mul.lo.s32 	%r2892, %r2891, 8;
	add.s32 	%r2893, %r2890, %r2892;
	cvt.u64.u16	%rd2676, %rs12;
	shl.b64 	%rd2677, %rd2676, 1;
	add.s64 	%rd2678, %rd2664, %rd2677;
	ld.u16 	%rs883, [%rd2678];
	cvt.u32.u16	%r2894, %rs883;
	add.s32 	%r2895, %r2893, %r2894;
	cvt.s64.s32	%rd2679, %r2895;
	shl.b64 	%rd2680, %rd2679, 2;
	add.s64 	%rd2681, %rd13, %rd2680;
	ld.f32 	%f523, [%rd2681];
	cvt.u32.u16	%r2896, %rs1;
	cvt.u32.u16	%r2897, %rs30;
	mul.lo.s32 	%r2898, %r2896, %r2897;
	ld.u16 	%rs884, [%SP+42];
	cvt.u32.u16	%r2899, %rs884;
	mul.lo.s32 	%r2900, %r2899, 9;
	add.s32 	%r2901, %r2898, %r2900;
	cvt.u64.u16	%rd2682, %rs12;
	shl.b64 	%rd2683, %rd2682, 1;
	add.s64 	%rd2684, %rd2664, %rd2683;
	ld.u16 	%rs885, [%rd2684];
	cvt.u32.u16	%r2902, %rs885;
	add.s32 	%r2903, %r2901, %r2902;
	cvt.s64.s32	%rd2685, %r2903;
	shl.b64 	%rd2686, %rd2685, 2;
	add.s64 	%rd2687, %rd13, %rd2686;
	ld.f32 	%f524, [%rd2687];
	cvt.u32.u16	%r2904, %rs1;
	cvt.u32.u16	%r2905, %rs30;
	mul.lo.s32 	%r2906, %r2904, %r2905;
	ld.u16 	%rs886, [%SP+42];
	cvt.u32.u16	%r2907, %rs886;
	mul.lo.s32 	%r2908, %r2907, 10;
	add.s32 	%r2909, %r2906, %r2908;
	cvt.u64.u16	%rd2688, %rs12;
	shl.b64 	%rd2689, %rd2688, 1;
	add.s64 	%rd2690, %rd2664, %rd2689;
	ld.u16 	%rs887, [%rd2690];
	cvt.u32.u16	%r2910, %rs887;
	add.s32 	%r2911, %r2909, %r2910;
	cvt.s64.s32	%rd2691, %r2911;
	shl.b64 	%rd2692, %rd2691, 2;
	add.s64 	%rd2693, %rd13, %rd2692;
	ld.f32 	%f525, [%rd2693];
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2661;
	.param .b32 param2;
	st.param.f32	[param2+0], %f521;
	.param .b32 param3;
	st.param.f32	[param3+0], %f522;
	.param .b32 param4;
	st.param.f32	[param4+0], %f523;
	.param .b32 param5;
	st.param.f32	[param5+0], %f524;
	.param .b32 param6;
	st.param.f32	[param6+0], %f525;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 109
tmp860:

BB46_152:
	.loc	1 351 1
	cvt.u32.u16	%r2912, %rs12;
	ld.u16 	%rs888, [%SP+16];
	cvt.u32.u16	%r2913, %rs888;
	mul.lo.s32 	%r2914, %r2913, 4;
	add.s32 	%r2915, %r2912, %r2914;
	cvt.s64.s32	%rd2694, %r2915;
	shl.b64 	%rd2695, %rd2694, 1;
	mov.u64 	%rd2696, cBoolModel;
	cvta.const.u64 	%rd2697, %rd2696;
	add.s64 	%rd2698, %rd2697, %rd2695;
	ld.u16 	%rs889, [%rd2698];
	setp.ne.s16	%p152, %rs889, 0;
	not.pred 	%p153, %p152;
	@%p153 bra 	BB46_154;
	bra.uni 	BB46_153;

BB46_153:
	add.u64 	%rd2699, %SP, 700;
	.loc	1 351 1
tmp861:
	add.s64 	%rd2700, %rd2699, 20;
	cvt.u32.u16	%r2916, %rs1;
	cvt.u32.u16	%r2917, %rs30;
	mul.lo.s32 	%r2918, %r2916, %r2917;
	ld.u16 	%rs890, [%SP+42];
	cvt.u32.u16	%r2919, %rs890;
	mul.lo.s32 	%r2920, %r2919, 11;
	add.s32 	%r2921, %r2918, %r2920;
	cvt.u64.u16	%rd2701, %rs12;
	mov.u64 	%rd2702, cSegToComp;
	cvta.const.u64 	%rd2703, %rd2702;
	shl.b64 	%rd2704, %rd2701, 1;
	add.s64 	%rd2705, %rd2703, %rd2704;
	ld.u16 	%rs891, [%rd2705];
	cvt.u32.u16	%r2922, %rs891;
	add.s32 	%r2923, %r2921, %r2922;
	cvt.s64.s32	%rd2706, %r2923;
	shl.b64 	%rd2707, %rd2706, 2;
	add.s64 	%rd2708, %rd13, %rd2707;
	ld.f32 	%f526, [%rd2708];
	cvt.u32.u16	%r2924, %rs1;
	cvt.u32.u16	%r2925, %rs30;
	mul.lo.s32 	%r2926, %r2924, %r2925;
	ld.u16 	%rs892, [%SP+42];
	cvt.u32.u16	%r2927, %rs892;
	mul.lo.s32 	%r2928, %r2927, 12;
	add.s32 	%r2929, %r2926, %r2928;
	cvt.u64.u16	%rd2709, %rs12;
	shl.b64 	%rd2710, %rd2709, 1;
	add.s64 	%rd2711, %rd2703, %rd2710;
	ld.u16 	%rs893, [%rd2711];
	cvt.u32.u16	%r2930, %rs893;
	add.s32 	%r2931, %r2929, %r2930;
	cvt.s64.s32	%rd2712, %r2931;
	shl.b64 	%rd2713, %rd2712, 2;
	add.s64 	%rd2714, %rd13, %rd2713;
	ld.f32 	%f527, [%rd2714];
	cvt.u32.u16	%r2932, %rs1;
	cvt.u32.u16	%r2933, %rs30;
	mul.lo.s32 	%r2934, %r2932, %r2933;
	ld.u16 	%rs894, [%SP+42];
	cvt.u32.u16	%r2935, %rs894;
	mul.lo.s32 	%r2936, %r2935, 13;
	add.s32 	%r2937, %r2934, %r2936;
	cvt.u64.u16	%rd2715, %rs12;
	shl.b64 	%rd2716, %rd2715, 1;
	add.s64 	%rd2717, %rd2703, %rd2716;
	ld.u16 	%rs895, [%rd2717];
	cvt.u32.u16	%r2938, %rs895;
	add.s32 	%r2939, %r2937, %r2938;
	cvt.s64.s32	%rd2718, %r2939;
	shl.b64 	%rd2719, %rd2718, 2;
	add.s64 	%rd2720, %rd13, %rd2719;
	ld.f32 	%f528, [%rd2720];
	cvt.u32.u16	%r2940, %rs1;
	cvt.u32.u16	%r2941, %rs30;
	mul.lo.s32 	%r2942, %r2940, %r2941;
	ld.u16 	%rs896, [%SP+42];
	cvt.u32.u16	%r2943, %rs896;
	mul.lo.s32 	%r2944, %r2943, 14;
	add.s32 	%r2945, %r2942, %r2944;
	cvt.u64.u16	%rd2721, %rs12;
	shl.b64 	%rd2722, %rd2721, 1;
	add.s64 	%rd2723, %rd2703, %rd2722;
	ld.u16 	%rs897, [%rd2723];
	cvt.u32.u16	%r2946, %rs897;
	add.s32 	%r2947, %r2945, %r2946;
	cvt.s64.s32	%rd2724, %r2947;
	shl.b64 	%rd2725, %rd2724, 2;
	add.s64 	%rd2726, %rd13, %rd2725;
	ld.f32 	%f529, [%rd2726];
	cvt.u32.u16	%r2948, %rs1;
	cvt.u32.u16	%r2949, %rs30;
	mul.lo.s32 	%r2950, %r2948, %r2949;
	ld.u16 	%rs898, [%SP+42];
	cvt.u32.u16	%r2951, %rs898;
	mul.lo.s32 	%r2952, %r2951, 15;
	add.s32 	%r2953, %r2950, %r2952;
	cvt.u64.u16	%rd2727, %rs12;
	shl.b64 	%rd2728, %rd2727, 1;
	add.s64 	%rd2729, %rd2703, %rd2728;
	ld.u16 	%rs899, [%rd2729];
	cvt.u32.u16	%r2954, %rs899;
	add.s32 	%r2955, %r2953, %r2954;
	cvt.s64.s32	%rd2730, %r2955;
	shl.b64 	%rd2731, %rd2730, 2;
	add.s64 	%rd2732, %rd13, %rd2731;
	ld.f32 	%f530, [%rd2732];
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2700;
	.param .b32 param2;
	st.param.f32	[param2+0], %f526;
	.param .b32 param3;
	st.param.f32	[param3+0], %f527;
	.param .b32 param4;
	st.param.f32	[param4+0], %f528;
	.param .b32 param5;
	st.param.f32	[param5+0], %f529;
	.param .b32 param6;
	st.param.f32	[param6+0], %f530;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 110
tmp862:

BB46_154:
	.loc	1 351 1
	cvt.u32.u16	%r2956, %rs12;
	ld.u16 	%rs900, [%SP+16];
	cvt.u32.u16	%r2957, %rs900;
	mul.lo.s32 	%r2958, %r2957, 5;
	add.s32 	%r2959, %r2956, %r2958;
	cvt.s64.s32	%rd2733, %r2959;
	shl.b64 	%rd2734, %rd2733, 1;
	mov.u64 	%rd2735, cBoolModel;
	cvta.const.u64 	%rd2736, %rd2735;
	add.s64 	%rd2737, %rd2736, %rd2734;
	ld.u16 	%rs901, [%rd2737];
	setp.ne.s16	%p154, %rs901, 0;
	not.pred 	%p155, %p154;
	@%p155 bra 	BB46_156;
	bra.uni 	BB46_155;

BB46_155:
	add.u64 	%rd2738, %SP, 700;
	.loc	1 351 1
tmp863:
	add.s64 	%rd2739, %rd2738, 24;
	add.s64 	%rd2740, %rd2738, 28;
	cvt.u32.u16	%r2960, %rs1;
	cvt.u32.u16	%r2961, %rs30;
	mul.lo.s32 	%r2962, %r2960, %r2961;
	ld.u16 	%rs902, [%SP+42];
	cvt.u32.u16	%r2963, %rs902;
	mul.lo.s32 	%r2964, %r2963, 16;
	add.s32 	%r2965, %r2962, %r2964;
	cvt.u64.u16	%rd2741, %rs12;
	mov.u64 	%rd2742, cSegToComp;
	cvta.const.u64 	%rd2743, %rd2742;
	shl.b64 	%rd2744, %rd2741, 1;
	add.s64 	%rd2745, %rd2743, %rd2744;
	ld.u16 	%rs903, [%rd2745];
	cvt.u32.u16	%r2966, %rs903;
	add.s32 	%r2967, %r2965, %r2966;
	cvt.s64.s32	%rd2746, %r2967;
	shl.b64 	%rd2747, %rd2746, 2;
	add.s64 	%rd2748, %rd13, %rd2747;
	ld.f32 	%f531, [%rd2748];
	cvt.u32.u16	%r2968, %rs1;
	cvt.u32.u16	%r2969, %rs30;
	mul.lo.s32 	%r2970, %r2968, %r2969;
	ld.u16 	%rs904, [%SP+42];
	cvt.u32.u16	%r2971, %rs904;
	mul.lo.s32 	%r2972, %r2971, 17;
	add.s32 	%r2973, %r2970, %r2972;
	cvt.u64.u16	%rd2749, %rs12;
	shl.b64 	%rd2750, %rd2749, 1;
	add.s64 	%rd2751, %rd2743, %rd2750;
	ld.u16 	%rs905, [%rd2751];
	cvt.u32.u16	%r2974, %rs905;
	add.s32 	%r2975, %r2973, %r2974;
	cvt.s64.s32	%rd2752, %r2975;
	shl.b64 	%rd2753, %rd2752, 2;
	add.s64 	%rd2754, %rd13, %rd2753;
	ld.f32 	%f532, [%rd2754];
	cvt.u32.u16	%r2976, %rs1;
	cvt.u32.u16	%r2977, %rs30;
	mul.lo.s32 	%r2978, %r2976, %r2977;
	ld.u16 	%rs906, [%SP+42];
	cvt.u32.u16	%r2979, %rs906;
	mul.lo.s32 	%r2980, %r2979, 18;
	add.s32 	%r2981, %r2978, %r2980;
	cvt.u64.u16	%rd2755, %rs12;
	shl.b64 	%rd2756, %rd2755, 1;
	add.s64 	%rd2757, %rd2743, %rd2756;
	ld.u16 	%rs907, [%rd2757];
	cvt.u32.u16	%r2982, %rs907;
	add.s32 	%r2983, %r2981, %r2982;
	cvt.s64.s32	%rd2758, %r2983;
	shl.b64 	%rd2759, %rd2758, 2;
	add.s64 	%rd2760, %rd13, %rd2759;
	ld.f32 	%f533, [%rd2760];
	cvt.u32.u16	%r2984, %rs1;
	cvt.u32.u16	%r2985, %rs30;
	mul.lo.s32 	%r2986, %r2984, %r2985;
	ld.u16 	%rs908, [%SP+42];
	cvt.u32.u16	%r2987, %rs908;
	mul.lo.s32 	%r2988, %r2987, 19;
	add.s32 	%r2989, %r2986, %r2988;
	cvt.u64.u16	%rd2761, %rs12;
	shl.b64 	%rd2762, %rd2761, 1;
	add.s64 	%rd2763, %rd2743, %rd2762;
	ld.u16 	%rs909, [%rd2763];
	cvt.u32.u16	%r2990, %rs909;
	add.s32 	%r2991, %r2989, %r2990;
	cvt.s64.s32	%rd2764, %r2991;
	shl.b64 	%rd2765, %rd2764, 2;
	add.s64 	%rd2766, %rd13, %rd2765;
	ld.f32 	%f534, [%rd2766];
	cvt.u32.u16	%r2992, %rs1;
	cvt.u32.u16	%r2993, %rs30;
	mul.lo.s32 	%r2994, %r2992, %r2993;
	ld.u16 	%rs910, [%SP+42];
	cvt.u32.u16	%r2995, %rs910;
	mul.lo.s32 	%r2996, %r2995, 20;
	add.s32 	%r2997, %r2994, %r2996;
	cvt.u64.u16	%rd2767, %rs12;
	shl.b64 	%rd2768, %rd2767, 1;
	add.s64 	%rd2769, %rd2743, %rd2768;
	ld.u16 	%rs911, [%rd2769];
	cvt.u32.u16	%r2998, %rs911;
	add.s32 	%r2999, %r2997, %r2998;
	cvt.s64.s32	%rd2770, %r2999;
	shl.b64 	%rd2771, %rd2770, 2;
	add.s64 	%rd2772, %rd13, %rd2771;
	ld.f32 	%f535, [%rd2772];
	cvt.u32.u16	%r3000, %rs1;
	cvt.u32.u16	%r3001, %rs30;
	mul.lo.s32 	%r3002, %r3000, %r3001;
	ld.u16 	%rs912, [%SP+42];
	cvt.u32.u16	%r3003, %rs912;
	mul.lo.s32 	%r3004, %r3003, 21;
	add.s32 	%r3005, %r3002, %r3004;
	cvt.u64.u16	%rd2773, %rs12;
	shl.b64 	%rd2774, %rd2773, 1;
	add.s64 	%rd2775, %rd2743, %rd2774;
	ld.u16 	%rs913, [%rd2775];
	cvt.u32.u16	%r3006, %rs913;
	add.s32 	%r3007, %r3005, %r3006;
	cvt.s64.s32	%rd2776, %r3007;
	shl.b64 	%rd2777, %rd2776, 2;
	add.s64 	%rd2778, %rd13, %rd2777;
	ld.f32 	%f536, [%rd2778];
	cvt.u32.u16	%r3008, %rs1;
	cvt.u32.u16	%r3009, %rs30;
	mul.lo.s32 	%r3010, %r3008, %r3009;
	ld.u16 	%rs914, [%SP+42];
	cvt.u32.u16	%r3011, %rs914;
	mul.lo.s32 	%r3012, %r3011, 22;
	add.s32 	%r3013, %r3010, %r3012;
	cvt.u64.u16	%rd2779, %rs12;
	shl.b64 	%rd2780, %rd2779, 1;
	add.s64 	%rd2781, %rd2743, %rd2780;
	ld.u16 	%rs915, [%rd2781];
	cvt.u32.u16	%r3014, %rs915;
	add.s32 	%r3015, %r3013, %r3014;
	cvt.s64.s32	%rd2782, %r3015;
	shl.b64 	%rd2783, %rd2782, 2;
	add.s64 	%rd2784, %rd13, %rd2783;
	ld.f32 	%f537, [%rd2784];
	cvt.u32.u16	%r3016, %rs1;
	cvt.u32.u16	%r3017, %rs30;
	mul.lo.s32 	%r3018, %r3016, %r3017;
	ld.u16 	%rs916, [%SP+42];
	cvt.u32.u16	%r3019, %rs916;
	mul.lo.s32 	%r3020, %r3019, 23;
	add.s32 	%r3021, %r3018, %r3020;
	cvt.u64.u16	%rd2785, %rs12;
	shl.b64 	%rd2786, %rd2785, 1;
	add.s64 	%rd2787, %rd2743, %rd2786;
	ld.u16 	%rs917, [%rd2787];
	cvt.u32.u16	%r3022, %rs917;
	add.s32 	%r3023, %r3021, %r3022;
	cvt.s64.s32	%rd2788, %r3023;
	shl.b64 	%rd2789, %rd2788, 2;
	add.s64 	%rd2790, %rd13, %rd2789;
	ld.f32 	%f538, [%rd2790];
	cvt.u32.u16	%r3024, %rs1;
	cvt.u32.u16	%r3025, %rs30;
	mul.lo.s32 	%r3026, %r3024, %r3025;
	ld.u16 	%rs918, [%SP+42];
	cvt.u32.u16	%r3027, %rs918;
	mul.lo.s32 	%r3028, %r3027, 24;
	add.s32 	%r3029, %r3026, %r3028;
	cvt.u64.u16	%rd2791, %rs12;
	shl.b64 	%rd2792, %rd2791, 1;
	add.s64 	%rd2793, %rd2743, %rd2792;
	ld.u16 	%rs919, [%rd2793];
	cvt.u32.u16	%r3030, %rs919;
	add.s32 	%r3031, %r3029, %r3030;
	cvt.s64.s32	%rd2794, %r3031;
	shl.b64 	%rd2795, %rd2794, 2;
	add.s64 	%rd2796, %rd13, %rd2795;
	ld.f32 	%f539, [%rd2796];
	cvt.u32.u16	%r3032, %rs1;
	cvt.u32.u16	%r3033, %rs30;
	mul.lo.s32 	%r3034, %r3032, %r3033;
	ld.u16 	%rs920, [%SP+42];
	cvt.u32.u16	%r3035, %rs920;
	mul.lo.s32 	%r3036, %r3035, 25;
	add.s32 	%r3037, %r3034, %r3036;
	cvt.u64.u16	%rd2797, %rs12;
	shl.b64 	%rd2798, %rd2797, 1;
	add.s64 	%rd2799, %rd2743, %rd2798;
	ld.u16 	%rs921, [%rd2799];
	cvt.u32.u16	%r3038, %rs921;
	add.s32 	%r3039, %r3037, %r3038;
	cvt.s64.s32	%rd2800, %r3039;
	shl.b64 	%rd2801, %rd2800, 2;
	add.s64 	%rd2802, %rd13, %rd2801;
	ld.f32 	%f540, [%rd2802];
	cvt.u32.u16	%r3040, %rs1;
	cvt.u32.u16	%r3041, %rs30;
	mul.lo.s32 	%r3042, %r3040, %r3041;
	ld.u16 	%rs922, [%SP+42];
	cvt.u32.u16	%r3043, %rs922;
	mul.lo.s32 	%r3044, %r3043, 26;
	add.s32 	%r3045, %r3042, %r3044;
	cvt.u64.u16	%rd2803, %rs12;
	shl.b64 	%rd2804, %rd2803, 1;
	add.s64 	%rd2805, %rd2743, %rd2804;
	ld.u16 	%rs923, [%rd2805];
	cvt.u32.u16	%r3046, %rs923;
	add.s32 	%r3047, %r3045, %r3046;
	cvt.s64.s32	%rd2806, %r3047;
	shl.b64 	%rd2807, %rd2806, 2;
	add.s64 	%rd2808, %rd13, %rd2807;
	ld.f32 	%f541, [%rd2808];
	cvt.u32.u16	%r3048, %rs1;
	cvt.u32.u16	%r3049, %rs30;
	mul.lo.s32 	%r3050, %r3048, %r3049;
	ld.u16 	%rs924, [%SP+42];
	cvt.u32.u16	%r3051, %rs924;
	mul.lo.s32 	%r3052, %r3051, 27;
	add.s32 	%r3053, %r3050, %r3052;
	cvt.u64.u16	%rd2809, %rs12;
	shl.b64 	%rd2810, %rd2809, 1;
	add.s64 	%rd2811, %rd2743, %rd2810;
	ld.u16 	%rs925, [%rd2811];
	cvt.u32.u16	%r3054, %rs925;
	add.s32 	%r3055, %r3053, %r3054;
	cvt.s64.s32	%rd2812, %r3055;
	shl.b64 	%rd2813, %rd2812, 2;
	add.s64 	%rd2814, %rd13, %rd2813;
	ld.f32 	%f542, [%rd2814];
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2739;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2740;
	.param .b32 param3;
	st.param.f32	[param3+0], %f531;
	.param .b32 param4;
	st.param.f32	[param4+0], %f532;
	.param .b32 param5;
	st.param.f32	[param5+0], %f533;
	.param .b32 param6;
	st.param.f32	[param6+0], %f534;
	.param .b32 param7;
	st.param.f32	[param7+0], %f535;
	.param .b32 param8;
	st.param.f32	[param8+0], %f536;
	.param .b32 param9;
	st.param.f32	[param9+0], %f537;
	.param .b32 param10;
	st.param.f32	[param10+0], %f538;
	.param .b32 param11;
	st.param.f32	[param11+0], %f539;
	.param .b32 param12;
	st.param.f32	[param12+0], %f540;
	.param .b32 param13;
	st.param.f32	[param13+0], %f541;
	.param .b32 param14;
	st.param.f32	[param14+0], %f542;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 111
tmp864:

BB46_156:
	.loc	1 351 1
	cvt.u32.u16	%r3056, %rs12;
	ld.u16 	%rs926, [%SP+16];
	cvt.u32.u16	%r3057, %rs926;
	mul.lo.s32 	%r3058, %r3057, 6;
	add.s32 	%r3059, %r3056, %r3058;
	cvt.s64.s32	%rd2815, %r3059;
	shl.b64 	%rd2816, %rd2815, 1;
	mov.u64 	%rd2817, cBoolModel;
	cvta.const.u64 	%rd2818, %rd2817;
	add.s64 	%rd2819, %rd2818, %rd2816;
	ld.u16 	%rs927, [%rd2819];
	setp.ne.s16	%p156, %rs927, 0;
	not.pred 	%p157, %p156;
	@%p157 bra 	BB46_158;
	bra.uni 	BB46_157;

BB46_157:
	.loc	1 351 1
tmp865:
	cvt.u32.u16	%r3060, %rs1;
	cvt.u32.u16	%r3061, %rs30;
	mul.lo.s32 	%r3062, %r3060, %r3061;
	ld.u16 	%rs928, [%SP+42];
	cvt.u32.u16	%r3063, %rs928;
	mul.lo.s32 	%r3064, %r3063, 28;
	add.s32 	%r3065, %r3062, %r3064;
	cvt.u64.u16	%rd2820, %rs12;
	mov.u64 	%rd2821, cSegToComp;
	cvta.const.u64 	%rd2822, %rd2821;
	shl.b64 	%rd2823, %rd2820, 1;
	add.s64 	%rd2824, %rd2822, %rd2823;
	ld.u16 	%rs929, [%rd2824];
	cvt.u32.u16	%r3066, %rs929;
	add.s32 	%r3067, %r3065, %r3066;
	cvt.s64.s32	%rd2825, %r3067;
	shl.b64 	%rd2826, %rd2825, 2;
	add.s64 	%rd2827, %rd13, %rd2826;
	ld.f32 	%f543, [%rd2827];
	cvt.u32.u16	%r3068, %rs1;
	cvt.u32.u16	%r3069, %rs30;
	mul.lo.s32 	%r3070, %r3068, %r3069;
	ld.u16 	%rs930, [%SP+42];
	cvt.u32.u16	%r3071, %rs930;
	mul.lo.s32 	%r3072, %r3071, 29;
	add.s32 	%r3073, %r3070, %r3072;
	cvt.u64.u16	%rd2828, %rs12;
	shl.b64 	%rd2829, %rd2828, 1;
	add.s64 	%rd2830, %rd2822, %rd2829;
	ld.u16 	%rs931, [%rd2830];
	cvt.u32.u16	%r3074, %rs931;
	add.s32 	%r3075, %r3073, %r3074;
	cvt.s64.s32	%rd2831, %r3075;
	shl.b64 	%rd2832, %rd2831, 2;
	add.s64 	%rd2833, %rd13, %rd2832;
	ld.f32 	%f544, [%rd2833];
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2212;
	.param .b32 param1;
	st.param.f32	[param1+0], %f543;
	.param .b32 param2;
	st.param.f32	[param2+0], %f544;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 112
tmp866:

BB46_158:
	.loc	1 351 1
	cvt.u32.u16	%r3076, %rs13;
	ld.u16 	%rs932, [%SP+16];
	cvt.u32.u16	%r3077, %rs932;
	mul.lo.s32 	%r3078, %r3077, 0;
	add.s32 	%r3079, %r3076, %r3078;
	cvt.s64.s32	%rd2834, %r3079;
	shl.b64 	%rd2835, %rd2834, 1;
	mov.u64 	%rd2836, cBoolModel;
	cvta.const.u64 	%rd2837, %rd2836;
	add.s64 	%rd2838, %rd2837, %rd2835;
	ld.u16 	%rs933, [%rd2838];
	setp.ne.s16	%p158, %rs933, 0;
	not.pred 	%p159, %p158;
	@%p159 bra 	BB46_160;
	bra.uni 	BB46_159;

BB46_159:
	add.u64 	%rd2839, %SP, 740;
	.loc	1 351 1
tmp867:
	add.s64 	%rd2840, %rd2839, 4;
	cvt.u32.u16	%r3080, %rs1;
	cvt.u32.u16	%r3081, %rs30;
	mul.lo.s32 	%r3082, %r3080, %r3081;
	ld.u16 	%rs934, [%SP+42];
	cvt.u32.u16	%r3083, %rs934;
	mul.lo.s32 	%r3084, %r3083, 0;
	add.s32 	%r3085, %r3082, %r3084;
	cvt.u64.u16	%rd2841, %rs13;
	mov.u64 	%rd2842, cSegToComp;
	cvta.const.u64 	%rd2843, %rd2842;
	shl.b64 	%rd2844, %rd2841, 1;
	add.s64 	%rd2845, %rd2843, %rd2844;
	ld.u16 	%rs935, [%rd2845];
	cvt.u32.u16	%r3086, %rs935;
	add.s32 	%r3087, %r3085, %r3086;
	cvt.s64.s32	%rd2846, %r3087;
	shl.b64 	%rd2847, %rd2846, 2;
	add.s64 	%rd2848, %rd13, %rd2847;
	ld.f32 	%f545, [%rd2848];
	cvt.u32.u16	%r3088, %rs1;
	cvt.u32.u16	%r3089, %rs30;
	mul.lo.s32 	%r3090, %r3088, %r3089;
	ld.u16 	%rs936, [%SP+42];
	cvt.u32.u16	%r3091, %rs936;
	mul.lo.s32 	%r3092, %r3091, 1;
	add.s32 	%r3093, %r3090, %r3092;
	cvt.u64.u16	%rd2849, %rs13;
	shl.b64 	%rd2850, %rd2849, 1;
	add.s64 	%rd2851, %rd2843, %rd2850;
	ld.u16 	%rs937, [%rd2851];
	cvt.u32.u16	%r3094, %rs937;
	add.s32 	%r3095, %r3093, %r3094;
	cvt.s64.s32	%rd2852, %r3095;
	shl.b64 	%rd2853, %rd2852, 2;
	add.s64 	%rd2854, %rd13, %rd2853;
	ld.f32 	%f546, [%rd2854];
	ld.f32 	%f547, [%SP+772];
	add.s64 	%rd2855, %rd2839, 36;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2839;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2840;
	.param .b32 param3;
	st.param.f32	[param3+0], %f545;
	.param .b32 param4;
	st.param.f32	[param4+0], %f546;
	.param .b32 param5;
	st.param.f32	[param5+0], %f547;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2855;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 113
tmp868:

BB46_160:
	.loc	1 351 1
	cvt.u32.u16	%r3096, %rs13;
	ld.u16 	%rs938, [%SP+16];
	cvt.u32.u16	%r3097, %rs938;
	mul.lo.s32 	%r3098, %r3097, 1;
	add.s32 	%r3099, %r3096, %r3098;
	cvt.s64.s32	%rd2856, %r3099;
	shl.b64 	%rd2857, %rd2856, 1;
	mov.u64 	%rd2858, cBoolModel;
	cvta.const.u64 	%rd2859, %rd2858;
	add.s64 	%rd2860, %rd2859, %rd2857;
	ld.u16 	%rs939, [%rd2860];
	setp.ne.s16	%p160, %rs939, 0;
	not.pred 	%p161, %p160;
	@%p161 bra 	BB46_162;
	bra.uni 	BB46_161;

BB46_161:
	add.u64 	%rd2861, %SP, 740;
	.loc	1 351 1
tmp869:
	add.s64 	%rd2862, %rd2861, 8;
	ld.f32 	%f548, [%SP+776];
	add.s64 	%rd2863, %rd2861, 32;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2862;
	.param .b32 param2;
	st.param.f32	[param2+0], %f548;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2863;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 114
tmp870:

BB46_162:
	.loc	1 351 1
	cvt.u32.u16	%r3100, %rs13;
	ld.u16 	%rs940, [%SP+16];
	cvt.u32.u16	%r3101, %rs940;
	mul.lo.s32 	%r3102, %r3101, 2;
	add.s32 	%r3103, %r3100, %r3102;
	cvt.s64.s32	%rd2864, %r3103;
	shl.b64 	%rd2865, %rd2864, 1;
	mov.u64 	%rd2866, cBoolModel;
	cvta.const.u64 	%rd2867, %rd2866;
	add.s64 	%rd2868, %rd2867, %rd2865;
	ld.u16 	%rs941, [%rd2868];
	setp.ne.s16	%p162, %rs941, 0;
	not.pred 	%p163, %p162;
	@%p163 bra 	BB46_164;
	bra.uni 	BB46_163;

BB46_163:
	add.u64 	%rd2869, %SP, 740;
	.loc	1 351 1
tmp871:
	add.s64 	%rd2870, %rd2869, 12;
	cvt.u32.u16	%r3104, %rs1;
	cvt.u32.u16	%r3105, %rs30;
	mul.lo.s32 	%r3106, %r3104, %r3105;
	ld.u16 	%rs942, [%SP+42];
	cvt.u32.u16	%r3107, %rs942;
	mul.lo.s32 	%r3108, %r3107, 2;
	add.s32 	%r3109, %r3106, %r3108;
	cvt.u64.u16	%rd2871, %rs13;
	mov.u64 	%rd2872, cSegToComp;
	cvta.const.u64 	%rd2873, %rd2872;
	shl.b64 	%rd2874, %rd2871, 1;
	add.s64 	%rd2875, %rd2873, %rd2874;
	ld.u16 	%rs943, [%rd2875];
	cvt.u32.u16	%r3110, %rs943;
	add.s32 	%r3111, %r3109, %r3110;
	cvt.s64.s32	%rd2876, %r3111;
	shl.b64 	%rd2877, %rd2876, 2;
	add.s64 	%rd2878, %rd13, %rd2877;
	ld.f32 	%f549, [%rd2878];
	cvt.u32.u16	%r3112, %rs1;
	cvt.u32.u16	%r3113, %rs30;
	mul.lo.s32 	%r3114, %r3112, %r3113;
	ld.u16 	%rs944, [%SP+42];
	cvt.u32.u16	%r3115, %rs944;
	mul.lo.s32 	%r3116, %r3115, 3;
	add.s32 	%r3117, %r3114, %r3116;
	cvt.u64.u16	%rd2879, %rs13;
	shl.b64 	%rd2880, %rd2879, 1;
	add.s64 	%rd2881, %rd2873, %rd2880;
	ld.u16 	%rs945, [%rd2881];
	cvt.u32.u16	%r3118, %rs945;
	add.s32 	%r3119, %r3117, %r3118;
	cvt.s64.s32	%rd2882, %r3119;
	shl.b64 	%rd2883, %rd2882, 2;
	add.s64 	%rd2884, %rd13, %rd2883;
	ld.f32 	%f550, [%rd2884];
	cvt.u32.u16	%r3120, %rs1;
	cvt.u32.u16	%r3121, %rs30;
	mul.lo.s32 	%r3122, %r3120, %r3121;
	ld.u16 	%rs946, [%SP+42];
	cvt.u32.u16	%r3123, %rs946;
	mul.lo.s32 	%r3124, %r3123, 4;
	add.s32 	%r3125, %r3122, %r3124;
	cvt.u64.u16	%rd2885, %rs13;
	shl.b64 	%rd2886, %rd2885, 1;
	add.s64 	%rd2887, %rd2873, %rd2886;
	ld.u16 	%rs947, [%rd2887];
	cvt.u32.u16	%r3126, %rs947;
	add.s32 	%r3127, %r3125, %r3126;
	cvt.s64.s32	%rd2888, %r3127;
	shl.b64 	%rd2889, %rd2888, 2;
	add.s64 	%rd2890, %rd13, %rd2889;
	ld.f32 	%f551, [%rd2890];
	cvt.u32.u16	%r3128, %rs1;
	cvt.u32.u16	%r3129, %rs30;
	mul.lo.s32 	%r3130, %r3128, %r3129;
	ld.u16 	%rs948, [%SP+42];
	cvt.u32.u16	%r3131, %rs948;
	mul.lo.s32 	%r3132, %r3131, 5;
	add.s32 	%r3133, %r3130, %r3132;
	cvt.u64.u16	%rd2891, %rs13;
	shl.b64 	%rd2892, %rd2891, 1;
	add.s64 	%rd2893, %rd2873, %rd2892;
	ld.u16 	%rs949, [%rd2893];
	cvt.u32.u16	%r3134, %rs949;
	add.s32 	%r3135, %r3133, %r3134;
	cvt.s64.s32	%rd2894, %r3135;
	shl.b64 	%rd2895, %rd2894, 2;
	add.s64 	%rd2896, %rd13, %rd2895;
	ld.f32 	%f552, [%rd2896];
	ld.f32 	%f553, [%SP+772];
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2870;
	.param .b32 param2;
	st.param.f32	[param2+0], %f549;
	.param .b32 param3;
	st.param.f32	[param3+0], %f550;
	.param .b32 param4;
	st.param.f32	[param4+0], %f551;
	.param .b32 param5;
	st.param.f32	[param5+0], %f552;
	.param .b32 param6;
	st.param.f32	[param6+0], %f553;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 115
tmp872:

BB46_164:
	.loc	1 351 1
	cvt.u32.u16	%r3136, %rs13;
	ld.u16 	%rs950, [%SP+16];
	cvt.u32.u16	%r3137, %rs950;
	mul.lo.s32 	%r3138, %r3137, 3;
	add.s32 	%r3139, %r3136, %r3138;
	cvt.s64.s32	%rd2897, %r3139;
	shl.b64 	%rd2898, %rd2897, 1;
	mov.u64 	%rd2899, cBoolModel;
	cvta.const.u64 	%rd2900, %rd2899;
	add.s64 	%rd2901, %rd2900, %rd2898;
	ld.u16 	%rs951, [%rd2901];
	setp.ne.s16	%p164, %rs951, 0;
	not.pred 	%p165, %p164;
	@%p165 bra 	BB46_166;
	bra.uni 	BB46_165;

BB46_165:
	add.u64 	%rd2902, %SP, 740;
	.loc	1 351 1
tmp873:
	add.s64 	%rd2903, %rd2902, 16;
	cvt.u32.u16	%r3140, %rs1;
	cvt.u32.u16	%r3141, %rs30;
	mul.lo.s32 	%r3142, %r3140, %r3141;
	ld.u16 	%rs952, [%SP+42];
	cvt.u32.u16	%r3143, %rs952;
	mul.lo.s32 	%r3144, %r3143, 6;
	add.s32 	%r3145, %r3142, %r3144;
	cvt.u64.u16	%rd2904, %rs13;
	mov.u64 	%rd2905, cSegToComp;
	cvta.const.u64 	%rd2906, %rd2905;
	shl.b64 	%rd2907, %rd2904, 1;
	add.s64 	%rd2908, %rd2906, %rd2907;
	ld.u16 	%rs953, [%rd2908];
	cvt.u32.u16	%r3146, %rs953;
	add.s32 	%r3147, %r3145, %r3146;
	cvt.s64.s32	%rd2909, %r3147;
	shl.b64 	%rd2910, %rd2909, 2;
	add.s64 	%rd2911, %rd13, %rd2910;
	ld.f32 	%f554, [%rd2911];
	cvt.u32.u16	%r3148, %rs1;
	cvt.u32.u16	%r3149, %rs30;
	mul.lo.s32 	%r3150, %r3148, %r3149;
	ld.u16 	%rs954, [%SP+42];
	cvt.u32.u16	%r3151, %rs954;
	mul.lo.s32 	%r3152, %r3151, 7;
	add.s32 	%r3153, %r3150, %r3152;
	cvt.u64.u16	%rd2912, %rs13;
	shl.b64 	%rd2913, %rd2912, 1;
	add.s64 	%rd2914, %rd2906, %rd2913;
	ld.u16 	%rs955, [%rd2914];
	cvt.u32.u16	%r3154, %rs955;
	add.s32 	%r3155, %r3153, %r3154;
	cvt.s64.s32	%rd2915, %r3155;
	shl.b64 	%rd2916, %rd2915, 2;
	add.s64 	%rd2917, %rd13, %rd2916;
	ld.f32 	%f555, [%rd2917];
	cvt.u32.u16	%r3156, %rs1;
	cvt.u32.u16	%r3157, %rs30;
	mul.lo.s32 	%r3158, %r3156, %r3157;
	ld.u16 	%rs956, [%SP+42];
	cvt.u32.u16	%r3159, %rs956;
	mul.lo.s32 	%r3160, %r3159, 8;
	add.s32 	%r3161, %r3158, %r3160;
	cvt.u64.u16	%rd2918, %rs13;
	shl.b64 	%rd2919, %rd2918, 1;
	add.s64 	%rd2920, %rd2906, %rd2919;
	ld.u16 	%rs957, [%rd2920];
	cvt.u32.u16	%r3162, %rs957;
	add.s32 	%r3163, %r3161, %r3162;
	cvt.s64.s32	%rd2921, %r3163;
	shl.b64 	%rd2922, %rd2921, 2;
	add.s64 	%rd2923, %rd13, %rd2922;
	ld.f32 	%f556, [%rd2923];
	cvt.u32.u16	%r3164, %rs1;
	cvt.u32.u16	%r3165, %rs30;
	mul.lo.s32 	%r3166, %r3164, %r3165;
	ld.u16 	%rs958, [%SP+42];
	cvt.u32.u16	%r3167, %rs958;
	mul.lo.s32 	%r3168, %r3167, 9;
	add.s32 	%r3169, %r3166, %r3168;
	cvt.u64.u16	%rd2924, %rs13;
	shl.b64 	%rd2925, %rd2924, 1;
	add.s64 	%rd2926, %rd2906, %rd2925;
	ld.u16 	%rs959, [%rd2926];
	cvt.u32.u16	%r3170, %rs959;
	add.s32 	%r3171, %r3169, %r3170;
	cvt.s64.s32	%rd2927, %r3171;
	shl.b64 	%rd2928, %rd2927, 2;
	add.s64 	%rd2929, %rd13, %rd2928;
	ld.f32 	%f557, [%rd2929];
	cvt.u32.u16	%r3172, %rs1;
	cvt.u32.u16	%r3173, %rs30;
	mul.lo.s32 	%r3174, %r3172, %r3173;
	ld.u16 	%rs960, [%SP+42];
	cvt.u32.u16	%r3175, %rs960;
	mul.lo.s32 	%r3176, %r3175, 10;
	add.s32 	%r3177, %r3174, %r3176;
	cvt.u64.u16	%rd2930, %rs13;
	shl.b64 	%rd2931, %rd2930, 1;
	add.s64 	%rd2932, %rd2906, %rd2931;
	ld.u16 	%rs961, [%rd2932];
	cvt.u32.u16	%r3178, %rs961;
	add.s32 	%r3179, %r3177, %r3178;
	cvt.s64.s32	%rd2933, %r3179;
	shl.b64 	%rd2934, %rd2933, 2;
	add.s64 	%rd2935, %rd13, %rd2934;
	ld.f32 	%f558, [%rd2935];
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2903;
	.param .b32 param2;
	st.param.f32	[param2+0], %f554;
	.param .b32 param3;
	st.param.f32	[param3+0], %f555;
	.param .b32 param4;
	st.param.f32	[param4+0], %f556;
	.param .b32 param5;
	st.param.f32	[param5+0], %f557;
	.param .b32 param6;
	st.param.f32	[param6+0], %f558;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 116
tmp874:

BB46_166:
	.loc	1 351 1
	cvt.u32.u16	%r3180, %rs13;
	ld.u16 	%rs962, [%SP+16];
	cvt.u32.u16	%r3181, %rs962;
	mul.lo.s32 	%r3182, %r3181, 4;
	add.s32 	%r3183, %r3180, %r3182;
	cvt.s64.s32	%rd2936, %r3183;
	shl.b64 	%rd2937, %rd2936, 1;
	mov.u64 	%rd2938, cBoolModel;
	cvta.const.u64 	%rd2939, %rd2938;
	add.s64 	%rd2940, %rd2939, %rd2937;
	ld.u16 	%rs963, [%rd2940];
	setp.ne.s16	%p166, %rs963, 0;
	not.pred 	%p167, %p166;
	@%p167 bra 	BB46_168;
	bra.uni 	BB46_167;

BB46_167:
	add.u64 	%rd2941, %SP, 740;
	.loc	1 351 1
tmp875:
	add.s64 	%rd2942, %rd2941, 20;
	cvt.u32.u16	%r3184, %rs1;
	cvt.u32.u16	%r3185, %rs30;
	mul.lo.s32 	%r3186, %r3184, %r3185;
	ld.u16 	%rs964, [%SP+42];
	cvt.u32.u16	%r3187, %rs964;
	mul.lo.s32 	%r3188, %r3187, 11;
	add.s32 	%r3189, %r3186, %r3188;
	cvt.u64.u16	%rd2943, %rs13;
	mov.u64 	%rd2944, cSegToComp;
	cvta.const.u64 	%rd2945, %rd2944;
	shl.b64 	%rd2946, %rd2943, 1;
	add.s64 	%rd2947, %rd2945, %rd2946;
	ld.u16 	%rs965, [%rd2947];
	cvt.u32.u16	%r3190, %rs965;
	add.s32 	%r3191, %r3189, %r3190;
	cvt.s64.s32	%rd2948, %r3191;
	shl.b64 	%rd2949, %rd2948, 2;
	add.s64 	%rd2950, %rd13, %rd2949;
	ld.f32 	%f559, [%rd2950];
	cvt.u32.u16	%r3192, %rs1;
	cvt.u32.u16	%r3193, %rs30;
	mul.lo.s32 	%r3194, %r3192, %r3193;
	ld.u16 	%rs966, [%SP+42];
	cvt.u32.u16	%r3195, %rs966;
	mul.lo.s32 	%r3196, %r3195, 12;
	add.s32 	%r3197, %r3194, %r3196;
	cvt.u64.u16	%rd2951, %rs13;
	shl.b64 	%rd2952, %rd2951, 1;
	add.s64 	%rd2953, %rd2945, %rd2952;
	ld.u16 	%rs967, [%rd2953];
	cvt.u32.u16	%r3198, %rs967;
	add.s32 	%r3199, %r3197, %r3198;
	cvt.s64.s32	%rd2954, %r3199;
	shl.b64 	%rd2955, %rd2954, 2;
	add.s64 	%rd2956, %rd13, %rd2955;
	ld.f32 	%f560, [%rd2956];
	cvt.u32.u16	%r3200, %rs1;
	cvt.u32.u16	%r3201, %rs30;
	mul.lo.s32 	%r3202, %r3200, %r3201;
	ld.u16 	%rs968, [%SP+42];
	cvt.u32.u16	%r3203, %rs968;
	mul.lo.s32 	%r3204, %r3203, 13;
	add.s32 	%r3205, %r3202, %r3204;
	cvt.u64.u16	%rd2957, %rs13;
	shl.b64 	%rd2958, %rd2957, 1;
	add.s64 	%rd2959, %rd2945, %rd2958;
	ld.u16 	%rs969, [%rd2959];
	cvt.u32.u16	%r3206, %rs969;
	add.s32 	%r3207, %r3205, %r3206;
	cvt.s64.s32	%rd2960, %r3207;
	shl.b64 	%rd2961, %rd2960, 2;
	add.s64 	%rd2962, %rd13, %rd2961;
	ld.f32 	%f561, [%rd2962];
	cvt.u32.u16	%r3208, %rs1;
	cvt.u32.u16	%r3209, %rs30;
	mul.lo.s32 	%r3210, %r3208, %r3209;
	ld.u16 	%rs970, [%SP+42];
	cvt.u32.u16	%r3211, %rs970;
	mul.lo.s32 	%r3212, %r3211, 14;
	add.s32 	%r3213, %r3210, %r3212;
	cvt.u64.u16	%rd2963, %rs13;
	shl.b64 	%rd2964, %rd2963, 1;
	add.s64 	%rd2965, %rd2945, %rd2964;
	ld.u16 	%rs971, [%rd2965];
	cvt.u32.u16	%r3214, %rs971;
	add.s32 	%r3215, %r3213, %r3214;
	cvt.s64.s32	%rd2966, %r3215;
	shl.b64 	%rd2967, %rd2966, 2;
	add.s64 	%rd2968, %rd13, %rd2967;
	ld.f32 	%f562, [%rd2968];
	cvt.u32.u16	%r3216, %rs1;
	cvt.u32.u16	%r3217, %rs30;
	mul.lo.s32 	%r3218, %r3216, %r3217;
	ld.u16 	%rs972, [%SP+42];
	cvt.u32.u16	%r3219, %rs972;
	mul.lo.s32 	%r3220, %r3219, 15;
	add.s32 	%r3221, %r3218, %r3220;
	cvt.u64.u16	%rd2969, %rs13;
	shl.b64 	%rd2970, %rd2969, 1;
	add.s64 	%rd2971, %rd2945, %rd2970;
	ld.u16 	%rs973, [%rd2971];
	cvt.u32.u16	%r3222, %rs973;
	add.s32 	%r3223, %r3221, %r3222;
	cvt.s64.s32	%rd2972, %r3223;
	shl.b64 	%rd2973, %rd2972, 2;
	add.s64 	%rd2974, %rd13, %rd2973;
	ld.f32 	%f563, [%rd2974];
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2942;
	.param .b32 param2;
	st.param.f32	[param2+0], %f559;
	.param .b32 param3;
	st.param.f32	[param3+0], %f560;
	.param .b32 param4;
	st.param.f32	[param4+0], %f561;
	.param .b32 param5;
	st.param.f32	[param5+0], %f562;
	.param .b32 param6;
	st.param.f32	[param6+0], %f563;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 117
tmp876:

BB46_168:
	.loc	1 351 1
	cvt.u32.u16	%r3224, %rs13;
	ld.u16 	%rs974, [%SP+16];
	cvt.u32.u16	%r3225, %rs974;
	mul.lo.s32 	%r3226, %r3225, 5;
	add.s32 	%r3227, %r3224, %r3226;
	cvt.s64.s32	%rd2975, %r3227;
	shl.b64 	%rd2976, %rd2975, 1;
	mov.u64 	%rd2977, cBoolModel;
	cvta.const.u64 	%rd2978, %rd2977;
	add.s64 	%rd2979, %rd2978, %rd2976;
	ld.u16 	%rs975, [%rd2979];
	setp.ne.s16	%p168, %rs975, 0;
	not.pred 	%p169, %p168;
	@%p169 bra 	BB46_170;
	bra.uni 	BB46_169;

BB46_169:
	add.u64 	%rd2980, %SP, 740;
	.loc	1 351 1
tmp877:
	add.s64 	%rd2981, %rd2980, 24;
	add.s64 	%rd2982, %rd2980, 28;
	cvt.u32.u16	%r3228, %rs1;
	cvt.u32.u16	%r3229, %rs30;
	mul.lo.s32 	%r3230, %r3228, %r3229;
	ld.u16 	%rs976, [%SP+42];
	cvt.u32.u16	%r3231, %rs976;
	mul.lo.s32 	%r3232, %r3231, 16;
	add.s32 	%r3233, %r3230, %r3232;
	cvt.u64.u16	%rd2983, %rs13;
	mov.u64 	%rd2984, cSegToComp;
	cvta.const.u64 	%rd2985, %rd2984;
	shl.b64 	%rd2986, %rd2983, 1;
	add.s64 	%rd2987, %rd2985, %rd2986;
	ld.u16 	%rs977, [%rd2987];
	cvt.u32.u16	%r3234, %rs977;
	add.s32 	%r3235, %r3233, %r3234;
	cvt.s64.s32	%rd2988, %r3235;
	shl.b64 	%rd2989, %rd2988, 2;
	add.s64 	%rd2990, %rd13, %rd2989;
	ld.f32 	%f564, [%rd2990];
	cvt.u32.u16	%r3236, %rs1;
	cvt.u32.u16	%r3237, %rs30;
	mul.lo.s32 	%r3238, %r3236, %r3237;
	ld.u16 	%rs978, [%SP+42];
	cvt.u32.u16	%r3239, %rs978;
	mul.lo.s32 	%r3240, %r3239, 17;
	add.s32 	%r3241, %r3238, %r3240;
	cvt.u64.u16	%rd2991, %rs13;
	shl.b64 	%rd2992, %rd2991, 1;
	add.s64 	%rd2993, %rd2985, %rd2992;
	ld.u16 	%rs979, [%rd2993];
	cvt.u32.u16	%r3242, %rs979;
	add.s32 	%r3243, %r3241, %r3242;
	cvt.s64.s32	%rd2994, %r3243;
	shl.b64 	%rd2995, %rd2994, 2;
	add.s64 	%rd2996, %rd13, %rd2995;
	ld.f32 	%f565, [%rd2996];
	cvt.u32.u16	%r3244, %rs1;
	cvt.u32.u16	%r3245, %rs30;
	mul.lo.s32 	%r3246, %r3244, %r3245;
	ld.u16 	%rs980, [%SP+42];
	cvt.u32.u16	%r3247, %rs980;
	mul.lo.s32 	%r3248, %r3247, 18;
	add.s32 	%r3249, %r3246, %r3248;
	cvt.u64.u16	%rd2997, %rs13;
	shl.b64 	%rd2998, %rd2997, 1;
	add.s64 	%rd2999, %rd2985, %rd2998;
	ld.u16 	%rs981, [%rd2999];
	cvt.u32.u16	%r3250, %rs981;
	add.s32 	%r3251, %r3249, %r3250;
	cvt.s64.s32	%rd3000, %r3251;
	shl.b64 	%rd3001, %rd3000, 2;
	add.s64 	%rd3002, %rd13, %rd3001;
	ld.f32 	%f566, [%rd3002];
	cvt.u32.u16	%r3252, %rs1;
	cvt.u32.u16	%r3253, %rs30;
	mul.lo.s32 	%r3254, %r3252, %r3253;
	ld.u16 	%rs982, [%SP+42];
	cvt.u32.u16	%r3255, %rs982;
	mul.lo.s32 	%r3256, %r3255, 19;
	add.s32 	%r3257, %r3254, %r3256;
	cvt.u64.u16	%rd3003, %rs13;
	shl.b64 	%rd3004, %rd3003, 1;
	add.s64 	%rd3005, %rd2985, %rd3004;
	ld.u16 	%rs983, [%rd3005];
	cvt.u32.u16	%r3258, %rs983;
	add.s32 	%r3259, %r3257, %r3258;
	cvt.s64.s32	%rd3006, %r3259;
	shl.b64 	%rd3007, %rd3006, 2;
	add.s64 	%rd3008, %rd13, %rd3007;
	ld.f32 	%f567, [%rd3008];
	cvt.u32.u16	%r3260, %rs1;
	cvt.u32.u16	%r3261, %rs30;
	mul.lo.s32 	%r3262, %r3260, %r3261;
	ld.u16 	%rs984, [%SP+42];
	cvt.u32.u16	%r3263, %rs984;
	mul.lo.s32 	%r3264, %r3263, 20;
	add.s32 	%r3265, %r3262, %r3264;
	cvt.u64.u16	%rd3009, %rs13;
	shl.b64 	%rd3010, %rd3009, 1;
	add.s64 	%rd3011, %rd2985, %rd3010;
	ld.u16 	%rs985, [%rd3011];
	cvt.u32.u16	%r3266, %rs985;
	add.s32 	%r3267, %r3265, %r3266;
	cvt.s64.s32	%rd3012, %r3267;
	shl.b64 	%rd3013, %rd3012, 2;
	add.s64 	%rd3014, %rd13, %rd3013;
	ld.f32 	%f568, [%rd3014];
	cvt.u32.u16	%r3268, %rs1;
	cvt.u32.u16	%r3269, %rs30;
	mul.lo.s32 	%r3270, %r3268, %r3269;
	ld.u16 	%rs986, [%SP+42];
	cvt.u32.u16	%r3271, %rs986;
	mul.lo.s32 	%r3272, %r3271, 21;
	add.s32 	%r3273, %r3270, %r3272;
	cvt.u64.u16	%rd3015, %rs13;
	shl.b64 	%rd3016, %rd3015, 1;
	add.s64 	%rd3017, %rd2985, %rd3016;
	ld.u16 	%rs987, [%rd3017];
	cvt.u32.u16	%r3274, %rs987;
	add.s32 	%r3275, %r3273, %r3274;
	cvt.s64.s32	%rd3018, %r3275;
	shl.b64 	%rd3019, %rd3018, 2;
	add.s64 	%rd3020, %rd13, %rd3019;
	ld.f32 	%f569, [%rd3020];
	cvt.u32.u16	%r3276, %rs1;
	cvt.u32.u16	%r3277, %rs30;
	mul.lo.s32 	%r3278, %r3276, %r3277;
	ld.u16 	%rs988, [%SP+42];
	cvt.u32.u16	%r3279, %rs988;
	mul.lo.s32 	%r3280, %r3279, 22;
	add.s32 	%r3281, %r3278, %r3280;
	cvt.u64.u16	%rd3021, %rs13;
	shl.b64 	%rd3022, %rd3021, 1;
	add.s64 	%rd3023, %rd2985, %rd3022;
	ld.u16 	%rs989, [%rd3023];
	cvt.u32.u16	%r3282, %rs989;
	add.s32 	%r3283, %r3281, %r3282;
	cvt.s64.s32	%rd3024, %r3283;
	shl.b64 	%rd3025, %rd3024, 2;
	add.s64 	%rd3026, %rd13, %rd3025;
	ld.f32 	%f570, [%rd3026];
	cvt.u32.u16	%r3284, %rs1;
	cvt.u32.u16	%r3285, %rs30;
	mul.lo.s32 	%r3286, %r3284, %r3285;
	ld.u16 	%rs990, [%SP+42];
	cvt.u32.u16	%r3287, %rs990;
	mul.lo.s32 	%r3288, %r3287, 23;
	add.s32 	%r3289, %r3286, %r3288;
	cvt.u64.u16	%rd3027, %rs13;
	shl.b64 	%rd3028, %rd3027, 1;
	add.s64 	%rd3029, %rd2985, %rd3028;
	ld.u16 	%rs991, [%rd3029];
	cvt.u32.u16	%r3290, %rs991;
	add.s32 	%r3291, %r3289, %r3290;
	cvt.s64.s32	%rd3030, %r3291;
	shl.b64 	%rd3031, %rd3030, 2;
	add.s64 	%rd3032, %rd13, %rd3031;
	ld.f32 	%f571, [%rd3032];
	cvt.u32.u16	%r3292, %rs1;
	cvt.u32.u16	%r3293, %rs30;
	mul.lo.s32 	%r3294, %r3292, %r3293;
	ld.u16 	%rs992, [%SP+42];
	cvt.u32.u16	%r3295, %rs992;
	mul.lo.s32 	%r3296, %r3295, 24;
	add.s32 	%r3297, %r3294, %r3296;
	cvt.u64.u16	%rd3033, %rs13;
	shl.b64 	%rd3034, %rd3033, 1;
	add.s64 	%rd3035, %rd2985, %rd3034;
	ld.u16 	%rs993, [%rd3035];
	cvt.u32.u16	%r3298, %rs993;
	add.s32 	%r3299, %r3297, %r3298;
	cvt.s64.s32	%rd3036, %r3299;
	shl.b64 	%rd3037, %rd3036, 2;
	add.s64 	%rd3038, %rd13, %rd3037;
	ld.f32 	%f572, [%rd3038];
	cvt.u32.u16	%r3300, %rs1;
	cvt.u32.u16	%r3301, %rs30;
	mul.lo.s32 	%r3302, %r3300, %r3301;
	ld.u16 	%rs994, [%SP+42];
	cvt.u32.u16	%r3303, %rs994;
	mul.lo.s32 	%r3304, %r3303, 25;
	add.s32 	%r3305, %r3302, %r3304;
	cvt.u64.u16	%rd3039, %rs13;
	shl.b64 	%rd3040, %rd3039, 1;
	add.s64 	%rd3041, %rd2985, %rd3040;
	ld.u16 	%rs995, [%rd3041];
	cvt.u32.u16	%r3306, %rs995;
	add.s32 	%r3307, %r3305, %r3306;
	cvt.s64.s32	%rd3042, %r3307;
	shl.b64 	%rd3043, %rd3042, 2;
	add.s64 	%rd3044, %rd13, %rd3043;
	ld.f32 	%f573, [%rd3044];
	cvt.u32.u16	%r3308, %rs1;
	cvt.u32.u16	%r3309, %rs30;
	mul.lo.s32 	%r3310, %r3308, %r3309;
	ld.u16 	%rs996, [%SP+42];
	cvt.u32.u16	%r3311, %rs996;
	mul.lo.s32 	%r3312, %r3311, 26;
	add.s32 	%r3313, %r3310, %r3312;
	cvt.u64.u16	%rd3045, %rs13;
	shl.b64 	%rd3046, %rd3045, 1;
	add.s64 	%rd3047, %rd2985, %rd3046;
	ld.u16 	%rs997, [%rd3047];
	cvt.u32.u16	%r3314, %rs997;
	add.s32 	%r3315, %r3313, %r3314;
	cvt.s64.s32	%rd3048, %r3315;
	shl.b64 	%rd3049, %rd3048, 2;
	add.s64 	%rd3050, %rd13, %rd3049;
	ld.f32 	%f574, [%rd3050];
	cvt.u32.u16	%r3316, %rs1;
	cvt.u32.u16	%r3317, %rs30;
	mul.lo.s32 	%r3318, %r3316, %r3317;
	ld.u16 	%rs998, [%SP+42];
	cvt.u32.u16	%r3319, %rs998;
	mul.lo.s32 	%r3320, %r3319, 27;
	add.s32 	%r3321, %r3318, %r3320;
	cvt.u64.u16	%rd3051, %rs13;
	shl.b64 	%rd3052, %rd3051, 1;
	add.s64 	%rd3053, %rd2985, %rd3052;
	ld.u16 	%rs999, [%rd3053];
	cvt.u32.u16	%r3322, %rs999;
	add.s32 	%r3323, %r3321, %r3322;
	cvt.s64.s32	%rd3054, %r3323;
	shl.b64 	%rd3055, %rd3054, 2;
	add.s64 	%rd3056, %rd13, %rd3055;
	ld.f32 	%f575, [%rd3056];
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2981;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2982;
	.param .b32 param3;
	st.param.f32	[param3+0], %f564;
	.param .b32 param4;
	st.param.f32	[param4+0], %f565;
	.param .b32 param5;
	st.param.f32	[param5+0], %f566;
	.param .b32 param6;
	st.param.f32	[param6+0], %f567;
	.param .b32 param7;
	st.param.f32	[param7+0], %f568;
	.param .b32 param8;
	st.param.f32	[param8+0], %f569;
	.param .b32 param9;
	st.param.f32	[param9+0], %f570;
	.param .b32 param10;
	st.param.f32	[param10+0], %f571;
	.param .b32 param11;
	st.param.f32	[param11+0], %f572;
	.param .b32 param12;
	st.param.f32	[param12+0], %f573;
	.param .b32 param13;
	st.param.f32	[param13+0], %f574;
	.param .b32 param14;
	st.param.f32	[param14+0], %f575;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 118
tmp878:

BB46_170:
	.loc	1 351 1
	cvt.u32.u16	%r3324, %rs13;
	ld.u16 	%rs1000, [%SP+16];
	cvt.u32.u16	%r3325, %rs1000;
	mul.lo.s32 	%r3326, %r3325, 6;
	add.s32 	%r3327, %r3324, %r3326;
	cvt.s64.s32	%rd3057, %r3327;
	shl.b64 	%rd3058, %rd3057, 1;
	mov.u64 	%rd3059, cBoolModel;
	cvta.const.u64 	%rd3060, %rd3059;
	add.s64 	%rd3061, %rd3060, %rd3058;
	ld.u16 	%rs1001, [%rd3061];
	setp.ne.s16	%p170, %rs1001, 0;
	not.pred 	%p171, %p170;
	@%p171 bra 	BB46_172;
	bra.uni 	BB46_171;

BB46_171:
	.loc	1 351 1
tmp879:
	cvt.u32.u16	%r3328, %rs1;
	cvt.u32.u16	%r3329, %rs30;
	mul.lo.s32 	%r3330, %r3328, %r3329;
	ld.u16 	%rs1002, [%SP+42];
	cvt.u32.u16	%r3331, %rs1002;
	mul.lo.s32 	%r3332, %r3331, 28;
	add.s32 	%r3333, %r3330, %r3332;
	cvt.u64.u16	%rd3062, %rs13;
	mov.u64 	%rd3063, cSegToComp;
	cvta.const.u64 	%rd3064, %rd3063;
	shl.b64 	%rd3065, %rd3062, 1;
	add.s64 	%rd3066, %rd3064, %rd3065;
	ld.u16 	%rs1003, [%rd3066];
	cvt.u32.u16	%r3334, %rs1003;
	add.s32 	%r3335, %r3333, %r3334;
	cvt.s64.s32	%rd3067, %r3335;
	shl.b64 	%rd3068, %rd3067, 2;
	add.s64 	%rd3069, %rd13, %rd3068;
	ld.f32 	%f576, [%rd3069];
	cvt.u32.u16	%r3336, %rs1;
	cvt.u32.u16	%r3337, %rs30;
	mul.lo.s32 	%r3338, %r3336, %r3337;
	ld.u16 	%rs1004, [%SP+42];
	cvt.u32.u16	%r3339, %rs1004;
	mul.lo.s32 	%r3340, %r3339, 29;
	add.s32 	%r3341, %r3338, %r3340;
	cvt.u64.u16	%rd3070, %rs13;
	shl.b64 	%rd3071, %rd3070, 1;
	add.s64 	%rd3072, %rd3064, %rd3071;
	ld.u16 	%rs1005, [%rd3072];
	cvt.u32.u16	%r3342, %rs1005;
	add.s32 	%r3343, %r3341, %r3342;
	cvt.s64.s32	%rd3073, %r3343;
	shl.b64 	%rd3074, %rd3073, 2;
	add.s64 	%rd3075, %rd13, %rd3074;
	ld.f32 	%f577, [%rd3075];
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2214;
	.param .b32 param1;
	st.param.f32	[param1+0], %f576;
	.param .b32 param2;
	st.param.f32	[param2+0], %f577;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 119
tmp880:

BB46_172:
	.loc	1 351 1
	cvt.u32.u16	%r3344, %rs14;
	ld.u16 	%rs1006, [%SP+16];
	cvt.u32.u16	%r3345, %rs1006;
	mul.lo.s32 	%r3346, %r3345, 0;
	add.s32 	%r3347, %r3344, %r3346;
	cvt.s64.s32	%rd3076, %r3347;
	shl.b64 	%rd3077, %rd3076, 1;
	mov.u64 	%rd3078, cBoolModel;
	cvta.const.u64 	%rd3079, %rd3078;
	add.s64 	%rd3080, %rd3079, %rd3077;
	ld.u16 	%rs1007, [%rd3080];
	setp.ne.s16	%p172, %rs1007, 0;
	not.pred 	%p173, %p172;
	@%p173 bra 	BB46_174;
	bra.uni 	BB46_173;

BB46_173:
	add.u64 	%rd3081, %SP, 780;
	.loc	1 351 1
tmp881:
	add.s64 	%rd3082, %rd3081, 4;
	cvt.u32.u16	%r3348, %rs1;
	cvt.u32.u16	%r3349, %rs30;
	mul.lo.s32 	%r3350, %r3348, %r3349;
	ld.u16 	%rs1008, [%SP+42];
	cvt.u32.u16	%r3351, %rs1008;
	mul.lo.s32 	%r3352, %r3351, 0;
	add.s32 	%r3353, %r3350, %r3352;
	cvt.u64.u16	%rd3083, %rs14;
	mov.u64 	%rd3084, cSegToComp;
	cvta.const.u64 	%rd3085, %rd3084;
	shl.b64 	%rd3086, %rd3083, 1;
	add.s64 	%rd3087, %rd3085, %rd3086;
	ld.u16 	%rs1009, [%rd3087];
	cvt.u32.u16	%r3354, %rs1009;
	add.s32 	%r3355, %r3353, %r3354;
	cvt.s64.s32	%rd3088, %r3355;
	shl.b64 	%rd3089, %rd3088, 2;
	add.s64 	%rd3090, %rd13, %rd3089;
	ld.f32 	%f578, [%rd3090];
	cvt.u32.u16	%r3356, %rs1;
	cvt.u32.u16	%r3357, %rs30;
	mul.lo.s32 	%r3358, %r3356, %r3357;
	ld.u16 	%rs1010, [%SP+42];
	cvt.u32.u16	%r3359, %rs1010;
	mul.lo.s32 	%r3360, %r3359, 1;
	add.s32 	%r3361, %r3358, %r3360;
	cvt.u64.u16	%rd3091, %rs14;
	shl.b64 	%rd3092, %rd3091, 1;
	add.s64 	%rd3093, %rd3085, %rd3092;
	ld.u16 	%rs1011, [%rd3093];
	cvt.u32.u16	%r3362, %rs1011;
	add.s32 	%r3363, %r3361, %r3362;
	cvt.s64.s32	%rd3094, %r3363;
	shl.b64 	%rd3095, %rd3094, 2;
	add.s64 	%rd3096, %rd13, %rd3095;
	ld.f32 	%f579, [%rd3096];
	ld.f32 	%f580, [%SP+812];
	add.s64 	%rd3097, %rd3081, 36;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3081;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd3082;
	.param .b32 param3;
	st.param.f32	[param3+0], %f578;
	.param .b32 param4;
	st.param.f32	[param4+0], %f579;
	.param .b32 param5;
	st.param.f32	[param5+0], %f580;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd3097;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 120
tmp882:

BB46_174:
	.loc	1 351 1
	cvt.u32.u16	%r3364, %rs14;
	ld.u16 	%rs1012, [%SP+16];
	cvt.u32.u16	%r3365, %rs1012;
	mul.lo.s32 	%r3366, %r3365, 1;
	add.s32 	%r3367, %r3364, %r3366;
	cvt.s64.s32	%rd3098, %r3367;
	shl.b64 	%rd3099, %rd3098, 1;
	mov.u64 	%rd3100, cBoolModel;
	cvta.const.u64 	%rd3101, %rd3100;
	add.s64 	%rd3102, %rd3101, %rd3099;
	ld.u16 	%rs1013, [%rd3102];
	setp.ne.s16	%p174, %rs1013, 0;
	not.pred 	%p175, %p174;
	@%p175 bra 	BB46_176;
	bra.uni 	BB46_175;

BB46_175:
	add.u64 	%rd3103, %SP, 780;
	.loc	1 351 1
tmp883:
	add.s64 	%rd3104, %rd3103, 8;
	ld.f32 	%f581, [%SP+816];
	add.s64 	%rd3105, %rd3103, 32;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3104;
	.param .b32 param2;
	st.param.f32	[param2+0], %f581;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3105;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 121
tmp884:

BB46_176:
	.loc	1 351 1
	cvt.u32.u16	%r3368, %rs14;
	ld.u16 	%rs1014, [%SP+16];
	cvt.u32.u16	%r3369, %rs1014;
	mul.lo.s32 	%r3370, %r3369, 2;
	add.s32 	%r3371, %r3368, %r3370;
	cvt.s64.s32	%rd3106, %r3371;
	shl.b64 	%rd3107, %rd3106, 1;
	mov.u64 	%rd3108, cBoolModel;
	cvta.const.u64 	%rd3109, %rd3108;
	add.s64 	%rd3110, %rd3109, %rd3107;
	ld.u16 	%rs1015, [%rd3110];
	setp.ne.s16	%p176, %rs1015, 0;
	not.pred 	%p177, %p176;
	@%p177 bra 	BB46_178;
	bra.uni 	BB46_177;

BB46_177:
	add.u64 	%rd3111, %SP, 780;
	.loc	1 351 1
tmp885:
	add.s64 	%rd3112, %rd3111, 12;
	cvt.u32.u16	%r3372, %rs1;
	cvt.u32.u16	%r3373, %rs30;
	mul.lo.s32 	%r3374, %r3372, %r3373;
	ld.u16 	%rs1016, [%SP+42];
	cvt.u32.u16	%r3375, %rs1016;
	mul.lo.s32 	%r3376, %r3375, 2;
	add.s32 	%r3377, %r3374, %r3376;
	cvt.u64.u16	%rd3113, %rs14;
	mov.u64 	%rd3114, cSegToComp;
	cvta.const.u64 	%rd3115, %rd3114;
	shl.b64 	%rd3116, %rd3113, 1;
	add.s64 	%rd3117, %rd3115, %rd3116;
	ld.u16 	%rs1017, [%rd3117];
	cvt.u32.u16	%r3378, %rs1017;
	add.s32 	%r3379, %r3377, %r3378;
	cvt.s64.s32	%rd3118, %r3379;
	shl.b64 	%rd3119, %rd3118, 2;
	add.s64 	%rd3120, %rd13, %rd3119;
	ld.f32 	%f582, [%rd3120];
	cvt.u32.u16	%r3380, %rs1;
	cvt.u32.u16	%r3381, %rs30;
	mul.lo.s32 	%r3382, %r3380, %r3381;
	ld.u16 	%rs1018, [%SP+42];
	cvt.u32.u16	%r3383, %rs1018;
	mul.lo.s32 	%r3384, %r3383, 3;
	add.s32 	%r3385, %r3382, %r3384;
	cvt.u64.u16	%rd3121, %rs14;
	shl.b64 	%rd3122, %rd3121, 1;
	add.s64 	%rd3123, %rd3115, %rd3122;
	ld.u16 	%rs1019, [%rd3123];
	cvt.u32.u16	%r3386, %rs1019;
	add.s32 	%r3387, %r3385, %r3386;
	cvt.s64.s32	%rd3124, %r3387;
	shl.b64 	%rd3125, %rd3124, 2;
	add.s64 	%rd3126, %rd13, %rd3125;
	ld.f32 	%f583, [%rd3126];
	cvt.u32.u16	%r3388, %rs1;
	cvt.u32.u16	%r3389, %rs30;
	mul.lo.s32 	%r3390, %r3388, %r3389;
	ld.u16 	%rs1020, [%SP+42];
	cvt.u32.u16	%r3391, %rs1020;
	mul.lo.s32 	%r3392, %r3391, 4;
	add.s32 	%r3393, %r3390, %r3392;
	cvt.u64.u16	%rd3127, %rs14;
	shl.b64 	%rd3128, %rd3127, 1;
	add.s64 	%rd3129, %rd3115, %rd3128;
	ld.u16 	%rs1021, [%rd3129];
	cvt.u32.u16	%r3394, %rs1021;
	add.s32 	%r3395, %r3393, %r3394;
	cvt.s64.s32	%rd3130, %r3395;
	shl.b64 	%rd3131, %rd3130, 2;
	add.s64 	%rd3132, %rd13, %rd3131;
	ld.f32 	%f584, [%rd3132];
	cvt.u32.u16	%r3396, %rs1;
	cvt.u32.u16	%r3397, %rs30;
	mul.lo.s32 	%r3398, %r3396, %r3397;
	ld.u16 	%rs1022, [%SP+42];
	cvt.u32.u16	%r3399, %rs1022;
	mul.lo.s32 	%r3400, %r3399, 5;
	add.s32 	%r3401, %r3398, %r3400;
	cvt.u64.u16	%rd3133, %rs14;
	shl.b64 	%rd3134, %rd3133, 1;
	add.s64 	%rd3135, %rd3115, %rd3134;
	ld.u16 	%rs1023, [%rd3135];
	cvt.u32.u16	%r3402, %rs1023;
	add.s32 	%r3403, %r3401, %r3402;
	cvt.s64.s32	%rd3136, %r3403;
	shl.b64 	%rd3137, %rd3136, 2;
	add.s64 	%rd3138, %rd13, %rd3137;
	ld.f32 	%f585, [%rd3138];
	ld.f32 	%f586, [%SP+812];
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3112;
	.param .b32 param2;
	st.param.f32	[param2+0], %f582;
	.param .b32 param3;
	st.param.f32	[param3+0], %f583;
	.param .b32 param4;
	st.param.f32	[param4+0], %f584;
	.param .b32 param5;
	st.param.f32	[param5+0], %f585;
	.param .b32 param6;
	st.param.f32	[param6+0], %f586;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 122
tmp886:

BB46_178:
	.loc	1 351 1
	cvt.u32.u16	%r3404, %rs14;
	ld.u16 	%rs1024, [%SP+16];
	cvt.u32.u16	%r3405, %rs1024;
	mul.lo.s32 	%r3406, %r3405, 3;
	add.s32 	%r3407, %r3404, %r3406;
	cvt.s64.s32	%rd3139, %r3407;
	shl.b64 	%rd3140, %rd3139, 1;
	mov.u64 	%rd3141, cBoolModel;
	cvta.const.u64 	%rd3142, %rd3141;
	add.s64 	%rd3143, %rd3142, %rd3140;
	ld.u16 	%rs1025, [%rd3143];
	setp.ne.s16	%p178, %rs1025, 0;
	not.pred 	%p179, %p178;
	@%p179 bra 	BB46_180;
	bra.uni 	BB46_179;

BB46_179:
	add.u64 	%rd3144, %SP, 780;
	.loc	1 351 1
tmp887:
	add.s64 	%rd3145, %rd3144, 16;
	cvt.u32.u16	%r3408, %rs1;
	cvt.u32.u16	%r3409, %rs30;
	mul.lo.s32 	%r3410, %r3408, %r3409;
	ld.u16 	%rs1026, [%SP+42];
	cvt.u32.u16	%r3411, %rs1026;
	mul.lo.s32 	%r3412, %r3411, 6;
	add.s32 	%r3413, %r3410, %r3412;
	cvt.u64.u16	%rd3146, %rs14;
	mov.u64 	%rd3147, cSegToComp;
	cvta.const.u64 	%rd3148, %rd3147;
	shl.b64 	%rd3149, %rd3146, 1;
	add.s64 	%rd3150, %rd3148, %rd3149;
	ld.u16 	%rs1027, [%rd3150];
	cvt.u32.u16	%r3414, %rs1027;
	add.s32 	%r3415, %r3413, %r3414;
	cvt.s64.s32	%rd3151, %r3415;
	shl.b64 	%rd3152, %rd3151, 2;
	add.s64 	%rd3153, %rd13, %rd3152;
	ld.f32 	%f587, [%rd3153];
	cvt.u32.u16	%r3416, %rs1;
	cvt.u32.u16	%r3417, %rs30;
	mul.lo.s32 	%r3418, %r3416, %r3417;
	ld.u16 	%rs1028, [%SP+42];
	cvt.u32.u16	%r3419, %rs1028;
	mul.lo.s32 	%r3420, %r3419, 7;
	add.s32 	%r3421, %r3418, %r3420;
	cvt.u64.u16	%rd3154, %rs14;
	shl.b64 	%rd3155, %rd3154, 1;
	add.s64 	%rd3156, %rd3148, %rd3155;
	ld.u16 	%rs1029, [%rd3156];
	cvt.u32.u16	%r3422, %rs1029;
	add.s32 	%r3423, %r3421, %r3422;
	cvt.s64.s32	%rd3157, %r3423;
	shl.b64 	%rd3158, %rd3157, 2;
	add.s64 	%rd3159, %rd13, %rd3158;
	ld.f32 	%f588, [%rd3159];
	cvt.u32.u16	%r3424, %rs1;
	cvt.u32.u16	%r3425, %rs30;
	mul.lo.s32 	%r3426, %r3424, %r3425;
	ld.u16 	%rs1030, [%SP+42];
	cvt.u32.u16	%r3427, %rs1030;
	mul.lo.s32 	%r3428, %r3427, 8;
	add.s32 	%r3429, %r3426, %r3428;
	cvt.u64.u16	%rd3160, %rs14;
	shl.b64 	%rd3161, %rd3160, 1;
	add.s64 	%rd3162, %rd3148, %rd3161;
	ld.u16 	%rs1031, [%rd3162];
	cvt.u32.u16	%r3430, %rs1031;
	add.s32 	%r3431, %r3429, %r3430;
	cvt.s64.s32	%rd3163, %r3431;
	shl.b64 	%rd3164, %rd3163, 2;
	add.s64 	%rd3165, %rd13, %rd3164;
	ld.f32 	%f589, [%rd3165];
	cvt.u32.u16	%r3432, %rs1;
	cvt.u32.u16	%r3433, %rs30;
	mul.lo.s32 	%r3434, %r3432, %r3433;
	ld.u16 	%rs1032, [%SP+42];
	cvt.u32.u16	%r3435, %rs1032;
	mul.lo.s32 	%r3436, %r3435, 9;
	add.s32 	%r3437, %r3434, %r3436;
	cvt.u64.u16	%rd3166, %rs14;
	shl.b64 	%rd3167, %rd3166, 1;
	add.s64 	%rd3168, %rd3148, %rd3167;
	ld.u16 	%rs1033, [%rd3168];
	cvt.u32.u16	%r3438, %rs1033;
	add.s32 	%r3439, %r3437, %r3438;
	cvt.s64.s32	%rd3169, %r3439;
	shl.b64 	%rd3170, %rd3169, 2;
	add.s64 	%rd3171, %rd13, %rd3170;
	ld.f32 	%f590, [%rd3171];
	cvt.u32.u16	%r3440, %rs1;
	cvt.u32.u16	%r3441, %rs30;
	mul.lo.s32 	%r3442, %r3440, %r3441;
	ld.u16 	%rs1034, [%SP+42];
	cvt.u32.u16	%r3443, %rs1034;
	mul.lo.s32 	%r3444, %r3443, 10;
	add.s32 	%r3445, %r3442, %r3444;
	cvt.u64.u16	%rd3172, %rs14;
	shl.b64 	%rd3173, %rd3172, 1;
	add.s64 	%rd3174, %rd3148, %rd3173;
	ld.u16 	%rs1035, [%rd3174];
	cvt.u32.u16	%r3446, %rs1035;
	add.s32 	%r3447, %r3445, %r3446;
	cvt.s64.s32	%rd3175, %r3447;
	shl.b64 	%rd3176, %rd3175, 2;
	add.s64 	%rd3177, %rd13, %rd3176;
	ld.f32 	%f591, [%rd3177];
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3145;
	.param .b32 param2;
	st.param.f32	[param2+0], %f587;
	.param .b32 param3;
	st.param.f32	[param3+0], %f588;
	.param .b32 param4;
	st.param.f32	[param4+0], %f589;
	.param .b32 param5;
	st.param.f32	[param5+0], %f590;
	.param .b32 param6;
	st.param.f32	[param6+0], %f591;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 123
tmp888:

BB46_180:
	.loc	1 351 1
	cvt.u32.u16	%r3448, %rs14;
	ld.u16 	%rs1036, [%SP+16];
	cvt.u32.u16	%r3449, %rs1036;
	mul.lo.s32 	%r3450, %r3449, 4;
	add.s32 	%r3451, %r3448, %r3450;
	cvt.s64.s32	%rd3178, %r3451;
	shl.b64 	%rd3179, %rd3178, 1;
	mov.u64 	%rd3180, cBoolModel;
	cvta.const.u64 	%rd3181, %rd3180;
	add.s64 	%rd3182, %rd3181, %rd3179;
	ld.u16 	%rs1037, [%rd3182];
	setp.ne.s16	%p180, %rs1037, 0;
	not.pred 	%p181, %p180;
	@%p181 bra 	BB46_182;
	bra.uni 	BB46_181;

BB46_181:
	add.u64 	%rd3183, %SP, 780;
	.loc	1 351 1
tmp889:
	add.s64 	%rd3184, %rd3183, 20;
	cvt.u32.u16	%r3452, %rs1;
	cvt.u32.u16	%r3453, %rs30;
	mul.lo.s32 	%r3454, %r3452, %r3453;
	ld.u16 	%rs1038, [%SP+42];
	cvt.u32.u16	%r3455, %rs1038;
	mul.lo.s32 	%r3456, %r3455, 11;
	add.s32 	%r3457, %r3454, %r3456;
	cvt.u64.u16	%rd3185, %rs14;
	mov.u64 	%rd3186, cSegToComp;
	cvta.const.u64 	%rd3187, %rd3186;
	shl.b64 	%rd3188, %rd3185, 1;
	add.s64 	%rd3189, %rd3187, %rd3188;
	ld.u16 	%rs1039, [%rd3189];
	cvt.u32.u16	%r3458, %rs1039;
	add.s32 	%r3459, %r3457, %r3458;
	cvt.s64.s32	%rd3190, %r3459;
	shl.b64 	%rd3191, %rd3190, 2;
	add.s64 	%rd3192, %rd13, %rd3191;
	ld.f32 	%f592, [%rd3192];
	cvt.u32.u16	%r3460, %rs1;
	cvt.u32.u16	%r3461, %rs30;
	mul.lo.s32 	%r3462, %r3460, %r3461;
	ld.u16 	%rs1040, [%SP+42];
	cvt.u32.u16	%r3463, %rs1040;
	mul.lo.s32 	%r3464, %r3463, 12;
	add.s32 	%r3465, %r3462, %r3464;
	cvt.u64.u16	%rd3193, %rs14;
	shl.b64 	%rd3194, %rd3193, 1;
	add.s64 	%rd3195, %rd3187, %rd3194;
	ld.u16 	%rs1041, [%rd3195];
	cvt.u32.u16	%r3466, %rs1041;
	add.s32 	%r3467, %r3465, %r3466;
	cvt.s64.s32	%rd3196, %r3467;
	shl.b64 	%rd3197, %rd3196, 2;
	add.s64 	%rd3198, %rd13, %rd3197;
	ld.f32 	%f593, [%rd3198];
	cvt.u32.u16	%r3468, %rs1;
	cvt.u32.u16	%r3469, %rs30;
	mul.lo.s32 	%r3470, %r3468, %r3469;
	ld.u16 	%rs1042, [%SP+42];
	cvt.u32.u16	%r3471, %rs1042;
	mul.lo.s32 	%r3472, %r3471, 13;
	add.s32 	%r3473, %r3470, %r3472;
	cvt.u64.u16	%rd3199, %rs14;
	shl.b64 	%rd3200, %rd3199, 1;
	add.s64 	%rd3201, %rd3187, %rd3200;
	ld.u16 	%rs1043, [%rd3201];
	cvt.u32.u16	%r3474, %rs1043;
	add.s32 	%r3475, %r3473, %r3474;
	cvt.s64.s32	%rd3202, %r3475;
	shl.b64 	%rd3203, %rd3202, 2;
	add.s64 	%rd3204, %rd13, %rd3203;
	ld.f32 	%f594, [%rd3204];
	cvt.u32.u16	%r3476, %rs1;
	cvt.u32.u16	%r3477, %rs30;
	mul.lo.s32 	%r3478, %r3476, %r3477;
	ld.u16 	%rs1044, [%SP+42];
	cvt.u32.u16	%r3479, %rs1044;
	mul.lo.s32 	%r3480, %r3479, 14;
	add.s32 	%r3481, %r3478, %r3480;
	cvt.u64.u16	%rd3205, %rs14;
	shl.b64 	%rd3206, %rd3205, 1;
	add.s64 	%rd3207, %rd3187, %rd3206;
	ld.u16 	%rs1045, [%rd3207];
	cvt.u32.u16	%r3482, %rs1045;
	add.s32 	%r3483, %r3481, %r3482;
	cvt.s64.s32	%rd3208, %r3483;
	shl.b64 	%rd3209, %rd3208, 2;
	add.s64 	%rd3210, %rd13, %rd3209;
	ld.f32 	%f595, [%rd3210];
	cvt.u32.u16	%r3484, %rs1;
	cvt.u32.u16	%r3485, %rs30;
	mul.lo.s32 	%r3486, %r3484, %r3485;
	ld.u16 	%rs1046, [%SP+42];
	cvt.u32.u16	%r3487, %rs1046;
	mul.lo.s32 	%r3488, %r3487, 15;
	add.s32 	%r3489, %r3486, %r3488;
	cvt.u64.u16	%rd3211, %rs14;
	shl.b64 	%rd3212, %rd3211, 1;
	add.s64 	%rd3213, %rd3187, %rd3212;
	ld.u16 	%rs1047, [%rd3213];
	cvt.u32.u16	%r3490, %rs1047;
	add.s32 	%r3491, %r3489, %r3490;
	cvt.s64.s32	%rd3214, %r3491;
	shl.b64 	%rd3215, %rd3214, 2;
	add.s64 	%rd3216, %rd13, %rd3215;
	ld.f32 	%f596, [%rd3216];
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3184;
	.param .b32 param2;
	st.param.f32	[param2+0], %f592;
	.param .b32 param3;
	st.param.f32	[param3+0], %f593;
	.param .b32 param4;
	st.param.f32	[param4+0], %f594;
	.param .b32 param5;
	st.param.f32	[param5+0], %f595;
	.param .b32 param6;
	st.param.f32	[param6+0], %f596;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 124
tmp890:

BB46_182:
	.loc	1 351 1
	cvt.u32.u16	%r3492, %rs14;
	ld.u16 	%rs1048, [%SP+16];
	cvt.u32.u16	%r3493, %rs1048;
	mul.lo.s32 	%r3494, %r3493, 5;
	add.s32 	%r3495, %r3492, %r3494;
	cvt.s64.s32	%rd3217, %r3495;
	shl.b64 	%rd3218, %rd3217, 1;
	mov.u64 	%rd3219, cBoolModel;
	cvta.const.u64 	%rd3220, %rd3219;
	add.s64 	%rd3221, %rd3220, %rd3218;
	ld.u16 	%rs1049, [%rd3221];
	setp.ne.s16	%p182, %rs1049, 0;
	not.pred 	%p183, %p182;
	@%p183 bra 	BB46_184;
	bra.uni 	BB46_183;

BB46_183:
	add.u64 	%rd3222, %SP, 780;
	.loc	1 351 1
tmp891:
	add.s64 	%rd3223, %rd3222, 24;
	add.s64 	%rd3224, %rd3222, 28;
	cvt.u32.u16	%r3496, %rs1;
	cvt.u32.u16	%r3497, %rs30;
	mul.lo.s32 	%r3498, %r3496, %r3497;
	ld.u16 	%rs1050, [%SP+42];
	cvt.u32.u16	%r3499, %rs1050;
	mul.lo.s32 	%r3500, %r3499, 16;
	add.s32 	%r3501, %r3498, %r3500;
	cvt.u64.u16	%rd3225, %rs14;
	mov.u64 	%rd3226, cSegToComp;
	cvta.const.u64 	%rd3227, %rd3226;
	shl.b64 	%rd3228, %rd3225, 1;
	add.s64 	%rd3229, %rd3227, %rd3228;
	ld.u16 	%rs1051, [%rd3229];
	cvt.u32.u16	%r3502, %rs1051;
	add.s32 	%r3503, %r3501, %r3502;
	cvt.s64.s32	%rd3230, %r3503;
	shl.b64 	%rd3231, %rd3230, 2;
	add.s64 	%rd3232, %rd13, %rd3231;
	ld.f32 	%f597, [%rd3232];
	cvt.u32.u16	%r3504, %rs1;
	cvt.u32.u16	%r3505, %rs30;
	mul.lo.s32 	%r3506, %r3504, %r3505;
	ld.u16 	%rs1052, [%SP+42];
	cvt.u32.u16	%r3507, %rs1052;
	mul.lo.s32 	%r3508, %r3507, 17;
	add.s32 	%r3509, %r3506, %r3508;
	cvt.u64.u16	%rd3233, %rs14;
	shl.b64 	%rd3234, %rd3233, 1;
	add.s64 	%rd3235, %rd3227, %rd3234;
	ld.u16 	%rs1053, [%rd3235];
	cvt.u32.u16	%r3510, %rs1053;
	add.s32 	%r3511, %r3509, %r3510;
	cvt.s64.s32	%rd3236, %r3511;
	shl.b64 	%rd3237, %rd3236, 2;
	add.s64 	%rd3238, %rd13, %rd3237;
	ld.f32 	%f598, [%rd3238];
	cvt.u32.u16	%r3512, %rs1;
	cvt.u32.u16	%r3513, %rs30;
	mul.lo.s32 	%r3514, %r3512, %r3513;
	ld.u16 	%rs1054, [%SP+42];
	cvt.u32.u16	%r3515, %rs1054;
	mul.lo.s32 	%r3516, %r3515, 18;
	add.s32 	%r3517, %r3514, %r3516;
	cvt.u64.u16	%rd3239, %rs14;
	shl.b64 	%rd3240, %rd3239, 1;
	add.s64 	%rd3241, %rd3227, %rd3240;
	ld.u16 	%rs1055, [%rd3241];
	cvt.u32.u16	%r3518, %rs1055;
	add.s32 	%r3519, %r3517, %r3518;
	cvt.s64.s32	%rd3242, %r3519;
	shl.b64 	%rd3243, %rd3242, 2;
	add.s64 	%rd3244, %rd13, %rd3243;
	ld.f32 	%f599, [%rd3244];
	cvt.u32.u16	%r3520, %rs1;
	cvt.u32.u16	%r3521, %rs30;
	mul.lo.s32 	%r3522, %r3520, %r3521;
	ld.u16 	%rs1056, [%SP+42];
	cvt.u32.u16	%r3523, %rs1056;
	mul.lo.s32 	%r3524, %r3523, 19;
	add.s32 	%r3525, %r3522, %r3524;
	cvt.u64.u16	%rd3245, %rs14;
	shl.b64 	%rd3246, %rd3245, 1;
	add.s64 	%rd3247, %rd3227, %rd3246;
	ld.u16 	%rs1057, [%rd3247];
	cvt.u32.u16	%r3526, %rs1057;
	add.s32 	%r3527, %r3525, %r3526;
	cvt.s64.s32	%rd3248, %r3527;
	shl.b64 	%rd3249, %rd3248, 2;
	add.s64 	%rd3250, %rd13, %rd3249;
	ld.f32 	%f600, [%rd3250];
	cvt.u32.u16	%r3528, %rs1;
	cvt.u32.u16	%r3529, %rs30;
	mul.lo.s32 	%r3530, %r3528, %r3529;
	ld.u16 	%rs1058, [%SP+42];
	cvt.u32.u16	%r3531, %rs1058;
	mul.lo.s32 	%r3532, %r3531, 20;
	add.s32 	%r3533, %r3530, %r3532;
	cvt.u64.u16	%rd3251, %rs14;
	shl.b64 	%rd3252, %rd3251, 1;
	add.s64 	%rd3253, %rd3227, %rd3252;
	ld.u16 	%rs1059, [%rd3253];
	cvt.u32.u16	%r3534, %rs1059;
	add.s32 	%r3535, %r3533, %r3534;
	cvt.s64.s32	%rd3254, %r3535;
	shl.b64 	%rd3255, %rd3254, 2;
	add.s64 	%rd3256, %rd13, %rd3255;
	ld.f32 	%f601, [%rd3256];
	cvt.u32.u16	%r3536, %rs1;
	cvt.u32.u16	%r3537, %rs30;
	mul.lo.s32 	%r3538, %r3536, %r3537;
	ld.u16 	%rs1060, [%SP+42];
	cvt.u32.u16	%r3539, %rs1060;
	mul.lo.s32 	%r3540, %r3539, 21;
	add.s32 	%r3541, %r3538, %r3540;
	cvt.u64.u16	%rd3257, %rs14;
	shl.b64 	%rd3258, %rd3257, 1;
	add.s64 	%rd3259, %rd3227, %rd3258;
	ld.u16 	%rs1061, [%rd3259];
	cvt.u32.u16	%r3542, %rs1061;
	add.s32 	%r3543, %r3541, %r3542;
	cvt.s64.s32	%rd3260, %r3543;
	shl.b64 	%rd3261, %rd3260, 2;
	add.s64 	%rd3262, %rd13, %rd3261;
	ld.f32 	%f602, [%rd3262];
	cvt.u32.u16	%r3544, %rs1;
	cvt.u32.u16	%r3545, %rs30;
	mul.lo.s32 	%r3546, %r3544, %r3545;
	ld.u16 	%rs1062, [%SP+42];
	cvt.u32.u16	%r3547, %rs1062;
	mul.lo.s32 	%r3548, %r3547, 22;
	add.s32 	%r3549, %r3546, %r3548;
	cvt.u64.u16	%rd3263, %rs14;
	shl.b64 	%rd3264, %rd3263, 1;
	add.s64 	%rd3265, %rd3227, %rd3264;
	ld.u16 	%rs1063, [%rd3265];
	cvt.u32.u16	%r3550, %rs1063;
	add.s32 	%r3551, %r3549, %r3550;
	cvt.s64.s32	%rd3266, %r3551;
	shl.b64 	%rd3267, %rd3266, 2;
	add.s64 	%rd3268, %rd13, %rd3267;
	ld.f32 	%f603, [%rd3268];
	cvt.u32.u16	%r3552, %rs1;
	cvt.u32.u16	%r3553, %rs30;
	mul.lo.s32 	%r3554, %r3552, %r3553;
	ld.u16 	%rs1064, [%SP+42];
	cvt.u32.u16	%r3555, %rs1064;
	mul.lo.s32 	%r3556, %r3555, 23;
	add.s32 	%r3557, %r3554, %r3556;
	cvt.u64.u16	%rd3269, %rs14;
	shl.b64 	%rd3270, %rd3269, 1;
	add.s64 	%rd3271, %rd3227, %rd3270;
	ld.u16 	%rs1065, [%rd3271];
	cvt.u32.u16	%r3558, %rs1065;
	add.s32 	%r3559, %r3557, %r3558;
	cvt.s64.s32	%rd3272, %r3559;
	shl.b64 	%rd3273, %rd3272, 2;
	add.s64 	%rd3274, %rd13, %rd3273;
	ld.f32 	%f604, [%rd3274];
	cvt.u32.u16	%r3560, %rs1;
	cvt.u32.u16	%r3561, %rs30;
	mul.lo.s32 	%r3562, %r3560, %r3561;
	ld.u16 	%rs1066, [%SP+42];
	cvt.u32.u16	%r3563, %rs1066;
	mul.lo.s32 	%r3564, %r3563, 24;
	add.s32 	%r3565, %r3562, %r3564;
	cvt.u64.u16	%rd3275, %rs14;
	shl.b64 	%rd3276, %rd3275, 1;
	add.s64 	%rd3277, %rd3227, %rd3276;
	ld.u16 	%rs1067, [%rd3277];
	cvt.u32.u16	%r3566, %rs1067;
	add.s32 	%r3567, %r3565, %r3566;
	cvt.s64.s32	%rd3278, %r3567;
	shl.b64 	%rd3279, %rd3278, 2;
	add.s64 	%rd3280, %rd13, %rd3279;
	ld.f32 	%f605, [%rd3280];
	cvt.u32.u16	%r3568, %rs1;
	cvt.u32.u16	%r3569, %rs30;
	mul.lo.s32 	%r3570, %r3568, %r3569;
	ld.u16 	%rs1068, [%SP+42];
	cvt.u32.u16	%r3571, %rs1068;
	mul.lo.s32 	%r3572, %r3571, 25;
	add.s32 	%r3573, %r3570, %r3572;
	cvt.u64.u16	%rd3281, %rs14;
	shl.b64 	%rd3282, %rd3281, 1;
	add.s64 	%rd3283, %rd3227, %rd3282;
	ld.u16 	%rs1069, [%rd3283];
	cvt.u32.u16	%r3574, %rs1069;
	add.s32 	%r3575, %r3573, %r3574;
	cvt.s64.s32	%rd3284, %r3575;
	shl.b64 	%rd3285, %rd3284, 2;
	add.s64 	%rd3286, %rd13, %rd3285;
	ld.f32 	%f606, [%rd3286];
	cvt.u32.u16	%r3576, %rs1;
	cvt.u32.u16	%r3577, %rs30;
	mul.lo.s32 	%r3578, %r3576, %r3577;
	ld.u16 	%rs1070, [%SP+42];
	cvt.u32.u16	%r3579, %rs1070;
	mul.lo.s32 	%r3580, %r3579, 26;
	add.s32 	%r3581, %r3578, %r3580;
	cvt.u64.u16	%rd3287, %rs14;
	shl.b64 	%rd3288, %rd3287, 1;
	add.s64 	%rd3289, %rd3227, %rd3288;
	ld.u16 	%rs1071, [%rd3289];
	cvt.u32.u16	%r3582, %rs1071;
	add.s32 	%r3583, %r3581, %r3582;
	cvt.s64.s32	%rd3290, %r3583;
	shl.b64 	%rd3291, %rd3290, 2;
	add.s64 	%rd3292, %rd13, %rd3291;
	ld.f32 	%f607, [%rd3292];
	cvt.u32.u16	%r3584, %rs1;
	cvt.u32.u16	%r3585, %rs30;
	mul.lo.s32 	%r3586, %r3584, %r3585;
	ld.u16 	%rs1072, [%SP+42];
	cvt.u32.u16	%r3587, %rs1072;
	mul.lo.s32 	%r3588, %r3587, 27;
	add.s32 	%r3589, %r3586, %r3588;
	cvt.u64.u16	%rd3293, %rs14;
	shl.b64 	%rd3294, %rd3293, 1;
	add.s64 	%rd3295, %rd3227, %rd3294;
	ld.u16 	%rs1073, [%rd3295];
	cvt.u32.u16	%r3590, %rs1073;
	add.s32 	%r3591, %r3589, %r3590;
	cvt.s64.s32	%rd3296, %r3591;
	shl.b64 	%rd3297, %rd3296, 2;
	add.s64 	%rd3298, %rd13, %rd3297;
	ld.f32 	%f608, [%rd3298];
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3223;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd3224;
	.param .b32 param3;
	st.param.f32	[param3+0], %f597;
	.param .b32 param4;
	st.param.f32	[param4+0], %f598;
	.param .b32 param5;
	st.param.f32	[param5+0], %f599;
	.param .b32 param6;
	st.param.f32	[param6+0], %f600;
	.param .b32 param7;
	st.param.f32	[param7+0], %f601;
	.param .b32 param8;
	st.param.f32	[param8+0], %f602;
	.param .b32 param9;
	st.param.f32	[param9+0], %f603;
	.param .b32 param10;
	st.param.f32	[param10+0], %f604;
	.param .b32 param11;
	st.param.f32	[param11+0], %f605;
	.param .b32 param12;
	st.param.f32	[param12+0], %f606;
	.param .b32 param13;
	st.param.f32	[param13+0], %f607;
	.param .b32 param14;
	st.param.f32	[param14+0], %f608;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 125
tmp892:

BB46_184:
	.loc	1 351 1
	cvt.u32.u16	%r3592, %rs14;
	ld.u16 	%rs1074, [%SP+16];
	cvt.u32.u16	%r3593, %rs1074;
	mul.lo.s32 	%r3594, %r3593, 6;
	add.s32 	%r3595, %r3592, %r3594;
	cvt.s64.s32	%rd3299, %r3595;
	shl.b64 	%rd3300, %rd3299, 1;
	mov.u64 	%rd3301, cBoolModel;
	cvta.const.u64 	%rd3302, %rd3301;
	add.s64 	%rd3303, %rd3302, %rd3300;
	ld.u16 	%rs1075, [%rd3303];
	setp.ne.s16	%p184, %rs1075, 0;
	not.pred 	%p185, %p184;
	@%p185 bra 	BB46_186;
	bra.uni 	BB46_185;

BB46_185:
	.loc	1 351 1
tmp893:
	cvt.u32.u16	%r3596, %rs1;
	cvt.u32.u16	%r3597, %rs30;
	mul.lo.s32 	%r3598, %r3596, %r3597;
	ld.u16 	%rs1076, [%SP+42];
	cvt.u32.u16	%r3599, %rs1076;
	mul.lo.s32 	%r3600, %r3599, 28;
	add.s32 	%r3601, %r3598, %r3600;
	cvt.u64.u16	%rd3304, %rs14;
	mov.u64 	%rd3305, cSegToComp;
	cvta.const.u64 	%rd3306, %rd3305;
	shl.b64 	%rd3307, %rd3304, 1;
	add.s64 	%rd3308, %rd3306, %rd3307;
	ld.u16 	%rs1077, [%rd3308];
	cvt.u32.u16	%r3602, %rs1077;
	add.s32 	%r3603, %r3601, %r3602;
	cvt.s64.s32	%rd3309, %r3603;
	shl.b64 	%rd3310, %rd3309, 2;
	add.s64 	%rd3311, %rd13, %rd3310;
	ld.f32 	%f609, [%rd3311];
	cvt.u32.u16	%r3604, %rs1;
	cvt.u32.u16	%r3605, %rs30;
	mul.lo.s32 	%r3606, %r3604, %r3605;
	ld.u16 	%rs1078, [%SP+42];
	cvt.u32.u16	%r3607, %rs1078;
	mul.lo.s32 	%r3608, %r3607, 29;
	add.s32 	%r3609, %r3606, %r3608;
	cvt.u64.u16	%rd3312, %rs14;
	shl.b64 	%rd3313, %rd3312, 1;
	add.s64 	%rd3314, %rd3306, %rd3313;
	ld.u16 	%rs1079, [%rd3314];
	cvt.u32.u16	%r3610, %rs1079;
	add.s32 	%r3611, %r3609, %r3610;
	cvt.s64.s32	%rd3315, %r3611;
	shl.b64 	%rd3316, %rd3315, 2;
	add.s64 	%rd3317, %rd13, %rd3316;
	ld.f32 	%f610, [%rd3317];
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2216;
	.param .b32 param1;
	st.param.f32	[param1+0], %f609;
	.param .b32 param2;
	st.param.f32	[param2+0], %f610;
	call.uni 
	_Z15CuInitModel_pasfff, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 126
tmp894:

BB46_186:
	.loc	1 355 1
	ld.u16 	%rs1080, [%SP+16];
	cvt.u32.u16	%r3612, %rs1080;
	ld.u16 	%rs1081, [%SP+16];
	cvt.u32.u16	%r3613, %rs1081;
	cvt.u32.u16	%r3614, %rs2;
	sub.s32 	%r3615, %r3613, %r3614;
	cvt.s64.s32	%rd3318, %r3615;
	shl.b64 	%rd3319, %rd3318, 1;
	mov.u64 	%rd3320, cKs;
	cvta.const.u64 	%rd3321, %rd3320;
	add.s64 	%rd3322, %rd3321, %rd3319;
	ld.u16 	%rs1082, [%rd3322];
	cvt.u32.u16	%r3616, %rs1082;
	sub.s32 	%r3617, %r3612, %r3616;
	cvt.u16.u32	%rs4208, %r3617;
tmp895:
	ld.u16 	%rs1083, [%SP+16];
	cvt.u32.u16	%r3618, %rs1083;
	ld.u16 	%rs1084, [%SP+16];
	cvt.u32.u16	%r3619, %rs1084;
	cvt.u32.u16	%r3620, %rs3;
	sub.s32 	%r3621, %r3619, %r3620;
	cvt.s64.s32	%rd3323, %r3621;
	shl.b64 	%rd3324, %rd3323, 1;
	add.s64 	%rd3325, %rd3321, %rd3324;
	ld.u16 	%rs1085, [%rd3325];
	cvt.u32.u16	%r3622, %rs1085;
	sub.s32 	%r3623, %r3618, %r3622;
	cvt.u16.u32	%rs32, %r3623;
tmp896:
	ld.u16 	%rs1086, [%SP+16];
	cvt.u32.u16	%r3624, %rs1086;
	ld.u16 	%rs1087, [%SP+16];
	cvt.u32.u16	%r3625, %rs1087;
	cvt.u32.u16	%r3626, %rs4;
	sub.s32 	%r3627, %r3625, %r3626;
	cvt.s64.s32	%rd3326, %r3627;
	shl.b64 	%rd3327, %rd3326, 1;
	add.s64 	%rd3328, %rd3321, %rd3327;
	ld.u16 	%rs1088, [%rd3328];
	cvt.u32.u16	%r3628, %rs1088;
	sub.s32 	%r3629, %r3624, %r3628;
	cvt.u16.u32	%rs33, %r3629;
tmp897:
	ld.u16 	%rs1089, [%SP+16];
	cvt.u32.u16	%r3630, %rs1089;
	ld.u16 	%rs1090, [%SP+16];
	cvt.u32.u16	%r3631, %rs1090;
	cvt.u32.u16	%r3632, %rs5;
	sub.s32 	%r3633, %r3631, %r3632;
	cvt.s64.s32	%rd3329, %r3633;
	shl.b64 	%rd3330, %rd3329, 1;
	add.s64 	%rd3331, %rd3321, %rd3330;
	ld.u16 	%rs1091, [%rd3331];
	cvt.u32.u16	%r3634, %rs1091;
	sub.s32 	%r3635, %r3630, %r3634;
	cvt.u16.u32	%rs34, %r3635;
tmp898:
	ld.u16 	%rs1092, [%SP+16];
	cvt.u32.u16	%r3636, %rs1092;
	ld.u16 	%rs1093, [%SP+16];
	cvt.u32.u16	%r3637, %rs1093;
	cvt.u32.u16	%r3638, %rs6;
	sub.s32 	%r3639, %r3637, %r3638;
	cvt.s64.s32	%rd3332, %r3639;
	shl.b64 	%rd3333, %rd3332, 1;
	add.s64 	%rd3334, %rd3321, %rd3333;
	ld.u16 	%rs1094, [%rd3334];
	cvt.u32.u16	%r3640, %rs1094;
	sub.s32 	%r3641, %r3636, %r3640;
	cvt.u16.u32	%rs35, %r3641;
tmp899:
	ld.u16 	%rs1095, [%SP+16];
	cvt.u32.u16	%r3642, %rs1095;
	ld.u16 	%rs1096, [%SP+16];
	cvt.u32.u16	%r3643, %rs1096;
	cvt.u32.u16	%r3644, %rs7;
	sub.s32 	%r3645, %r3643, %r3644;
	cvt.s64.s32	%rd3335, %r3645;
	shl.b64 	%rd3336, %rd3335, 1;
	add.s64 	%rd3337, %rd3321, %rd3336;
	ld.u16 	%rs1097, [%rd3337];
	cvt.u32.u16	%r3646, %rs1097;
	sub.s32 	%r3647, %r3642, %r3646;
	cvt.u16.u32	%rs36, %r3647;
tmp900:
	ld.u16 	%rs1098, [%SP+16];
	cvt.u32.u16	%r3648, %rs1098;
	ld.u16 	%rs1099, [%SP+16];
	cvt.u32.u16	%r3649, %rs1099;
	cvt.u32.u16	%r3650, %rs8;
	sub.s32 	%r3651, %r3649, %r3650;
	cvt.s64.s32	%rd3338, %r3651;
	shl.b64 	%rd3339, %rd3338, 1;
	add.s64 	%rd3340, %rd3321, %rd3339;
	ld.u16 	%rs1100, [%rd3340];
	cvt.u32.u16	%r3652, %rs1100;
	sub.s32 	%r3653, %r3648, %r3652;
	cvt.u16.u32	%rs37, %r3653;
tmp901:
	ld.u16 	%rs1101, [%SP+16];
	cvt.u32.u16	%r3654, %rs1101;
	ld.u16 	%rs1102, [%SP+16];
	cvt.u32.u16	%r3655, %rs1102;
	cvt.u32.u16	%r3656, %rs9;
	sub.s32 	%r3657, %r3655, %r3656;
	cvt.s64.s32	%rd3341, %r3657;
	shl.b64 	%rd3342, %rd3341, 1;
	add.s64 	%rd3343, %rd3321, %rd3342;
	ld.u16 	%rs1103, [%rd3343];
	cvt.u32.u16	%r3658, %rs1103;
	sub.s32 	%r3659, %r3654, %r3658;
	cvt.u16.u32	%rs38, %r3659;
tmp902:
	ld.u16 	%rs1104, [%SP+16];
	cvt.u32.u16	%r3660, %rs1104;
	ld.u16 	%rs1105, [%SP+16];
	cvt.u32.u16	%r3661, %rs1105;
	cvt.u32.u16	%r3662, %rs10;
	sub.s32 	%r3663, %r3661, %r3662;
	cvt.s64.s32	%rd3344, %r3663;
	shl.b64 	%rd3345, %rd3344, 1;
	add.s64 	%rd3346, %rd3321, %rd3345;
	ld.u16 	%rs1106, [%rd3346];
	cvt.u32.u16	%r3664, %rs1106;
	sub.s32 	%r3665, %r3660, %r3664;
	cvt.u16.u32	%rs39, %r3665;
tmp903:
	ld.u16 	%rs1107, [%SP+16];
	cvt.u32.u16	%r3666, %rs1107;
	ld.u16 	%rs1108, [%SP+16];
	cvt.u32.u16	%r3667, %rs1108;
	cvt.u32.u16	%r3668, %rs11;
	sub.s32 	%r3669, %r3667, %r3668;
	cvt.s64.s32	%rd3347, %r3669;
	shl.b64 	%rd3348, %rd3347, 1;
	add.s64 	%rd3349, %rd3321, %rd3348;
	ld.u16 	%rs1109, [%rd3349];
	cvt.u32.u16	%r3670, %rs1109;
	sub.s32 	%r3671, %r3666, %r3670;
	cvt.u16.u32	%rs40, %r3671;
tmp904:
	ld.u16 	%rs1110, [%SP+16];
	cvt.u32.u16	%r3672, %rs1110;
	ld.u16 	%rs1111, [%SP+16];
	cvt.u32.u16	%r3673, %rs1111;
	cvt.u32.u16	%r3674, %rs12;
	sub.s32 	%r3675, %r3673, %r3674;
	cvt.s64.s32	%rd3350, %r3675;
	shl.b64 	%rd3351, %rd3350, 1;
	add.s64 	%rd3352, %rd3321, %rd3351;
	ld.u16 	%rs1112, [%rd3352];
	cvt.u32.u16	%r3676, %rs1112;
	sub.s32 	%r3677, %r3672, %r3676;
	cvt.u16.u32	%rs41, %r3677;
tmp905:
	ld.u16 	%rs1113, [%SP+16];
	cvt.u32.u16	%r3678, %rs1113;
	ld.u16 	%rs1114, [%SP+16];
	cvt.u32.u16	%r3679, %rs1114;
	cvt.u32.u16	%r3680, %rs13;
	sub.s32 	%r3681, %r3679, %r3680;
	cvt.s64.s32	%rd3353, %r3681;
	shl.b64 	%rd3354, %rd3353, 1;
	add.s64 	%rd3355, %rd3321, %rd3354;
	ld.u16 	%rs1115, [%rd3355];
	cvt.u32.u16	%r3682, %rs1115;
	sub.s32 	%r3683, %r3678, %r3682;
	cvt.u16.u32	%rs42, %r3683;
tmp906:
	ld.u16 	%rs1116, [%SP+16];
	cvt.u32.u16	%r3684, %rs1116;
	ld.u16 	%rs1117, [%SP+16];
	cvt.u32.u16	%r3685, %rs1117;
	cvt.u32.u16	%r3686, %rs14;
	sub.s32 	%r3687, %r3685, %r3686;
	cvt.s64.s32	%rd3356, %r3687;
	shl.b64 	%rd3357, %rd3356, 1;
	add.s64 	%rd3358, %rd3321, %rd3357;
	ld.u16 	%rs1118, [%rd3358];
	cvt.u32.u16	%r3688, %rs1118;
	sub.s32 	%r3689, %r3684, %r3688;
	cvt.u16.u32	%rs43, %r3689;
tmp907:
	.loc	1 356 1
	ld.u16 	%rs1119, [%SP+210];
	mov.b16 	%rs44, %rs1119;
tmp908:
	.loc	1 357 1
	ld.f32 	%f611, [%SP+216];
	mov.f32 	%f28, %f611;
tmp909:
	mov.u16 	%rs1120, 0;
	.loc	1 358 1
	mov.b16 	%rs4209, %rs1120;
tmp910:
	.loc	1 359 1
	ld.f32 	%f612, [%SP+272];
	mov.f32 	%f2218, %f612;
tmp911:
	mov.u32 	%r3690, 0;
	.loc	1 369 1
tmp912:
	mov.b32 	%r14848, %r3690;
tmp913:

BB46_187:
	.loc	1 369 1
	setp.lt.s32	%p186, %r14848, %r3;
tmp914:
	not.pred 	%p187, %p186;
	@%p187 bra 	BB46_838;
	bra.uni 	BB46_188;

BB46_188:
	.loc	1 370 1
tmp915:
	ld.u64 	%rd3365, [%SP+224];
	cvt.u64.u16	%rd3366, %rs4209;
	shl.b64 	%rd3367, %rd3366, 1;
	add.s64 	%rd3368, %rd3365, %rd3367;
	ld.u16 	%rs1124, [%rd3368];
	cvt.u32.u16	%r3713, %rs1124;
	setp.eq.s32	%p190, %r14848, %r3713;
	not.pred 	%p191, %p190;
	@%p191 bra 	BB46_192;
	bra.uni 	BB46_189;

BB46_189:
	.loc	1 371 1
tmp916:
	ld.u64 	%rd3369, [%SP+240];
	cvt.u64.u16	%rd3370, %rs4209;
	shl.b64 	%rd3371, %rd3370, 2;
	add.s64 	%rd3372, %rd3369, %rd3371;
	ld.f32 	%f614, [%rd3372];
	mov.f32 	%f2218, %f614;
tmp917:
	.loc	1 372 1
	cvt.u32.u16	%r3714, %rs4209;
	ld.u16 	%rs1125, [%SP+214];
	cvt.u32.u16	%r3715, %rs1125;
	sub.s32 	%r3716, %r3715, 1;
	setp.ne.s32	%p192, %r3714, %r3716;
	not.pred 	%p193, %p192;
	@%p193 bra 	BB46_191;
	bra.uni 	BB46_190;

BB46_190:
	.loc	1 373 1
tmp918:
	add.s16 	%rs4209, %rs4209, 1;
tmp919:

BB46_191:

BB46_192:
	.loc	1 376 1
	cvt.ftz.f64.f32	%fd64, %f2218;
	mul.f64 	%fd65, %fd64, 0d3FE0000000000000;
	cvt.ftz.f64.f32	%fd66, %f2191;
	add.f64 	%fd67, %fd66, %fd65;
	cvt.rn.ftz.f32.f64	%f60, %fd67;
tmp920:
	.loc	1 378 1
	rem.s32 	%r3717, %r14848, 32;
	setp.eq.s32	%p194, %r3717, 0;
	not.pred 	%p195, %p194;
	@%p195 bra 	BB46_200;
	bra.uni 	BB46_193;

BB46_193:
	.loc	1 379 1
tmp921:
	setp.gt.s32	%p196, %r14848, 0;
	not.pred 	%p197, %p196;
	@%p197 bra 	BB46_199;
	bra.uni 	BB46_194;

BB46_194:
	mov.u32 	%r3718, 0;
	.loc	1 380 1
tmp922:
	mov.b32 	%r14849, %r3718;
tmp923:

BB46_195:
	.loc	1 380 1
	ld.u16 	%rs1126, [%SP+284];
	cvt.u32.u16	%r3719, %rs1126;
	setp.lt.s32	%p198, %r14849, %r3719;
	not.pred 	%p199, %p198;
	@%p199 bra 	BB46_198;
	bra.uni 	BB46_196;

BB46_196:
	.loc	1 381 1
tmp924:
	mul.lo.s32 	%r14827, %r14849, 32;
	cvt.u32.u16	%r14828, %rs2;
	add.s32 	%r14829, %r14827, %r14828;
	cvt.s64.s32	%rd14096, %r14829;
	shl.b64 	%rd14097, %rd14096, 2;
	add.s64 	%rd14098, %rd5, %rd14097;
	ld.f32 	%f2190, [%rd14098];
	cvt.u32.u16	%r14830, %rs1;
	ld.u16 	%rs4205, [%SP+284];
	cvt.u32.u16	%r14831, %rs4205;
	mul.lo.s32 	%r14832, %r14831, %r3;
	mov.u32 	%r14833, %ntid.y;
	mul.lo.s32 	%r14834, %r14832, %r14833;
	mul.lo.s32 	%r14835, %r14830, %r14834;
	mov.u32 	%r14836, %tid.y;
	mul.lo.s32 	%r14837, %r14836, %r3;
	ld.u16 	%rs4206, [%SP+284];
	cvt.u32.u16	%r14838, %rs4206;
	mul.lo.s32 	%r14839, %r14837, %r14838;
	add.s32 	%r14840, %r14835, %r14839;
	mul.lo.s32 	%r14841, %r14849, %r3;
	add.s32 	%r14842, %r14840, %r14841;
	sub.s32 	%r14843, %r14848, 32;
	add.s32 	%r14844, %r14842, %r14843;
	cvt.u32.u16	%r14845, %rs2;
	add.s32 	%r14846, %r14844, %r14845;
	cvt.u64.u32	%rd14099, %r14846;
	shl.b64 	%rd14100, %rd14099, 2;
	add.s64 	%rd14101, %rd21, %rd14100;
	st.f32 	[%rd14101], %f2190;
tmp925:

	.loc	1 380 43
	add.s32 	%r14849, %r14849, 1;
tmp926:
	bra.uni 	BB46_195;
tmp927:

BB46_198:

BB46_199:
	.loc	1 385 1
	ld.u64 	%rd3373, [%SP+232];
	mov.u32 	%r3720, %tid.y;
	mul.lo.s32 	%r3721, %r3720, %r3;
	add.s32 	%r3722, %r3721, %r14848;
	cvt.u32.u16	%r3723, %rs2;
	add.s32 	%r3724, %r3722, %r3723;
	cvt.u64.u32	%rd3374, %r3724;
	shl.b64 	%rd3375, %rd3374, 2;
	add.s64 	%rd3376, %rd3373, %rd3375;
	ld.f32 	%f615, [%rd3376];
	cvt.u64.u16	%rd3377, %rs2;
	shl.b64 	%rd3378, %rd3377, 2;
	add.s64 	%rd3379, %rd6, %rd3378;
	st.f32 	[%rd3379], %f615;
tmp928:

BB46_200:
	mov.u32 	%r3725, 0;
	.loc	1 387 1
tmp929:
	mov.b32 	%r14850, %r3725;
tmp930:

BB46_201:
	.loc	1 387 1
	ld.u16 	%rs1127, [%SP+284];
	cvt.u32.u16	%r3726, %rs1127;
	setp.lt.s32	%p200, %r14850, %r3726;
	not.pred 	%p201, %p200;
	@%p201 bra 	BB46_206;
	bra.uni 	BB46_202;

BB46_202:
	.loc	1 388 1
tmp931:
	ld.u64 	%rd14089, [%SP+288];
	cvt.s64.s32	%rd14090, %r14850;
	shl.b64 	%rd14091, %rd14090, 1;
	add.s64 	%rd14092, %rd14089, %rd14091;
	ld.u16 	%rs4204, [%rd14092];
	cvt.u32.u16	%r14821, %rs4204;
	rem.s32 	%r14822, %r14821, 32;
	mov.u32 	%r14823, %tid.x;
	setp.eq.s32	%p830, %r14822, %r14823;
	not.pred 	%p831, %p830;
	@%p831 bra 	BB46_204;
	bra.uni 	BB46_203;

BB46_203:
	.loc	1 390 1
tmp932:
	mul.lo.s32 	%r14824, %r14850, 32;
	rem.s32 	%r14825, %r14848, 32;
	add.s32 	%r14826, %r14824, %r14825;
	cvt.s64.s32	%rd14093, %r14826;
	shl.b64 	%rd14094, %rd14093, 2;
	add.s64 	%rd14095, %rd5, %rd14094;
	st.f32 	[%rd14095], %f2192;
tmp933:

BB46_204:

	.loc	1 387 43
	add.s32 	%r14850, %r14850, 1;
tmp934:
	bra.uni 	BB46_201;
tmp935:

BB46_206:
	mov.f64 	%fd68, 0d0000000000000000;
	.loc	1 395 1
	mov.f64 	%fd69, %fd68;
tmp936:
	mov.f64 	%fd70, %fd68;
tmp937:
	mov.f64 	%fd71, %fd68;
	st.f64 	[%SP+824], %fd71;
	mov.f32 	%f616, 0f00000000;
	mov.f32 	%f617, %f616;
	st.f32 	[%SP+840], %f617;
	mov.f64 	%fd72, %fd68;
	st.f64 	[%SP+832], %fd72;
	mov.f32 	%f618, %f616;
	st.f32 	[%SP+844], %f618;
	mov.f32 	%f2219, %f616;
tmp938:
	mov.f64 	%fd73, %fd68;
tmp939:
	mov.f64 	%fd74, %fd68;
tmp940:
	mov.f64 	%fd75, %fd68;
	st.f64 	[%SP+848], %fd75;
	mov.f32 	%f619, %f616;
	st.f32 	[%SP+864], %f619;
	mov.f64 	%fd76, %fd68;
	st.f64 	[%SP+856], %fd76;
	mov.f32 	%f620, %f616;
	st.f32 	[%SP+868], %f620;
	mov.f32 	%f2220, %f616;
tmp941:
	mov.f64 	%fd77, %fd68;
tmp942:
	mov.f64 	%fd78, %fd68;
tmp943:
	mov.f64 	%fd79, %fd68;
	st.f64 	[%SP+872], %fd79;
	mov.f32 	%f621, %f616;
	st.f32 	[%SP+888], %f621;
	mov.f64 	%fd80, %fd68;
	st.f64 	[%SP+880], %fd80;
	mov.f32 	%f622, %f616;
	st.f32 	[%SP+892], %f622;
	mov.f32 	%f2221, %f616;
tmp944:
	mov.f64 	%fd81, %fd68;
tmp945:
	mov.f64 	%fd82, %fd68;
tmp946:
	mov.f64 	%fd83, %fd68;
	st.f64 	[%SP+896], %fd83;
	mov.f32 	%f623, %f616;
	st.f32 	[%SP+912], %f623;
	mov.f64 	%fd84, %fd68;
	st.f64 	[%SP+904], %fd84;
	mov.f32 	%f624, %f616;
	st.f32 	[%SP+916], %f624;
	mov.f32 	%f2222, %f616;
tmp947:
	mov.f64 	%fd85, %fd68;
tmp948:
	mov.f64 	%fd86, %fd68;
tmp949:
	mov.f64 	%fd87, %fd68;
	st.f64 	[%SP+920], %fd87;
	mov.f32 	%f625, %f616;
	st.f32 	[%SP+936], %f625;
	mov.f64 	%fd88, %fd68;
	st.f64 	[%SP+928], %fd88;
	mov.f32 	%f626, %f616;
	st.f32 	[%SP+940], %f626;
	mov.f32 	%f2223, %f616;
tmp950:
	mov.f64 	%fd89, %fd68;
tmp951:
	mov.f64 	%fd90, %fd68;
tmp952:
	mov.f64 	%fd91, %fd68;
	st.f64 	[%SP+944], %fd91;
	mov.f32 	%f627, %f616;
	st.f32 	[%SP+960], %f627;
	mov.f64 	%fd92, %fd68;
	st.f64 	[%SP+952], %fd92;
	mov.f32 	%f628, %f616;
	st.f32 	[%SP+964], %f628;
	mov.f32 	%f2224, %f616;
tmp953:
	mov.f64 	%fd93, %fd68;
tmp954:
	mov.f64 	%fd94, %fd68;
tmp955:
	mov.f64 	%fd95, %fd68;
	st.f64 	[%SP+968], %fd95;
	mov.f32 	%f629, %f616;
	st.f32 	[%SP+984], %f629;
	mov.f64 	%fd96, %fd68;
	st.f64 	[%SP+976], %fd96;
	mov.f32 	%f630, %f616;
	st.f32 	[%SP+988], %f630;
	mov.f32 	%f2225, %f616;
tmp956:
	mov.f64 	%fd97, %fd68;
tmp957:
	mov.f64 	%fd98, %fd68;
tmp958:
	mov.f64 	%fd99, %fd68;
	st.f64 	[%SP+992], %fd99;
	mov.f32 	%f631, %f616;
	st.f32 	[%SP+1008], %f631;
	mov.f64 	%fd100, %fd68;
	st.f64 	[%SP+1000], %fd100;
	mov.f32 	%f632, %f616;
	st.f32 	[%SP+1012], %f632;
	mov.f32 	%f2226, %f616;
tmp959:
	mov.f64 	%fd101, %fd68;
tmp960:
	mov.f64 	%fd102, %fd68;
tmp961:
	mov.f64 	%fd103, %fd68;
	st.f64 	[%SP+1016], %fd103;
	mov.f32 	%f633, %f616;
	st.f32 	[%SP+1032], %f633;
	mov.f64 	%fd104, %fd68;
	st.f64 	[%SP+1024], %fd104;
	mov.f32 	%f634, %f616;
	st.f32 	[%SP+1036], %f634;
	mov.f32 	%f2227, %f616;
tmp962:
	mov.f64 	%fd105, %fd68;
tmp963:
	mov.f64 	%fd106, %fd68;
tmp964:
	mov.f64 	%fd107, %fd68;
	st.f64 	[%SP+1040], %fd107;
	mov.f32 	%f635, %f616;
	st.f32 	[%SP+1056], %f635;
	mov.f64 	%fd108, %fd68;
	st.f64 	[%SP+1048], %fd108;
	mov.f32 	%f636, %f616;
	st.f32 	[%SP+1060], %f636;
	mov.f32 	%f2228, %f616;
tmp965:
	mov.f64 	%fd109, %fd68;
tmp966:
	mov.f64 	%fd110, %fd68;
tmp967:
	mov.f64 	%fd111, %fd68;
	st.f64 	[%SP+1064], %fd111;
	mov.f32 	%f637, %f616;
	st.f32 	[%SP+1080], %f637;
	mov.f64 	%fd112, %fd68;
	st.f64 	[%SP+1072], %fd112;
	mov.f32 	%f638, %f616;
	st.f32 	[%SP+1084], %f638;
	mov.f32 	%f2229, %f616;
tmp968:
	mov.f64 	%fd113, %fd68;
tmp969:
	mov.f64 	%fd114, %fd68;
tmp970:
	mov.f64 	%fd115, %fd68;
	st.f64 	[%SP+1088], %fd115;
	mov.f32 	%f639, %f616;
	st.f32 	[%SP+1104], %f639;
	mov.f64 	%fd116, %fd68;
	st.f64 	[%SP+1096], %fd116;
	mov.f32 	%f640, %f616;
	st.f32 	[%SP+1108], %f640;
	mov.f32 	%f2230, %f616;
tmp971:
	mov.f64 	%fd117, %fd68;
tmp972:
	mov.f64 	%fd118, %fd68;
tmp973:
	mov.f64 	%fd119, %fd68;
	st.f64 	[%SP+1112], %fd119;
	mov.f32 	%f641, %f616;
	st.f32 	[%SP+1128], %f641;
	mov.f64 	%fd120, %fd68;
	st.f64 	[%SP+1120], %fd120;
	mov.f32 	%f642, %f616;
	st.f32 	[%SP+1132], %f642;
	mov.f32 	%f2231, %f616;
tmp974:
	.loc	1 405 1
	cvt.u32.u16	%r3727, %rs2;
	cvt.u32.u16	%r3728, %rs44;
	setp.eq.s32	%p202, %r3727, %r3728;
	not.pred 	%p203, %p202;
	@%p203 bra 	BB46_208;
	bra.uni 	BB46_207;

BB46_207:
	.loc	1 405 1
tmp975:
	rem.s32 	%r3729, %r14848, 32;
	cvt.s64.s32	%rd3380, %r3729;
	shl.b64 	%rd3381, %rd3380, 2;
	add.s64 	%rd3382, %rd6, %rd3381;
	ld.f32 	%f643, [%rd3382];
	mul.ftz.f32 	%f644, %f643, 0f42C80000;
	cvt.ftz.f64.f32	%fd121, %f644;
	cvt.rn.ftz.f32.f64	%f645, %fd121;
	cvt.ftz.f64.f32	%fd122, %f28;
	cvt.rn.ftz.f32.f64	%f646, %fd122;
tmp976:
	.loc	1 405 63
	bra.uni	tmp977;
tmp977:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f647, %f645, %f646;
tmp978:
	.loc	1 405 63
	mov.f32 	%f2219, %f647;
tmp979:

BB46_208:
	.loc	1 405 1
	cvt.u32.u16	%r3730, %rs3;
	cvt.u32.u16	%r3731, %rs44;
	setp.eq.s32	%p204, %r3730, %r3731;
	not.pred 	%p205, %p204;
	@%p205 bra 	BB46_210;
	bra.uni 	BB46_209;

BB46_209:
	.loc	1 405 1
tmp980:
	rem.s32 	%r3732, %r14848, 32;
	cvt.s64.s32	%rd3383, %r3732;
	shl.b64 	%rd3384, %rd3383, 2;
	add.s64 	%rd3385, %rd6, %rd3384;
	ld.f32 	%f648, [%rd3385];
	mul.ftz.f32 	%f649, %f648, 0f42C80000;
	cvt.ftz.f64.f32	%fd123, %f649;
	cvt.rn.ftz.f32.f64	%f650, %fd123;
	cvt.ftz.f64.f32	%fd124, %f28;
	cvt.rn.ftz.f32.f64	%f651, %fd124;
tmp981:
	.loc	1 405 63
	bra.uni	tmp982;
tmp982:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f652, %f650, %f651;
tmp983:
	.loc	1 405 63
	mov.f32 	%f2220, %f652;
tmp984:

BB46_210:
	.loc	1 405 1
	cvt.u32.u16	%r3733, %rs4;
	cvt.u32.u16	%r3734, %rs44;
	setp.eq.s32	%p206, %r3733, %r3734;
	not.pred 	%p207, %p206;
	@%p207 bra 	BB46_212;
	bra.uni 	BB46_211;

BB46_211:
	.loc	1 405 1
tmp985:
	rem.s32 	%r3735, %r14848, 32;
	cvt.s64.s32	%rd3386, %r3735;
	shl.b64 	%rd3387, %rd3386, 2;
	add.s64 	%rd3388, %rd6, %rd3387;
	ld.f32 	%f653, [%rd3388];
	mul.ftz.f32 	%f654, %f653, 0f42C80000;
	cvt.ftz.f64.f32	%fd125, %f654;
	cvt.rn.ftz.f32.f64	%f655, %fd125;
	cvt.ftz.f64.f32	%fd126, %f28;
	cvt.rn.ftz.f32.f64	%f656, %fd126;
tmp986:
	.loc	1 405 64
	bra.uni	tmp987;
tmp987:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f657, %f655, %f656;
tmp988:
	.loc	1 405 64
	mov.f32 	%f2221, %f657;
tmp989:

BB46_212:
	.loc	1 405 1
	cvt.u32.u16	%r3736, %rs5;
	cvt.u32.u16	%r3737, %rs44;
	setp.eq.s32	%p208, %r3736, %r3737;
	not.pred 	%p209, %p208;
	@%p209 bra 	BB46_214;
	bra.uni 	BB46_213;

BB46_213:
	.loc	1 405 1
tmp990:
	rem.s32 	%r3738, %r14848, 32;
	cvt.s64.s32	%rd3389, %r3738;
	shl.b64 	%rd3390, %rd3389, 2;
	add.s64 	%rd3391, %rd6, %rd3390;
	ld.f32 	%f658, [%rd3391];
	mul.ftz.f32 	%f659, %f658, 0f42C80000;
	cvt.ftz.f64.f32	%fd127, %f659;
	cvt.rn.ftz.f32.f64	%f660, %fd127;
	cvt.ftz.f64.f32	%fd128, %f28;
	cvt.rn.ftz.f32.f64	%f661, %fd128;
tmp991:
	.loc	1 405 64
	bra.uni	tmp992;
tmp992:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f662, %f660, %f661;
tmp993:
	.loc	1 405 64
	mov.f32 	%f2222, %f662;
tmp994:

BB46_214:
	.loc	1 405 1
	cvt.u32.u16	%r3739, %rs6;
	cvt.u32.u16	%r3740, %rs44;
	setp.eq.s32	%p210, %r3739, %r3740;
	not.pred 	%p211, %p210;
	@%p211 bra 	BB46_216;
	bra.uni 	BB46_215;

BB46_215:
	.loc	1 405 1
tmp995:
	rem.s32 	%r3741, %r14848, 32;
	cvt.s64.s32	%rd3392, %r3741;
	shl.b64 	%rd3393, %rd3392, 2;
	add.s64 	%rd3394, %rd6, %rd3393;
	ld.f32 	%f663, [%rd3394];
	mul.ftz.f32 	%f664, %f663, 0f42C80000;
	cvt.ftz.f64.f32	%fd129, %f664;
	cvt.rn.ftz.f32.f64	%f665, %fd129;
	cvt.ftz.f64.f32	%fd130, %f28;
	cvt.rn.ftz.f32.f64	%f666, %fd130;
tmp996:
	.loc	1 405 64
	bra.uni	tmp997;
tmp997:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f667, %f665, %f666;
tmp998:
	.loc	1 405 64
	mov.f32 	%f2223, %f667;
tmp999:

BB46_216:
	.loc	1 405 1
	cvt.u32.u16	%r3742, %rs7;
	cvt.u32.u16	%r3743, %rs44;
	setp.eq.s32	%p212, %r3742, %r3743;
	not.pred 	%p213, %p212;
	@%p213 bra 	BB46_218;
	bra.uni 	BB46_217;

BB46_217:
	.loc	1 405 1
tmp1000:
	rem.s32 	%r3744, %r14848, 32;
	cvt.s64.s32	%rd3395, %r3744;
	shl.b64 	%rd3396, %rd3395, 2;
	add.s64 	%rd3397, %rd6, %rd3396;
	ld.f32 	%f668, [%rd3397];
	mul.ftz.f32 	%f669, %f668, 0f42C80000;
	cvt.ftz.f64.f32	%fd131, %f669;
	cvt.rn.ftz.f32.f64	%f670, %fd131;
	cvt.ftz.f64.f32	%fd132, %f28;
	cvt.rn.ftz.f32.f64	%f671, %fd132;
tmp1001:
	.loc	1 405 64
	bra.uni	tmp1002;
tmp1002:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f672, %f670, %f671;
tmp1003:
	.loc	1 405 64
	mov.f32 	%f2224, %f672;
tmp1004:

BB46_218:
	.loc	1 405 1
	cvt.u32.u16	%r3745, %rs8;
	cvt.u32.u16	%r3746, %rs44;
	setp.eq.s32	%p214, %r3745, %r3746;
	not.pred 	%p215, %p214;
	@%p215 bra 	BB46_220;
	bra.uni 	BB46_219;

BB46_219:
	.loc	1 405 1
tmp1005:
	rem.s32 	%r3747, %r14848, 32;
	cvt.s64.s32	%rd3398, %r3747;
	shl.b64 	%rd3399, %rd3398, 2;
	add.s64 	%rd3400, %rd6, %rd3399;
	ld.f32 	%f673, [%rd3400];
	mul.ftz.f32 	%f674, %f673, 0f42C80000;
	cvt.ftz.f64.f32	%fd133, %f674;
	cvt.rn.ftz.f32.f64	%f675, %fd133;
	cvt.ftz.f64.f32	%fd134, %f28;
	cvt.rn.ftz.f32.f64	%f676, %fd134;
tmp1006:
	.loc	1 405 64
	bra.uni	tmp1007;
tmp1007:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f677, %f675, %f676;
tmp1008:
	.loc	1 405 64
	mov.f32 	%f2225, %f677;
tmp1009:

BB46_220:
	.loc	1 405 1
	cvt.u32.u16	%r3748, %rs9;
	cvt.u32.u16	%r3749, %rs44;
	setp.eq.s32	%p216, %r3748, %r3749;
	not.pred 	%p217, %p216;
	@%p217 bra 	BB46_222;
	bra.uni 	BB46_221;

BB46_221:
	.loc	1 405 1
tmp1010:
	rem.s32 	%r3750, %r14848, 32;
	cvt.s64.s32	%rd3401, %r3750;
	shl.b64 	%rd3402, %rd3401, 2;
	add.s64 	%rd3403, %rd6, %rd3402;
	ld.f32 	%f678, [%rd3403];
	mul.ftz.f32 	%f679, %f678, 0f42C80000;
	cvt.ftz.f64.f32	%fd135, %f679;
	cvt.rn.ftz.f32.f64	%f680, %fd135;
	cvt.ftz.f64.f32	%fd136, %f28;
	cvt.rn.ftz.f32.f64	%f681, %fd136;
tmp1011:
	.loc	1 405 64
	bra.uni	tmp1012;
tmp1012:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f682, %f680, %f681;
tmp1013:
	.loc	1 405 64
	mov.f32 	%f2226, %f682;
tmp1014:

BB46_222:
	.loc	1 405 1
	cvt.u32.u16	%r3751, %rs10;
	cvt.u32.u16	%r3752, %rs44;
	setp.eq.s32	%p218, %r3751, %r3752;
	not.pred 	%p219, %p218;
	@%p219 bra 	BB46_224;
	bra.uni 	BB46_223;

BB46_223:
	.loc	1 405 1
tmp1015:
	rem.s32 	%r3753, %r14848, 32;
	cvt.s64.s32	%rd3404, %r3753;
	shl.b64 	%rd3405, %rd3404, 2;
	add.s64 	%rd3406, %rd6, %rd3405;
	ld.f32 	%f683, [%rd3406];
	mul.ftz.f32 	%f684, %f683, 0f42C80000;
	cvt.ftz.f64.f32	%fd137, %f684;
	cvt.rn.ftz.f32.f64	%f685, %fd137;
	cvt.ftz.f64.f32	%fd138, %f28;
	cvt.rn.ftz.f32.f64	%f686, %fd138;
tmp1016:
	.loc	1 405 64
	bra.uni	tmp1017;
tmp1017:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f687, %f685, %f686;
tmp1018:
	.loc	1 405 64
	mov.f32 	%f2227, %f687;
tmp1019:

BB46_224:
	.loc	1 405 1
	cvt.u32.u16	%r3754, %rs11;
	cvt.u32.u16	%r3755, %rs44;
	setp.eq.s32	%p220, %r3754, %r3755;
	not.pred 	%p221, %p220;
	@%p221 bra 	BB46_226;
	bra.uni 	BB46_225;

BB46_225:
	.loc	1 405 1
tmp1020:
	rem.s32 	%r3756, %r14848, 32;
	cvt.s64.s32	%rd3407, %r3756;
	shl.b64 	%rd3408, %rd3407, 2;
	add.s64 	%rd3409, %rd6, %rd3408;
	ld.f32 	%f688, [%rd3409];
	mul.ftz.f32 	%f689, %f688, 0f42C80000;
	cvt.ftz.f64.f32	%fd139, %f689;
	cvt.rn.ftz.f32.f64	%f690, %fd139;
	cvt.ftz.f64.f32	%fd140, %f28;
	cvt.rn.ftz.f32.f64	%f691, %fd140;
tmp1021:
	.loc	1 405 65
	bra.uni	tmp1022;
tmp1022:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f692, %f690, %f691;
tmp1023:
	.loc	1 405 65
	mov.f32 	%f2228, %f692;
tmp1024:

BB46_226:
	.loc	1 405 1
	cvt.u32.u16	%r3757, %rs12;
	cvt.u32.u16	%r3758, %rs44;
	setp.eq.s32	%p222, %r3757, %r3758;
	not.pred 	%p223, %p222;
	@%p223 bra 	BB46_228;
	bra.uni 	BB46_227;

BB46_227:
	.loc	1 405 1
tmp1025:
	rem.s32 	%r3759, %r14848, 32;
	cvt.s64.s32	%rd3410, %r3759;
	shl.b64 	%rd3411, %rd3410, 2;
	add.s64 	%rd3412, %rd6, %rd3411;
	ld.f32 	%f693, [%rd3412];
	mul.ftz.f32 	%f694, %f693, 0f42C80000;
	cvt.ftz.f64.f32	%fd141, %f694;
	cvt.rn.ftz.f32.f64	%f695, %fd141;
	cvt.ftz.f64.f32	%fd142, %f28;
	cvt.rn.ftz.f32.f64	%f696, %fd142;
tmp1026:
	.loc	1 405 65
	bra.uni	tmp1027;
tmp1027:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f697, %f695, %f696;
tmp1028:
	.loc	1 405 65
	mov.f32 	%f2229, %f697;
tmp1029:

BB46_228:
	.loc	1 405 1
	cvt.u32.u16	%r3760, %rs13;
	cvt.u32.u16	%r3761, %rs44;
	setp.eq.s32	%p224, %r3760, %r3761;
	not.pred 	%p225, %p224;
	@%p225 bra 	BB46_230;
	bra.uni 	BB46_229;

BB46_229:
	.loc	1 405 1
tmp1030:
	rem.s32 	%r3762, %r14848, 32;
	cvt.s64.s32	%rd3413, %r3762;
	shl.b64 	%rd3414, %rd3413, 2;
	add.s64 	%rd3415, %rd6, %rd3414;
	ld.f32 	%f698, [%rd3415];
	mul.ftz.f32 	%f699, %f698, 0f42C80000;
	cvt.ftz.f64.f32	%fd143, %f699;
	cvt.rn.ftz.f32.f64	%f700, %fd143;
	cvt.ftz.f64.f32	%fd144, %f28;
	cvt.rn.ftz.f32.f64	%f701, %fd144;
tmp1031:
	.loc	1 405 65
	bra.uni	tmp1032;
tmp1032:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f702, %f700, %f701;
tmp1033:
	.loc	1 405 65
	mov.f32 	%f2230, %f702;
tmp1034:

BB46_230:
	.loc	1 405 1
	cvt.u32.u16	%r3763, %rs14;
	cvt.u32.u16	%r3764, %rs44;
	setp.eq.s32	%p226, %r3763, %r3764;
	not.pred 	%p227, %p226;
	@%p227 bra 	BB46_232;
	bra.uni 	BB46_231;

BB46_231:
	.loc	1 405 1
tmp1035:
	rem.s32 	%r3765, %r14848, 32;
	cvt.s64.s32	%rd3416, %r3765;
	shl.b64 	%rd3417, %rd3416, 2;
	add.s64 	%rd3418, %rd6, %rd3417;
	ld.f32 	%f703, [%rd3418];
	mul.ftz.f32 	%f704, %f703, 0f42C80000;
	cvt.ftz.f64.f32	%fd145, %f704;
	cvt.rn.ftz.f32.f64	%f705, %fd145;
	cvt.ftz.f64.f32	%fd146, %f28;
	cvt.rn.ftz.f32.f64	%f706, %fd146;
tmp1036:
	.loc	1 405 65
	bra.uni	tmp1037;
tmp1037:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f707, %f705, %f706;
tmp1038:
	.loc	1 405 65
	mov.f32 	%f2231, %f707;
tmp1039:

BB46_232:
	.loc	1 407 1
	cvt.u32.u16	%r3766, %rs2;
	ld.u16 	%rs1128, [%SP+16];
	cvt.u32.u16	%r3767, %rs1128;
	mul.lo.s32 	%r3768, %r3767, 0;
	add.s32 	%r3769, %r3766, %r3768;
	cvt.s64.s32	%rd3419, %r3769;
	shl.b64 	%rd3420, %rd3419, 1;
	mov.u64 	%rd3421, cBoolModel;
	cvta.const.u64 	%rd3422, %rd3421;
	add.s64 	%rd3423, %rd3422, %rd3420;
	ld.u16 	%rs1129, [%rd3423];
	setp.ne.s16	%p228, %rs1129, 0;
	not.pred 	%p229, %p228;
	@%p229 bra 	BB46_234;
	bra.uni 	BB46_233;

BB46_233:
	.loc	1 407 1
tmp1040:
	cvt.ftz.f64.f32	%fd147, %f2192;
	add.f64 	%fd148, %fd147, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f708, %fd148;
	add.u64 	%rd3424, %SP, 300;
	add.s64 	%rd3425, %rd3424, 4;
	cvt.u32.u16	%r3770, %rs1;
	cvt.u32.u16	%r3771, %rs30;
	mul.lo.s32 	%r3772, %r3770, %r3771;
	ld.u16 	%rs1130, [%SP+42];
	cvt.u32.u16	%r3773, %rs1130;
	mul.lo.s32 	%r3774, %r3773, 0;
	add.s32 	%r3775, %r3772, %r3774;
	cvt.u64.u16	%rd3426, %rs2;
	mov.u64 	%rd3427, cSegToComp;
	cvta.const.u64 	%rd3428, %rd3427;
	shl.b64 	%rd3429, %rd3426, 1;
	add.s64 	%rd3430, %rd3428, %rd3429;
	ld.u16 	%rs1131, [%rd3430];
	cvt.u32.u16	%r3776, %rs1131;
	add.s32 	%r3777, %r3775, %r3776;
	cvt.s64.s32	%rd3431, %r3777;
	shl.b64 	%rd3432, %rd3431, 2;
	add.s64 	%rd3433, %rd13, %rd3432;
	ld.f32 	%f709, [%rd3433];
	cvt.u32.u16	%r3778, %rs1;
	cvt.u32.u16	%r3779, %rs30;
	mul.lo.s32 	%r3780, %r3778, %r3779;
	ld.u16 	%rs1132, [%SP+42];
	cvt.u32.u16	%r3781, %rs1132;
	mul.lo.s32 	%r3782, %r3781, 1;
	add.s32 	%r3783, %r3780, %r3782;
	cvt.u64.u16	%rd3434, %rs2;
	shl.b64 	%rd3435, %rd3434, 1;
	add.s64 	%rd3436, %rd3428, %rd3435;
	ld.u16 	%rs1133, [%rd3436];
	cvt.u32.u16	%r3784, %rs1133;
	add.s32 	%r3785, %r3783, %r3784;
	cvt.s64.s32	%rd3437, %r3785;
	shl.b64 	%rd3438, %rd3437, 2;
	add.s64 	%rd3439, %rd13, %rd3438;
	ld.f32 	%f710, [%rd3439];
	ld.f32 	%f711, [%SP+332];
	add.s64 	%rd3440, %rd3424, 36;
	add.u64 	%rd3441, %SP, 832;
	add.u64 	%rd3442, %SP, 844;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3441;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3442;
	.param .b32 param2;
	st.param.f32	[param2+0], %f708;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3424;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3425;
	.param .b32 param5;
	st.param.f32	[param5+0], %f709;
	.param .b32 param6;
	st.param.f32	[param6+0], %f710;
	.param .b32 param7;
	st.param.f32	[param7+0], %f711;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3440;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 127
tmp1041:

BB46_234:
	.loc	1 407 1
	cvt.u32.u16	%r3786, %rs2;
	ld.u16 	%rs1134, [%SP+16];
	cvt.u32.u16	%r3787, %rs1134;
	mul.lo.s32 	%r3788, %r3787, 1;
	add.s32 	%r3789, %r3786, %r3788;
	cvt.s64.s32	%rd3443, %r3789;
	shl.b64 	%rd3444, %rd3443, 1;
	mov.u64 	%rd3445, cBoolModel;
	cvta.const.u64 	%rd3446, %rd3445;
	add.s64 	%rd3447, %rd3446, %rd3444;
	ld.u16 	%rs1135, [%rd3447];
	setp.ne.s16	%p230, %rs1135, 0;
	not.pred 	%p231, %p230;
	@%p231 bra 	BB46_236;
	bra.uni 	BB46_235;

BB46_235:
	.loc	1 407 1
tmp1042:
	cvt.ftz.f64.f32	%fd149, %f2192;
	add.f64 	%fd150, %fd149, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f712, %fd150;
	add.u64 	%rd3448, %SP, 300;
	add.s64 	%rd3449, %rd3448, 8;
	ld.f32 	%f713, [%SP+336];
	add.s64 	%rd3450, %rd3448, 32;
	add.u64 	%rd3451, %SP, 832;
	add.u64 	%rd3452, %SP, 844;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3451;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3452;
	.param .b32 param2;
	st.param.f32	[param2+0], %f712;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3449;
	.param .b32 param4;
	st.param.f32	[param4+0], %f713;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3450;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 128
tmp1043:

BB46_236:
	.loc	1 407 1
	cvt.u32.u16	%r3790, %rs2;
	ld.u16 	%rs1136, [%SP+16];
	cvt.u32.u16	%r3791, %rs1136;
	mul.lo.s32 	%r3792, %r3791, 2;
	add.s32 	%r3793, %r3790, %r3792;
	cvt.s64.s32	%rd3453, %r3793;
	shl.b64 	%rd3454, %rd3453, 1;
	mov.u64 	%rd3455, cBoolModel;
	cvta.const.u64 	%rd3456, %rd3455;
	add.s64 	%rd3457, %rd3456, %rd3454;
	ld.u16 	%rs1137, [%rd3457];
	setp.ne.s16	%p232, %rs1137, 0;
	not.pred 	%p233, %p232;
	@%p233 bra 	BB46_238;
	bra.uni 	BB46_237;

BB46_237:
	.loc	1 407 1
tmp1044:
	cvt.ftz.f64.f32	%fd151, %f2192;
	add.f64 	%fd152, %fd151, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f714, %fd152;
	add.u64 	%rd3458, %SP, 300;
	add.s64 	%rd3459, %rd3458, 12;
	cvt.u32.u16	%r3794, %rs1;
	cvt.u32.u16	%r3795, %rs30;
	mul.lo.s32 	%r3796, %r3794, %r3795;
	ld.u16 	%rs1138, [%SP+42];
	cvt.u32.u16	%r3797, %rs1138;
	mul.lo.s32 	%r3798, %r3797, 2;
	add.s32 	%r3799, %r3796, %r3798;
	cvt.u64.u16	%rd3460, %rs2;
	mov.u64 	%rd3461, cSegToComp;
	cvta.const.u64 	%rd3462, %rd3461;
	shl.b64 	%rd3463, %rd3460, 1;
	add.s64 	%rd3464, %rd3462, %rd3463;
	ld.u16 	%rs1139, [%rd3464];
	cvt.u32.u16	%r3800, %rs1139;
	add.s32 	%r3801, %r3799, %r3800;
	cvt.s64.s32	%rd3465, %r3801;
	shl.b64 	%rd3466, %rd3465, 2;
	add.s64 	%rd3467, %rd13, %rd3466;
	ld.f32 	%f715, [%rd3467];
	cvt.u32.u16	%r3802, %rs1;
	cvt.u32.u16	%r3803, %rs30;
	mul.lo.s32 	%r3804, %r3802, %r3803;
	ld.u16 	%rs1140, [%SP+42];
	cvt.u32.u16	%r3805, %rs1140;
	mul.lo.s32 	%r3806, %r3805, 3;
	add.s32 	%r3807, %r3804, %r3806;
	cvt.u64.u16	%rd3468, %rs2;
	shl.b64 	%rd3469, %rd3468, 1;
	add.s64 	%rd3470, %rd3462, %rd3469;
	ld.u16 	%rs1141, [%rd3470];
	cvt.u32.u16	%r3808, %rs1141;
	add.s32 	%r3809, %r3807, %r3808;
	cvt.s64.s32	%rd3471, %r3809;
	shl.b64 	%rd3472, %rd3471, 2;
	add.s64 	%rd3473, %rd13, %rd3472;
	ld.f32 	%f716, [%rd3473];
	cvt.u32.u16	%r3810, %rs1;
	cvt.u32.u16	%r3811, %rs30;
	mul.lo.s32 	%r3812, %r3810, %r3811;
	ld.u16 	%rs1142, [%SP+42];
	cvt.u32.u16	%r3813, %rs1142;
	mul.lo.s32 	%r3814, %r3813, 4;
	add.s32 	%r3815, %r3812, %r3814;
	cvt.u64.u16	%rd3474, %rs2;
	shl.b64 	%rd3475, %rd3474, 1;
	add.s64 	%rd3476, %rd3462, %rd3475;
	ld.u16 	%rs1143, [%rd3476];
	cvt.u32.u16	%r3816, %rs1143;
	add.s32 	%r3817, %r3815, %r3816;
	cvt.s64.s32	%rd3477, %r3817;
	shl.b64 	%rd3478, %rd3477, 2;
	add.s64 	%rd3479, %rd13, %rd3478;
	ld.f32 	%f717, [%rd3479];
	cvt.u32.u16	%r3818, %rs1;
	cvt.u32.u16	%r3819, %rs30;
	mul.lo.s32 	%r3820, %r3818, %r3819;
	ld.u16 	%rs1144, [%SP+42];
	cvt.u32.u16	%r3821, %rs1144;
	mul.lo.s32 	%r3822, %r3821, 5;
	add.s32 	%r3823, %r3820, %r3822;
	cvt.u64.u16	%rd3480, %rs2;
	shl.b64 	%rd3481, %rd3480, 1;
	add.s64 	%rd3482, %rd3462, %rd3481;
	ld.u16 	%rs1145, [%rd3482];
	cvt.u32.u16	%r3824, %rs1145;
	add.s32 	%r3825, %r3823, %r3824;
	cvt.s64.s32	%rd3483, %r3825;
	shl.b64 	%rd3484, %rd3483, 2;
	add.s64 	%rd3485, %rd13, %rd3484;
	ld.f32 	%f718, [%rd3485];
	ld.f32 	%f719, [%SP+332];
	add.u64 	%rd3486, %SP, 832;
	add.u64 	%rd3487, %SP, 844;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3486;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3487;
	.param .b32 param2;
	st.param.f32	[param2+0], %f714;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3459;
	.param .b32 param4;
	st.param.f32	[param4+0], %f715;
	.param .b32 param5;
	st.param.f32	[param5+0], %f716;
	.param .b32 param6;
	st.param.f32	[param6+0], %f717;
	.param .b32 param7;
	st.param.f32	[param7+0], %f718;
	.param .b32 param8;
	st.param.f32	[param8+0], %f719;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 129
tmp1045:

BB46_238:
	.loc	1 407 1
	cvt.u32.u16	%r3826, %rs2;
	ld.u16 	%rs1146, [%SP+16];
	cvt.u32.u16	%r3827, %rs1146;
	mul.lo.s32 	%r3828, %r3827, 3;
	add.s32 	%r3829, %r3826, %r3828;
	cvt.s64.s32	%rd3488, %r3829;
	shl.b64 	%rd3489, %rd3488, 1;
	mov.u64 	%rd3490, cBoolModel;
	cvta.const.u64 	%rd3491, %rd3490;
	add.s64 	%rd3492, %rd3491, %rd3489;
	ld.u16 	%rs1147, [%rd3492];
	setp.ne.s16	%p234, %rs1147, 0;
	not.pred 	%p235, %p234;
	@%p235 bra 	BB46_240;
	bra.uni 	BB46_239;

BB46_239:
	.loc	1 407 1
tmp1046:
	cvt.ftz.f64.f32	%fd153, %f2192;
	add.f64 	%fd154, %fd153, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f720, %fd154;
	add.u64 	%rd3493, %SP, 300;
	add.s64 	%rd3494, %rd3493, 16;
	cvt.u32.u16	%r3830, %rs1;
	cvt.u32.u16	%r3831, %rs30;
	mul.lo.s32 	%r3832, %r3830, %r3831;
	ld.u16 	%rs1148, [%SP+42];
	cvt.u32.u16	%r3833, %rs1148;
	mul.lo.s32 	%r3834, %r3833, 6;
	add.s32 	%r3835, %r3832, %r3834;
	cvt.u64.u16	%rd3495, %rs2;
	mov.u64 	%rd3496, cSegToComp;
	cvta.const.u64 	%rd3497, %rd3496;
	shl.b64 	%rd3498, %rd3495, 1;
	add.s64 	%rd3499, %rd3497, %rd3498;
	ld.u16 	%rs1149, [%rd3499];
	cvt.u32.u16	%r3836, %rs1149;
	add.s32 	%r3837, %r3835, %r3836;
	cvt.s64.s32	%rd3500, %r3837;
	shl.b64 	%rd3501, %rd3500, 2;
	add.s64 	%rd3502, %rd13, %rd3501;
	ld.f32 	%f721, [%rd3502];
	cvt.u32.u16	%r3838, %rs1;
	cvt.u32.u16	%r3839, %rs30;
	mul.lo.s32 	%r3840, %r3838, %r3839;
	ld.u16 	%rs1150, [%SP+42];
	cvt.u32.u16	%r3841, %rs1150;
	mul.lo.s32 	%r3842, %r3841, 7;
	add.s32 	%r3843, %r3840, %r3842;
	cvt.u64.u16	%rd3503, %rs2;
	shl.b64 	%rd3504, %rd3503, 1;
	add.s64 	%rd3505, %rd3497, %rd3504;
	ld.u16 	%rs1151, [%rd3505];
	cvt.u32.u16	%r3844, %rs1151;
	add.s32 	%r3845, %r3843, %r3844;
	cvt.s64.s32	%rd3506, %r3845;
	shl.b64 	%rd3507, %rd3506, 2;
	add.s64 	%rd3508, %rd13, %rd3507;
	ld.f32 	%f722, [%rd3508];
	cvt.u32.u16	%r3846, %rs1;
	cvt.u32.u16	%r3847, %rs30;
	mul.lo.s32 	%r3848, %r3846, %r3847;
	ld.u16 	%rs1152, [%SP+42];
	cvt.u32.u16	%r3849, %rs1152;
	mul.lo.s32 	%r3850, %r3849, 8;
	add.s32 	%r3851, %r3848, %r3850;
	cvt.u64.u16	%rd3509, %rs2;
	shl.b64 	%rd3510, %rd3509, 1;
	add.s64 	%rd3511, %rd3497, %rd3510;
	ld.u16 	%rs1153, [%rd3511];
	cvt.u32.u16	%r3852, %rs1153;
	add.s32 	%r3853, %r3851, %r3852;
	cvt.s64.s32	%rd3512, %r3853;
	shl.b64 	%rd3513, %rd3512, 2;
	add.s64 	%rd3514, %rd13, %rd3513;
	ld.f32 	%f723, [%rd3514];
	cvt.u32.u16	%r3854, %rs1;
	cvt.u32.u16	%r3855, %rs30;
	mul.lo.s32 	%r3856, %r3854, %r3855;
	ld.u16 	%rs1154, [%SP+42];
	cvt.u32.u16	%r3857, %rs1154;
	mul.lo.s32 	%r3858, %r3857, 9;
	add.s32 	%r3859, %r3856, %r3858;
	cvt.u64.u16	%rd3515, %rs2;
	shl.b64 	%rd3516, %rd3515, 1;
	add.s64 	%rd3517, %rd3497, %rd3516;
	ld.u16 	%rs1155, [%rd3517];
	cvt.u32.u16	%r3860, %rs1155;
	add.s32 	%r3861, %r3859, %r3860;
	cvt.s64.s32	%rd3518, %r3861;
	shl.b64 	%rd3519, %rd3518, 2;
	add.s64 	%rd3520, %rd13, %rd3519;
	ld.f32 	%f724, [%rd3520];
	cvt.u32.u16	%r3862, %rs1;
	cvt.u32.u16	%r3863, %rs30;
	mul.lo.s32 	%r3864, %r3862, %r3863;
	ld.u16 	%rs1156, [%SP+42];
	cvt.u32.u16	%r3865, %rs1156;
	mul.lo.s32 	%r3866, %r3865, 10;
	add.s32 	%r3867, %r3864, %r3866;
	cvt.u64.u16	%rd3521, %rs2;
	shl.b64 	%rd3522, %rd3521, 1;
	add.s64 	%rd3523, %rd3497, %rd3522;
	ld.u16 	%rs1157, [%rd3523];
	cvt.u32.u16	%r3868, %rs1157;
	add.s32 	%r3869, %r3867, %r3868;
	cvt.s64.s32	%rd3524, %r3869;
	shl.b64 	%rd3525, %rd3524, 2;
	add.s64 	%rd3526, %rd13, %rd3525;
	ld.f32 	%f725, [%rd3526];
	add.u64 	%rd3527, %SP, 832;
	add.u64 	%rd3528, %SP, 844;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3527;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3528;
	.param .b32 param2;
	st.param.f32	[param2+0], %f720;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3494;
	.param .b32 param4;
	st.param.f32	[param4+0], %f721;
	.param .b32 param5;
	st.param.f32	[param5+0], %f722;
	.param .b32 param6;
	st.param.f32	[param6+0], %f723;
	.param .b32 param7;
	st.param.f32	[param7+0], %f724;
	.param .b32 param8;
	st.param.f32	[param8+0], %f725;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 130
tmp1047:

BB46_240:
	.loc	1 407 1
	cvt.u32.u16	%r3870, %rs2;
	ld.u16 	%rs1158, [%SP+16];
	cvt.u32.u16	%r3871, %rs1158;
	mul.lo.s32 	%r3872, %r3871, 4;
	add.s32 	%r3873, %r3870, %r3872;
	cvt.s64.s32	%rd3529, %r3873;
	shl.b64 	%rd3530, %rd3529, 1;
	mov.u64 	%rd3531, cBoolModel;
	cvta.const.u64 	%rd3532, %rd3531;
	add.s64 	%rd3533, %rd3532, %rd3530;
	ld.u16 	%rs1159, [%rd3533];
	setp.ne.s16	%p236, %rs1159, 0;
	not.pred 	%p237, %p236;
	@%p237 bra 	BB46_242;
	bra.uni 	BB46_241;

BB46_241:
	.loc	1 407 1
tmp1048:
	cvt.ftz.f64.f32	%fd155, %f2192;
	add.f64 	%fd156, %fd155, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f726, %fd156;
	add.u64 	%rd3534, %SP, 300;
	add.s64 	%rd3535, %rd3534, 20;
	cvt.u32.u16	%r3874, %rs1;
	cvt.u32.u16	%r3875, %rs30;
	mul.lo.s32 	%r3876, %r3874, %r3875;
	ld.u16 	%rs1160, [%SP+42];
	cvt.u32.u16	%r3877, %rs1160;
	mul.lo.s32 	%r3878, %r3877, 11;
	add.s32 	%r3879, %r3876, %r3878;
	cvt.u64.u16	%rd3536, %rs2;
	mov.u64 	%rd3537, cSegToComp;
	cvta.const.u64 	%rd3538, %rd3537;
	shl.b64 	%rd3539, %rd3536, 1;
	add.s64 	%rd3540, %rd3538, %rd3539;
	ld.u16 	%rs1161, [%rd3540];
	cvt.u32.u16	%r3880, %rs1161;
	add.s32 	%r3881, %r3879, %r3880;
	cvt.s64.s32	%rd3541, %r3881;
	shl.b64 	%rd3542, %rd3541, 2;
	add.s64 	%rd3543, %rd13, %rd3542;
	ld.f32 	%f727, [%rd3543];
	cvt.u32.u16	%r3882, %rs1;
	cvt.u32.u16	%r3883, %rs30;
	mul.lo.s32 	%r3884, %r3882, %r3883;
	ld.u16 	%rs1162, [%SP+42];
	cvt.u32.u16	%r3885, %rs1162;
	mul.lo.s32 	%r3886, %r3885, 12;
	add.s32 	%r3887, %r3884, %r3886;
	cvt.u64.u16	%rd3544, %rs2;
	shl.b64 	%rd3545, %rd3544, 1;
	add.s64 	%rd3546, %rd3538, %rd3545;
	ld.u16 	%rs1163, [%rd3546];
	cvt.u32.u16	%r3888, %rs1163;
	add.s32 	%r3889, %r3887, %r3888;
	cvt.s64.s32	%rd3547, %r3889;
	shl.b64 	%rd3548, %rd3547, 2;
	add.s64 	%rd3549, %rd13, %rd3548;
	ld.f32 	%f728, [%rd3549];
	cvt.u32.u16	%r3890, %rs1;
	cvt.u32.u16	%r3891, %rs30;
	mul.lo.s32 	%r3892, %r3890, %r3891;
	ld.u16 	%rs1164, [%SP+42];
	cvt.u32.u16	%r3893, %rs1164;
	mul.lo.s32 	%r3894, %r3893, 13;
	add.s32 	%r3895, %r3892, %r3894;
	cvt.u64.u16	%rd3550, %rs2;
	shl.b64 	%rd3551, %rd3550, 1;
	add.s64 	%rd3552, %rd3538, %rd3551;
	ld.u16 	%rs1165, [%rd3552];
	cvt.u32.u16	%r3896, %rs1165;
	add.s32 	%r3897, %r3895, %r3896;
	cvt.s64.s32	%rd3553, %r3897;
	shl.b64 	%rd3554, %rd3553, 2;
	add.s64 	%rd3555, %rd13, %rd3554;
	ld.f32 	%f729, [%rd3555];
	cvt.u32.u16	%r3898, %rs1;
	cvt.u32.u16	%r3899, %rs30;
	mul.lo.s32 	%r3900, %r3898, %r3899;
	ld.u16 	%rs1166, [%SP+42];
	cvt.u32.u16	%r3901, %rs1166;
	mul.lo.s32 	%r3902, %r3901, 14;
	add.s32 	%r3903, %r3900, %r3902;
	cvt.u64.u16	%rd3556, %rs2;
	shl.b64 	%rd3557, %rd3556, 1;
	add.s64 	%rd3558, %rd3538, %rd3557;
	ld.u16 	%rs1167, [%rd3558];
	cvt.u32.u16	%r3904, %rs1167;
	add.s32 	%r3905, %r3903, %r3904;
	cvt.s64.s32	%rd3559, %r3905;
	shl.b64 	%rd3560, %rd3559, 2;
	add.s64 	%rd3561, %rd13, %rd3560;
	ld.f32 	%f730, [%rd3561];
	cvt.u32.u16	%r3906, %rs1;
	cvt.u32.u16	%r3907, %rs30;
	mul.lo.s32 	%r3908, %r3906, %r3907;
	ld.u16 	%rs1168, [%SP+42];
	cvt.u32.u16	%r3909, %rs1168;
	mul.lo.s32 	%r3910, %r3909, 15;
	add.s32 	%r3911, %r3908, %r3910;
	cvt.u64.u16	%rd3562, %rs2;
	shl.b64 	%rd3563, %rd3562, 1;
	add.s64 	%rd3564, %rd3538, %rd3563;
	ld.u16 	%rs1169, [%rd3564];
	cvt.u32.u16	%r3912, %rs1169;
	add.s32 	%r3913, %r3911, %r3912;
	cvt.s64.s32	%rd3565, %r3913;
	shl.b64 	%rd3566, %rd3565, 2;
	add.s64 	%rd3567, %rd13, %rd3566;
	ld.f32 	%f731, [%rd3567];
	add.u64 	%rd3568, %SP, 832;
	add.u64 	%rd3569, %SP, 844;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3568;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3569;
	.param .b32 param2;
	st.param.f32	[param2+0], %f726;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3535;
	.param .b32 param4;
	st.param.f32	[param4+0], %f727;
	.param .b32 param5;
	st.param.f32	[param5+0], %f728;
	.param .b32 param6;
	st.param.f32	[param6+0], %f729;
	.param .b32 param7;
	st.param.f32	[param7+0], %f730;
	.param .b32 param8;
	st.param.f32	[param8+0], %f731;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 131
tmp1049:

BB46_242:
	.loc	1 407 1
	cvt.u32.u16	%r3914, %rs2;
	ld.u16 	%rs1170, [%SP+16];
	cvt.u32.u16	%r3915, %rs1170;
	mul.lo.s32 	%r3916, %r3915, 5;
	add.s32 	%r3917, %r3914, %r3916;
	cvt.s64.s32	%rd3570, %r3917;
	shl.b64 	%rd3571, %rd3570, 1;
	mov.u64 	%rd3572, cBoolModel;
	cvta.const.u64 	%rd3573, %rd3572;
	add.s64 	%rd3574, %rd3573, %rd3571;
	ld.u16 	%rs1171, [%rd3574];
	setp.ne.s16	%p238, %rs1171, 0;
	not.pred 	%p239, %p238;
	@%p239 bra 	BB46_244;
	bra.uni 	BB46_243;

BB46_243:
	.loc	1 407 1
tmp1050:
	cvt.ftz.f64.f32	%fd157, %f2192;
	add.f64 	%fd158, %fd157, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f732, %fd158;
	add.u64 	%rd3575, %SP, 300;
	add.s64 	%rd3576, %rd3575, 24;
	add.s64 	%rd3577, %rd3575, 28;
	cvt.u32.u16	%r3918, %rs1;
	cvt.u32.u16	%r3919, %rs30;
	mul.lo.s32 	%r3920, %r3918, %r3919;
	ld.u16 	%rs1172, [%SP+42];
	cvt.u32.u16	%r3921, %rs1172;
	mul.lo.s32 	%r3922, %r3921, 16;
	add.s32 	%r3923, %r3920, %r3922;
	cvt.u64.u16	%rd3578, %rs2;
	mov.u64 	%rd3579, cSegToComp;
	cvta.const.u64 	%rd3580, %rd3579;
	shl.b64 	%rd3581, %rd3578, 1;
	add.s64 	%rd3582, %rd3580, %rd3581;
	ld.u16 	%rs1173, [%rd3582];
	cvt.u32.u16	%r3924, %rs1173;
	add.s32 	%r3925, %r3923, %r3924;
	cvt.s64.s32	%rd3583, %r3925;
	shl.b64 	%rd3584, %rd3583, 2;
	add.s64 	%rd3585, %rd13, %rd3584;
	ld.f32 	%f733, [%rd3585];
	cvt.u32.u16	%r3926, %rs1;
	cvt.u32.u16	%r3927, %rs30;
	mul.lo.s32 	%r3928, %r3926, %r3927;
	ld.u16 	%rs1174, [%SP+42];
	cvt.u32.u16	%r3929, %rs1174;
	mul.lo.s32 	%r3930, %r3929, 17;
	add.s32 	%r3931, %r3928, %r3930;
	cvt.u64.u16	%rd3586, %rs2;
	shl.b64 	%rd3587, %rd3586, 1;
	add.s64 	%rd3588, %rd3580, %rd3587;
	ld.u16 	%rs1175, [%rd3588];
	cvt.u32.u16	%r3932, %rs1175;
	add.s32 	%r3933, %r3931, %r3932;
	cvt.s64.s32	%rd3589, %r3933;
	shl.b64 	%rd3590, %rd3589, 2;
	add.s64 	%rd3591, %rd13, %rd3590;
	ld.f32 	%f734, [%rd3591];
	cvt.u32.u16	%r3934, %rs1;
	cvt.u32.u16	%r3935, %rs30;
	mul.lo.s32 	%r3936, %r3934, %r3935;
	ld.u16 	%rs1176, [%SP+42];
	cvt.u32.u16	%r3937, %rs1176;
	mul.lo.s32 	%r3938, %r3937, 18;
	add.s32 	%r3939, %r3936, %r3938;
	cvt.u64.u16	%rd3592, %rs2;
	shl.b64 	%rd3593, %rd3592, 1;
	add.s64 	%rd3594, %rd3580, %rd3593;
	ld.u16 	%rs1177, [%rd3594];
	cvt.u32.u16	%r3940, %rs1177;
	add.s32 	%r3941, %r3939, %r3940;
	cvt.s64.s32	%rd3595, %r3941;
	shl.b64 	%rd3596, %rd3595, 2;
	add.s64 	%rd3597, %rd13, %rd3596;
	ld.f32 	%f735, [%rd3597];
	cvt.u32.u16	%r3942, %rs1;
	cvt.u32.u16	%r3943, %rs30;
	mul.lo.s32 	%r3944, %r3942, %r3943;
	ld.u16 	%rs1178, [%SP+42];
	cvt.u32.u16	%r3945, %rs1178;
	mul.lo.s32 	%r3946, %r3945, 19;
	add.s32 	%r3947, %r3944, %r3946;
	cvt.u64.u16	%rd3598, %rs2;
	shl.b64 	%rd3599, %rd3598, 1;
	add.s64 	%rd3600, %rd3580, %rd3599;
	ld.u16 	%rs1179, [%rd3600];
	cvt.u32.u16	%r3948, %rs1179;
	add.s32 	%r3949, %r3947, %r3948;
	cvt.s64.s32	%rd3601, %r3949;
	shl.b64 	%rd3602, %rd3601, 2;
	add.s64 	%rd3603, %rd13, %rd3602;
	ld.f32 	%f736, [%rd3603];
	cvt.u32.u16	%r3950, %rs1;
	cvt.u32.u16	%r3951, %rs30;
	mul.lo.s32 	%r3952, %r3950, %r3951;
	ld.u16 	%rs1180, [%SP+42];
	cvt.u32.u16	%r3953, %rs1180;
	mul.lo.s32 	%r3954, %r3953, 20;
	add.s32 	%r3955, %r3952, %r3954;
	cvt.u64.u16	%rd3604, %rs2;
	shl.b64 	%rd3605, %rd3604, 1;
	add.s64 	%rd3606, %rd3580, %rd3605;
	ld.u16 	%rs1181, [%rd3606];
	cvt.u32.u16	%r3956, %rs1181;
	add.s32 	%r3957, %r3955, %r3956;
	cvt.s64.s32	%rd3607, %r3957;
	shl.b64 	%rd3608, %rd3607, 2;
	add.s64 	%rd3609, %rd13, %rd3608;
	ld.f32 	%f737, [%rd3609];
	cvt.u32.u16	%r3958, %rs1;
	cvt.u32.u16	%r3959, %rs30;
	mul.lo.s32 	%r3960, %r3958, %r3959;
	ld.u16 	%rs1182, [%SP+42];
	cvt.u32.u16	%r3961, %rs1182;
	mul.lo.s32 	%r3962, %r3961, 21;
	add.s32 	%r3963, %r3960, %r3962;
	cvt.u64.u16	%rd3610, %rs2;
	shl.b64 	%rd3611, %rd3610, 1;
	add.s64 	%rd3612, %rd3580, %rd3611;
	ld.u16 	%rs1183, [%rd3612];
	cvt.u32.u16	%r3964, %rs1183;
	add.s32 	%r3965, %r3963, %r3964;
	cvt.s64.s32	%rd3613, %r3965;
	shl.b64 	%rd3614, %rd3613, 2;
	add.s64 	%rd3615, %rd13, %rd3614;
	ld.f32 	%f738, [%rd3615];
	cvt.u32.u16	%r3966, %rs1;
	cvt.u32.u16	%r3967, %rs30;
	mul.lo.s32 	%r3968, %r3966, %r3967;
	ld.u16 	%rs1184, [%SP+42];
	cvt.u32.u16	%r3969, %rs1184;
	mul.lo.s32 	%r3970, %r3969, 22;
	add.s32 	%r3971, %r3968, %r3970;
	cvt.u64.u16	%rd3616, %rs2;
	shl.b64 	%rd3617, %rd3616, 1;
	add.s64 	%rd3618, %rd3580, %rd3617;
	ld.u16 	%rs1185, [%rd3618];
	cvt.u32.u16	%r3972, %rs1185;
	add.s32 	%r3973, %r3971, %r3972;
	cvt.s64.s32	%rd3619, %r3973;
	shl.b64 	%rd3620, %rd3619, 2;
	add.s64 	%rd3621, %rd13, %rd3620;
	ld.f32 	%f739, [%rd3621];
	cvt.u32.u16	%r3974, %rs1;
	cvt.u32.u16	%r3975, %rs30;
	mul.lo.s32 	%r3976, %r3974, %r3975;
	ld.u16 	%rs1186, [%SP+42];
	cvt.u32.u16	%r3977, %rs1186;
	mul.lo.s32 	%r3978, %r3977, 23;
	add.s32 	%r3979, %r3976, %r3978;
	cvt.u64.u16	%rd3622, %rs2;
	shl.b64 	%rd3623, %rd3622, 1;
	add.s64 	%rd3624, %rd3580, %rd3623;
	ld.u16 	%rs1187, [%rd3624];
	cvt.u32.u16	%r3980, %rs1187;
	add.s32 	%r3981, %r3979, %r3980;
	cvt.s64.s32	%rd3625, %r3981;
	shl.b64 	%rd3626, %rd3625, 2;
	add.s64 	%rd3627, %rd13, %rd3626;
	ld.f32 	%f740, [%rd3627];
	cvt.u32.u16	%r3982, %rs1;
	cvt.u32.u16	%r3983, %rs30;
	mul.lo.s32 	%r3984, %r3982, %r3983;
	ld.u16 	%rs1188, [%SP+42];
	cvt.u32.u16	%r3985, %rs1188;
	mul.lo.s32 	%r3986, %r3985, 24;
	add.s32 	%r3987, %r3984, %r3986;
	cvt.u64.u16	%rd3628, %rs2;
	shl.b64 	%rd3629, %rd3628, 1;
	add.s64 	%rd3630, %rd3580, %rd3629;
	ld.u16 	%rs1189, [%rd3630];
	cvt.u32.u16	%r3988, %rs1189;
	add.s32 	%r3989, %r3987, %r3988;
	cvt.s64.s32	%rd3631, %r3989;
	shl.b64 	%rd3632, %rd3631, 2;
	add.s64 	%rd3633, %rd13, %rd3632;
	ld.f32 	%f741, [%rd3633];
	cvt.u32.u16	%r3990, %rs1;
	cvt.u32.u16	%r3991, %rs30;
	mul.lo.s32 	%r3992, %r3990, %r3991;
	ld.u16 	%rs1190, [%SP+42];
	cvt.u32.u16	%r3993, %rs1190;
	mul.lo.s32 	%r3994, %r3993, 25;
	add.s32 	%r3995, %r3992, %r3994;
	cvt.u64.u16	%rd3634, %rs2;
	shl.b64 	%rd3635, %rd3634, 1;
	add.s64 	%rd3636, %rd3580, %rd3635;
	ld.u16 	%rs1191, [%rd3636];
	cvt.u32.u16	%r3996, %rs1191;
	add.s32 	%r3997, %r3995, %r3996;
	cvt.s64.s32	%rd3637, %r3997;
	shl.b64 	%rd3638, %rd3637, 2;
	add.s64 	%rd3639, %rd13, %rd3638;
	ld.f32 	%f742, [%rd3639];
	cvt.u32.u16	%r3998, %rs1;
	cvt.u32.u16	%r3999, %rs30;
	mul.lo.s32 	%r4000, %r3998, %r3999;
	ld.u16 	%rs1192, [%SP+42];
	cvt.u32.u16	%r4001, %rs1192;
	mul.lo.s32 	%r4002, %r4001, 26;
	add.s32 	%r4003, %r4000, %r4002;
	cvt.u64.u16	%rd3640, %rs2;
	shl.b64 	%rd3641, %rd3640, 1;
	add.s64 	%rd3642, %rd3580, %rd3641;
	ld.u16 	%rs1193, [%rd3642];
	cvt.u32.u16	%r4004, %rs1193;
	add.s32 	%r4005, %r4003, %r4004;
	cvt.s64.s32	%rd3643, %r4005;
	shl.b64 	%rd3644, %rd3643, 2;
	add.s64 	%rd3645, %rd13, %rd3644;
	ld.f32 	%f743, [%rd3645];
	cvt.u32.u16	%r4006, %rs1;
	cvt.u32.u16	%r4007, %rs30;
	mul.lo.s32 	%r4008, %r4006, %r4007;
	ld.u16 	%rs1194, [%SP+42];
	cvt.u32.u16	%r4009, %rs1194;
	mul.lo.s32 	%r4010, %r4009, 27;
	add.s32 	%r4011, %r4008, %r4010;
	cvt.u64.u16	%rd3646, %rs2;
	shl.b64 	%rd3647, %rd3646, 1;
	add.s64 	%rd3648, %rd3580, %rd3647;
	ld.u16 	%rs1195, [%rd3648];
	cvt.u32.u16	%r4012, %rs1195;
	add.s32 	%r4013, %r4011, %r4012;
	cvt.s64.s32	%rd3649, %r4013;
	shl.b64 	%rd3650, %rd3649, 2;
	add.s64 	%rd3651, %rd13, %rd3650;
	ld.f32 	%f744, [%rd3651];
	add.u64 	%rd3652, %SP, 832;
	add.u64 	%rd3653, %SP, 844;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3652;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3653;
	.param .b32 param2;
	st.param.f32	[param2+0], %f732;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3576;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3577;
	.param .b32 param5;
	st.param.f32	[param5+0], %f733;
	.param .b32 param6;
	st.param.f32	[param6+0], %f734;
	.param .b32 param7;
	st.param.f32	[param7+0], %f735;
	.param .b32 param8;
	st.param.f32	[param8+0], %f736;
	.param .b32 param9;
	st.param.f32	[param9+0], %f737;
	.param .b32 param10;
	st.param.f32	[param10+0], %f738;
	.param .b32 param11;
	st.param.f32	[param11+0], %f739;
	.param .b32 param12;
	st.param.f32	[param12+0], %f740;
	.param .b32 param13;
	st.param.f32	[param13+0], %f741;
	.param .b32 param14;
	st.param.f32	[param14+0], %f742;
	.param .b32 param15;
	st.param.f32	[param15+0], %f743;
	.param .b32 param16;
	st.param.f32	[param16+0], %f744;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 132
tmp1051:

BB46_244:
	.loc	1 407 1
	cvt.u32.u16	%r4014, %rs2;
	ld.u16 	%rs1196, [%SP+16];
	cvt.u32.u16	%r4015, %rs1196;
	mul.lo.s32 	%r4016, %r4015, 6;
	add.s32 	%r4017, %r4014, %r4016;
	cvt.s64.s32	%rd3654, %r4017;
	shl.b64 	%rd3655, %rd3654, 1;
	mov.u64 	%rd3656, cBoolModel;
	cvta.const.u64 	%rd3657, %rd3656;
	add.s64 	%rd3658, %rd3657, %rd3655;
	ld.u16 	%rs1197, [%rd3658];
	setp.ne.s16	%p240, %rs1197, 0;
	not.pred 	%p241, %p240;
	@%p241 bra 	BB46_246;
	bra.uni 	BB46_245;

BB46_245:
	.loc	1 407 1
tmp1052:
	cvt.ftz.f64.f32	%fd159, %f2192;
	add.f64 	%fd160, %fd159, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f745, %fd160;
	cvt.u32.u16	%r4018, %rs1;
	cvt.u32.u16	%r4019, %rs30;
	mul.lo.s32 	%r4020, %r4018, %r4019;
	ld.u16 	%rs1198, [%SP+42];
	cvt.u32.u16	%r4021, %rs1198;
	mul.lo.s32 	%r4022, %r4021, 28;
	add.s32 	%r4023, %r4020, %r4022;
	cvt.u64.u16	%rd3659, %rs2;
	mov.u64 	%rd3660, cSegToComp;
	cvta.const.u64 	%rd3661, %rd3660;
	shl.b64 	%rd3662, %rd3659, 1;
	add.s64 	%rd3663, %rd3661, %rd3662;
	ld.u16 	%rs1199, [%rd3663];
	cvt.u32.u16	%r4024, %rs1199;
	add.s32 	%r4025, %r4023, %r4024;
	cvt.s64.s32	%rd3664, %r4025;
	shl.b64 	%rd3665, %rd3664, 2;
	add.s64 	%rd3666, %rd13, %rd3665;
	ld.f32 	%f746, [%rd3666];
	cvt.u32.u16	%r4026, %rs1;
	cvt.u32.u16	%r4027, %rs30;
	mul.lo.s32 	%r4028, %r4026, %r4027;
	ld.u16 	%rs1200, [%SP+42];
	cvt.u32.u16	%r4029, %rs1200;
	mul.lo.s32 	%r4030, %r4029, 29;
	add.s32 	%r4031, %r4028, %r4030;
	cvt.u64.u16	%rd3667, %rs2;
	shl.b64 	%rd3668, %rd3667, 1;
	add.s64 	%rd3669, %rd3661, %rd3668;
	ld.u16 	%rs1201, [%rd3669];
	cvt.u32.u16	%r4032, %rs1201;
	add.s32 	%r4033, %r4031, %r4032;
	cvt.s64.s32	%rd3670, %r4033;
	shl.b64 	%rd3671, %rd3670, 2;
	add.s64 	%rd3672, %rd13, %rd3671;
	ld.f32 	%f747, [%rd3672];
	add.u64 	%rd3673, %SP, 832;
	add.u64 	%rd3674, %SP, 844;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3673;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3674;
	.param .b32 param2;
	st.param.f32	[param2+0], %f745;
	.param .b32 param3;
	st.param.f32	[param3+0], %f746;
	.param .b32 param4;
	st.param.f32	[param4+0], %f747;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 133
tmp1053:

BB46_246:
	.loc	1 407 1
	cvt.u32.u16	%r4034, %rs3;
	ld.u16 	%rs1202, [%SP+16];
	cvt.u32.u16	%r4035, %rs1202;
	mul.lo.s32 	%r4036, %r4035, 0;
	add.s32 	%r4037, %r4034, %r4036;
	cvt.s64.s32	%rd3675, %r4037;
	shl.b64 	%rd3676, %rd3675, 1;
	mov.u64 	%rd3677, cBoolModel;
	cvta.const.u64 	%rd3678, %rd3677;
	add.s64 	%rd3679, %rd3678, %rd3676;
	ld.u16 	%rs1203, [%rd3679];
	setp.ne.s16	%p242, %rs1203, 0;
	not.pred 	%p243, %p242;
	@%p243 bra 	BB46_248;
	bra.uni 	BB46_247;

BB46_247:
	.loc	1 407 1
tmp1054:
	cvt.ftz.f64.f32	%fd161, %f2194;
	add.f64 	%fd162, %fd161, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f748, %fd162;
	add.u64 	%rd3680, %SP, 340;
	add.s64 	%rd3681, %rd3680, 4;
	cvt.u32.u16	%r4038, %rs1;
	cvt.u32.u16	%r4039, %rs30;
	mul.lo.s32 	%r4040, %r4038, %r4039;
	ld.u16 	%rs1204, [%SP+42];
	cvt.u32.u16	%r4041, %rs1204;
	mul.lo.s32 	%r4042, %r4041, 0;
	add.s32 	%r4043, %r4040, %r4042;
	cvt.u64.u16	%rd3682, %rs3;
	mov.u64 	%rd3683, cSegToComp;
	cvta.const.u64 	%rd3684, %rd3683;
	shl.b64 	%rd3685, %rd3682, 1;
	add.s64 	%rd3686, %rd3684, %rd3685;
	ld.u16 	%rs1205, [%rd3686];
	cvt.u32.u16	%r4044, %rs1205;
	add.s32 	%r4045, %r4043, %r4044;
	cvt.s64.s32	%rd3687, %r4045;
	shl.b64 	%rd3688, %rd3687, 2;
	add.s64 	%rd3689, %rd13, %rd3688;
	ld.f32 	%f749, [%rd3689];
	cvt.u32.u16	%r4046, %rs1;
	cvt.u32.u16	%r4047, %rs30;
	mul.lo.s32 	%r4048, %r4046, %r4047;
	ld.u16 	%rs1206, [%SP+42];
	cvt.u32.u16	%r4049, %rs1206;
	mul.lo.s32 	%r4050, %r4049, 1;
	add.s32 	%r4051, %r4048, %r4050;
	cvt.u64.u16	%rd3690, %rs3;
	shl.b64 	%rd3691, %rd3690, 1;
	add.s64 	%rd3692, %rd3684, %rd3691;
	ld.u16 	%rs1207, [%rd3692];
	cvt.u32.u16	%r4052, %rs1207;
	add.s32 	%r4053, %r4051, %r4052;
	cvt.s64.s32	%rd3693, %r4053;
	shl.b64 	%rd3694, %rd3693, 2;
	add.s64 	%rd3695, %rd13, %rd3694;
	ld.f32 	%f750, [%rd3695];
	ld.f32 	%f751, [%SP+372];
	add.s64 	%rd3696, %rd3680, 36;
	add.u64 	%rd3697, %SP, 856;
	add.u64 	%rd3698, %SP, 868;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3697;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3698;
	.param .b32 param2;
	st.param.f32	[param2+0], %f748;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3680;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3681;
	.param .b32 param5;
	st.param.f32	[param5+0], %f749;
	.param .b32 param6;
	st.param.f32	[param6+0], %f750;
	.param .b32 param7;
	st.param.f32	[param7+0], %f751;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3696;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 134
tmp1055:

BB46_248:
	.loc	1 407 1
	cvt.u32.u16	%r4054, %rs3;
	ld.u16 	%rs1208, [%SP+16];
	cvt.u32.u16	%r4055, %rs1208;
	mul.lo.s32 	%r4056, %r4055, 1;
	add.s32 	%r4057, %r4054, %r4056;
	cvt.s64.s32	%rd3699, %r4057;
	shl.b64 	%rd3700, %rd3699, 1;
	mov.u64 	%rd3701, cBoolModel;
	cvta.const.u64 	%rd3702, %rd3701;
	add.s64 	%rd3703, %rd3702, %rd3700;
	ld.u16 	%rs1209, [%rd3703];
	setp.ne.s16	%p244, %rs1209, 0;
	not.pred 	%p245, %p244;
	@%p245 bra 	BB46_250;
	bra.uni 	BB46_249;

BB46_249:
	.loc	1 407 1
tmp1056:
	cvt.ftz.f64.f32	%fd163, %f2194;
	add.f64 	%fd164, %fd163, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f752, %fd164;
	add.u64 	%rd3704, %SP, 340;
	add.s64 	%rd3705, %rd3704, 8;
	ld.f32 	%f753, [%SP+376];
	add.s64 	%rd3706, %rd3704, 32;
	add.u64 	%rd3707, %SP, 856;
	add.u64 	%rd3708, %SP, 868;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3707;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3708;
	.param .b32 param2;
	st.param.f32	[param2+0], %f752;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3705;
	.param .b32 param4;
	st.param.f32	[param4+0], %f753;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3706;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 135
tmp1057:

BB46_250:
	.loc	1 407 1
	cvt.u32.u16	%r4058, %rs3;
	ld.u16 	%rs1210, [%SP+16];
	cvt.u32.u16	%r4059, %rs1210;
	mul.lo.s32 	%r4060, %r4059, 2;
	add.s32 	%r4061, %r4058, %r4060;
	cvt.s64.s32	%rd3709, %r4061;
	shl.b64 	%rd3710, %rd3709, 1;
	mov.u64 	%rd3711, cBoolModel;
	cvta.const.u64 	%rd3712, %rd3711;
	add.s64 	%rd3713, %rd3712, %rd3710;
	ld.u16 	%rs1211, [%rd3713];
	setp.ne.s16	%p246, %rs1211, 0;
	not.pred 	%p247, %p246;
	@%p247 bra 	BB46_252;
	bra.uni 	BB46_251;

BB46_251:
	.loc	1 407 1
tmp1058:
	cvt.ftz.f64.f32	%fd165, %f2194;
	add.f64 	%fd166, %fd165, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f754, %fd166;
	add.u64 	%rd3714, %SP, 340;
	add.s64 	%rd3715, %rd3714, 12;
	cvt.u32.u16	%r4062, %rs1;
	cvt.u32.u16	%r4063, %rs30;
	mul.lo.s32 	%r4064, %r4062, %r4063;
	ld.u16 	%rs1212, [%SP+42];
	cvt.u32.u16	%r4065, %rs1212;
	mul.lo.s32 	%r4066, %r4065, 2;
	add.s32 	%r4067, %r4064, %r4066;
	cvt.u64.u16	%rd3716, %rs3;
	mov.u64 	%rd3717, cSegToComp;
	cvta.const.u64 	%rd3718, %rd3717;
	shl.b64 	%rd3719, %rd3716, 1;
	add.s64 	%rd3720, %rd3718, %rd3719;
	ld.u16 	%rs1213, [%rd3720];
	cvt.u32.u16	%r4068, %rs1213;
	add.s32 	%r4069, %r4067, %r4068;
	cvt.s64.s32	%rd3721, %r4069;
	shl.b64 	%rd3722, %rd3721, 2;
	add.s64 	%rd3723, %rd13, %rd3722;
	ld.f32 	%f755, [%rd3723];
	cvt.u32.u16	%r4070, %rs1;
	cvt.u32.u16	%r4071, %rs30;
	mul.lo.s32 	%r4072, %r4070, %r4071;
	ld.u16 	%rs1214, [%SP+42];
	cvt.u32.u16	%r4073, %rs1214;
	mul.lo.s32 	%r4074, %r4073, 3;
	add.s32 	%r4075, %r4072, %r4074;
	cvt.u64.u16	%rd3724, %rs3;
	shl.b64 	%rd3725, %rd3724, 1;
	add.s64 	%rd3726, %rd3718, %rd3725;
	ld.u16 	%rs1215, [%rd3726];
	cvt.u32.u16	%r4076, %rs1215;
	add.s32 	%r4077, %r4075, %r4076;
	cvt.s64.s32	%rd3727, %r4077;
	shl.b64 	%rd3728, %rd3727, 2;
	add.s64 	%rd3729, %rd13, %rd3728;
	ld.f32 	%f756, [%rd3729];
	cvt.u32.u16	%r4078, %rs1;
	cvt.u32.u16	%r4079, %rs30;
	mul.lo.s32 	%r4080, %r4078, %r4079;
	ld.u16 	%rs1216, [%SP+42];
	cvt.u32.u16	%r4081, %rs1216;
	mul.lo.s32 	%r4082, %r4081, 4;
	add.s32 	%r4083, %r4080, %r4082;
	cvt.u64.u16	%rd3730, %rs3;
	shl.b64 	%rd3731, %rd3730, 1;
	add.s64 	%rd3732, %rd3718, %rd3731;
	ld.u16 	%rs1217, [%rd3732];
	cvt.u32.u16	%r4084, %rs1217;
	add.s32 	%r4085, %r4083, %r4084;
	cvt.s64.s32	%rd3733, %r4085;
	shl.b64 	%rd3734, %rd3733, 2;
	add.s64 	%rd3735, %rd13, %rd3734;
	ld.f32 	%f757, [%rd3735];
	cvt.u32.u16	%r4086, %rs1;
	cvt.u32.u16	%r4087, %rs30;
	mul.lo.s32 	%r4088, %r4086, %r4087;
	ld.u16 	%rs1218, [%SP+42];
	cvt.u32.u16	%r4089, %rs1218;
	mul.lo.s32 	%r4090, %r4089, 5;
	add.s32 	%r4091, %r4088, %r4090;
	cvt.u64.u16	%rd3736, %rs3;
	shl.b64 	%rd3737, %rd3736, 1;
	add.s64 	%rd3738, %rd3718, %rd3737;
	ld.u16 	%rs1219, [%rd3738];
	cvt.u32.u16	%r4092, %rs1219;
	add.s32 	%r4093, %r4091, %r4092;
	cvt.s64.s32	%rd3739, %r4093;
	shl.b64 	%rd3740, %rd3739, 2;
	add.s64 	%rd3741, %rd13, %rd3740;
	ld.f32 	%f758, [%rd3741];
	ld.f32 	%f759, [%SP+372];
	add.u64 	%rd3742, %SP, 856;
	add.u64 	%rd3743, %SP, 868;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3742;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3743;
	.param .b32 param2;
	st.param.f32	[param2+0], %f754;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3715;
	.param .b32 param4;
	st.param.f32	[param4+0], %f755;
	.param .b32 param5;
	st.param.f32	[param5+0], %f756;
	.param .b32 param6;
	st.param.f32	[param6+0], %f757;
	.param .b32 param7;
	st.param.f32	[param7+0], %f758;
	.param .b32 param8;
	st.param.f32	[param8+0], %f759;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 136
tmp1059:

BB46_252:
	.loc	1 407 1
	cvt.u32.u16	%r4094, %rs3;
	ld.u16 	%rs1220, [%SP+16];
	cvt.u32.u16	%r4095, %rs1220;
	mul.lo.s32 	%r4096, %r4095, 3;
	add.s32 	%r4097, %r4094, %r4096;
	cvt.s64.s32	%rd3744, %r4097;
	shl.b64 	%rd3745, %rd3744, 1;
	mov.u64 	%rd3746, cBoolModel;
	cvta.const.u64 	%rd3747, %rd3746;
	add.s64 	%rd3748, %rd3747, %rd3745;
	ld.u16 	%rs1221, [%rd3748];
	setp.ne.s16	%p248, %rs1221, 0;
	not.pred 	%p249, %p248;
	@%p249 bra 	BB46_254;
	bra.uni 	BB46_253;

BB46_253:
	.loc	1 407 1
tmp1060:
	cvt.ftz.f64.f32	%fd167, %f2194;
	add.f64 	%fd168, %fd167, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f760, %fd168;
	add.u64 	%rd3749, %SP, 340;
	add.s64 	%rd3750, %rd3749, 16;
	cvt.u32.u16	%r4098, %rs1;
	cvt.u32.u16	%r4099, %rs30;
	mul.lo.s32 	%r4100, %r4098, %r4099;
	ld.u16 	%rs1222, [%SP+42];
	cvt.u32.u16	%r4101, %rs1222;
	mul.lo.s32 	%r4102, %r4101, 6;
	add.s32 	%r4103, %r4100, %r4102;
	cvt.u64.u16	%rd3751, %rs3;
	mov.u64 	%rd3752, cSegToComp;
	cvta.const.u64 	%rd3753, %rd3752;
	shl.b64 	%rd3754, %rd3751, 1;
	add.s64 	%rd3755, %rd3753, %rd3754;
	ld.u16 	%rs1223, [%rd3755];
	cvt.u32.u16	%r4104, %rs1223;
	add.s32 	%r4105, %r4103, %r4104;
	cvt.s64.s32	%rd3756, %r4105;
	shl.b64 	%rd3757, %rd3756, 2;
	add.s64 	%rd3758, %rd13, %rd3757;
	ld.f32 	%f761, [%rd3758];
	cvt.u32.u16	%r4106, %rs1;
	cvt.u32.u16	%r4107, %rs30;
	mul.lo.s32 	%r4108, %r4106, %r4107;
	ld.u16 	%rs1224, [%SP+42];
	cvt.u32.u16	%r4109, %rs1224;
	mul.lo.s32 	%r4110, %r4109, 7;
	add.s32 	%r4111, %r4108, %r4110;
	cvt.u64.u16	%rd3759, %rs3;
	shl.b64 	%rd3760, %rd3759, 1;
	add.s64 	%rd3761, %rd3753, %rd3760;
	ld.u16 	%rs1225, [%rd3761];
	cvt.u32.u16	%r4112, %rs1225;
	add.s32 	%r4113, %r4111, %r4112;
	cvt.s64.s32	%rd3762, %r4113;
	shl.b64 	%rd3763, %rd3762, 2;
	add.s64 	%rd3764, %rd13, %rd3763;
	ld.f32 	%f762, [%rd3764];
	cvt.u32.u16	%r4114, %rs1;
	cvt.u32.u16	%r4115, %rs30;
	mul.lo.s32 	%r4116, %r4114, %r4115;
	ld.u16 	%rs1226, [%SP+42];
	cvt.u32.u16	%r4117, %rs1226;
	mul.lo.s32 	%r4118, %r4117, 8;
	add.s32 	%r4119, %r4116, %r4118;
	cvt.u64.u16	%rd3765, %rs3;
	shl.b64 	%rd3766, %rd3765, 1;
	add.s64 	%rd3767, %rd3753, %rd3766;
	ld.u16 	%rs1227, [%rd3767];
	cvt.u32.u16	%r4120, %rs1227;
	add.s32 	%r4121, %r4119, %r4120;
	cvt.s64.s32	%rd3768, %r4121;
	shl.b64 	%rd3769, %rd3768, 2;
	add.s64 	%rd3770, %rd13, %rd3769;
	ld.f32 	%f763, [%rd3770];
	cvt.u32.u16	%r4122, %rs1;
	cvt.u32.u16	%r4123, %rs30;
	mul.lo.s32 	%r4124, %r4122, %r4123;
	ld.u16 	%rs1228, [%SP+42];
	cvt.u32.u16	%r4125, %rs1228;
	mul.lo.s32 	%r4126, %r4125, 9;
	add.s32 	%r4127, %r4124, %r4126;
	cvt.u64.u16	%rd3771, %rs3;
	shl.b64 	%rd3772, %rd3771, 1;
	add.s64 	%rd3773, %rd3753, %rd3772;
	ld.u16 	%rs1229, [%rd3773];
	cvt.u32.u16	%r4128, %rs1229;
	add.s32 	%r4129, %r4127, %r4128;
	cvt.s64.s32	%rd3774, %r4129;
	shl.b64 	%rd3775, %rd3774, 2;
	add.s64 	%rd3776, %rd13, %rd3775;
	ld.f32 	%f764, [%rd3776];
	cvt.u32.u16	%r4130, %rs1;
	cvt.u32.u16	%r4131, %rs30;
	mul.lo.s32 	%r4132, %r4130, %r4131;
	ld.u16 	%rs1230, [%SP+42];
	cvt.u32.u16	%r4133, %rs1230;
	mul.lo.s32 	%r4134, %r4133, 10;
	add.s32 	%r4135, %r4132, %r4134;
	cvt.u64.u16	%rd3777, %rs3;
	shl.b64 	%rd3778, %rd3777, 1;
	add.s64 	%rd3779, %rd3753, %rd3778;
	ld.u16 	%rs1231, [%rd3779];
	cvt.u32.u16	%r4136, %rs1231;
	add.s32 	%r4137, %r4135, %r4136;
	cvt.s64.s32	%rd3780, %r4137;
	shl.b64 	%rd3781, %rd3780, 2;
	add.s64 	%rd3782, %rd13, %rd3781;
	ld.f32 	%f765, [%rd3782];
	add.u64 	%rd3783, %SP, 856;
	add.u64 	%rd3784, %SP, 868;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3783;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3784;
	.param .b32 param2;
	st.param.f32	[param2+0], %f760;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3750;
	.param .b32 param4;
	st.param.f32	[param4+0], %f761;
	.param .b32 param5;
	st.param.f32	[param5+0], %f762;
	.param .b32 param6;
	st.param.f32	[param6+0], %f763;
	.param .b32 param7;
	st.param.f32	[param7+0], %f764;
	.param .b32 param8;
	st.param.f32	[param8+0], %f765;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 137
tmp1061:

BB46_254:
	.loc	1 407 1
	cvt.u32.u16	%r4138, %rs3;
	ld.u16 	%rs1232, [%SP+16];
	cvt.u32.u16	%r4139, %rs1232;
	mul.lo.s32 	%r4140, %r4139, 4;
	add.s32 	%r4141, %r4138, %r4140;
	cvt.s64.s32	%rd3785, %r4141;
	shl.b64 	%rd3786, %rd3785, 1;
	mov.u64 	%rd3787, cBoolModel;
	cvta.const.u64 	%rd3788, %rd3787;
	add.s64 	%rd3789, %rd3788, %rd3786;
	ld.u16 	%rs1233, [%rd3789];
	setp.ne.s16	%p250, %rs1233, 0;
	not.pred 	%p251, %p250;
	@%p251 bra 	BB46_256;
	bra.uni 	BB46_255;

BB46_255:
	.loc	1 407 1
tmp1062:
	cvt.ftz.f64.f32	%fd169, %f2194;
	add.f64 	%fd170, %fd169, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f766, %fd170;
	add.u64 	%rd3790, %SP, 340;
	add.s64 	%rd3791, %rd3790, 20;
	cvt.u32.u16	%r4142, %rs1;
	cvt.u32.u16	%r4143, %rs30;
	mul.lo.s32 	%r4144, %r4142, %r4143;
	ld.u16 	%rs1234, [%SP+42];
	cvt.u32.u16	%r4145, %rs1234;
	mul.lo.s32 	%r4146, %r4145, 11;
	add.s32 	%r4147, %r4144, %r4146;
	cvt.u64.u16	%rd3792, %rs3;
	mov.u64 	%rd3793, cSegToComp;
	cvta.const.u64 	%rd3794, %rd3793;
	shl.b64 	%rd3795, %rd3792, 1;
	add.s64 	%rd3796, %rd3794, %rd3795;
	ld.u16 	%rs1235, [%rd3796];
	cvt.u32.u16	%r4148, %rs1235;
	add.s32 	%r4149, %r4147, %r4148;
	cvt.s64.s32	%rd3797, %r4149;
	shl.b64 	%rd3798, %rd3797, 2;
	add.s64 	%rd3799, %rd13, %rd3798;
	ld.f32 	%f767, [%rd3799];
	cvt.u32.u16	%r4150, %rs1;
	cvt.u32.u16	%r4151, %rs30;
	mul.lo.s32 	%r4152, %r4150, %r4151;
	ld.u16 	%rs1236, [%SP+42];
	cvt.u32.u16	%r4153, %rs1236;
	mul.lo.s32 	%r4154, %r4153, 12;
	add.s32 	%r4155, %r4152, %r4154;
	cvt.u64.u16	%rd3800, %rs3;
	shl.b64 	%rd3801, %rd3800, 1;
	add.s64 	%rd3802, %rd3794, %rd3801;
	ld.u16 	%rs1237, [%rd3802];
	cvt.u32.u16	%r4156, %rs1237;
	add.s32 	%r4157, %r4155, %r4156;
	cvt.s64.s32	%rd3803, %r4157;
	shl.b64 	%rd3804, %rd3803, 2;
	add.s64 	%rd3805, %rd13, %rd3804;
	ld.f32 	%f768, [%rd3805];
	cvt.u32.u16	%r4158, %rs1;
	cvt.u32.u16	%r4159, %rs30;
	mul.lo.s32 	%r4160, %r4158, %r4159;
	ld.u16 	%rs1238, [%SP+42];
	cvt.u32.u16	%r4161, %rs1238;
	mul.lo.s32 	%r4162, %r4161, 13;
	add.s32 	%r4163, %r4160, %r4162;
	cvt.u64.u16	%rd3806, %rs3;
	shl.b64 	%rd3807, %rd3806, 1;
	add.s64 	%rd3808, %rd3794, %rd3807;
	ld.u16 	%rs1239, [%rd3808];
	cvt.u32.u16	%r4164, %rs1239;
	add.s32 	%r4165, %r4163, %r4164;
	cvt.s64.s32	%rd3809, %r4165;
	shl.b64 	%rd3810, %rd3809, 2;
	add.s64 	%rd3811, %rd13, %rd3810;
	ld.f32 	%f769, [%rd3811];
	cvt.u32.u16	%r4166, %rs1;
	cvt.u32.u16	%r4167, %rs30;
	mul.lo.s32 	%r4168, %r4166, %r4167;
	ld.u16 	%rs1240, [%SP+42];
	cvt.u32.u16	%r4169, %rs1240;
	mul.lo.s32 	%r4170, %r4169, 14;
	add.s32 	%r4171, %r4168, %r4170;
	cvt.u64.u16	%rd3812, %rs3;
	shl.b64 	%rd3813, %rd3812, 1;
	add.s64 	%rd3814, %rd3794, %rd3813;
	ld.u16 	%rs1241, [%rd3814];
	cvt.u32.u16	%r4172, %rs1241;
	add.s32 	%r4173, %r4171, %r4172;
	cvt.s64.s32	%rd3815, %r4173;
	shl.b64 	%rd3816, %rd3815, 2;
	add.s64 	%rd3817, %rd13, %rd3816;
	ld.f32 	%f770, [%rd3817];
	cvt.u32.u16	%r4174, %rs1;
	cvt.u32.u16	%r4175, %rs30;
	mul.lo.s32 	%r4176, %r4174, %r4175;
	ld.u16 	%rs1242, [%SP+42];
	cvt.u32.u16	%r4177, %rs1242;
	mul.lo.s32 	%r4178, %r4177, 15;
	add.s32 	%r4179, %r4176, %r4178;
	cvt.u64.u16	%rd3818, %rs3;
	shl.b64 	%rd3819, %rd3818, 1;
	add.s64 	%rd3820, %rd3794, %rd3819;
	ld.u16 	%rs1243, [%rd3820];
	cvt.u32.u16	%r4180, %rs1243;
	add.s32 	%r4181, %r4179, %r4180;
	cvt.s64.s32	%rd3821, %r4181;
	shl.b64 	%rd3822, %rd3821, 2;
	add.s64 	%rd3823, %rd13, %rd3822;
	ld.f32 	%f771, [%rd3823];
	add.u64 	%rd3824, %SP, 856;
	add.u64 	%rd3825, %SP, 868;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3824;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3825;
	.param .b32 param2;
	st.param.f32	[param2+0], %f766;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3791;
	.param .b32 param4;
	st.param.f32	[param4+0], %f767;
	.param .b32 param5;
	st.param.f32	[param5+0], %f768;
	.param .b32 param6;
	st.param.f32	[param6+0], %f769;
	.param .b32 param7;
	st.param.f32	[param7+0], %f770;
	.param .b32 param8;
	st.param.f32	[param8+0], %f771;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 138
tmp1063:

BB46_256:
	.loc	1 407 1
	cvt.u32.u16	%r4182, %rs3;
	ld.u16 	%rs1244, [%SP+16];
	cvt.u32.u16	%r4183, %rs1244;
	mul.lo.s32 	%r4184, %r4183, 5;
	add.s32 	%r4185, %r4182, %r4184;
	cvt.s64.s32	%rd3826, %r4185;
	shl.b64 	%rd3827, %rd3826, 1;
	mov.u64 	%rd3828, cBoolModel;
	cvta.const.u64 	%rd3829, %rd3828;
	add.s64 	%rd3830, %rd3829, %rd3827;
	ld.u16 	%rs1245, [%rd3830];
	setp.ne.s16	%p252, %rs1245, 0;
	not.pred 	%p253, %p252;
	@%p253 bra 	BB46_258;
	bra.uni 	BB46_257;

BB46_257:
	.loc	1 407 1
tmp1064:
	cvt.ftz.f64.f32	%fd171, %f2194;
	add.f64 	%fd172, %fd171, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f772, %fd172;
	add.u64 	%rd3831, %SP, 340;
	add.s64 	%rd3832, %rd3831, 24;
	add.s64 	%rd3833, %rd3831, 28;
	cvt.u32.u16	%r4186, %rs1;
	cvt.u32.u16	%r4187, %rs30;
	mul.lo.s32 	%r4188, %r4186, %r4187;
	ld.u16 	%rs1246, [%SP+42];
	cvt.u32.u16	%r4189, %rs1246;
	mul.lo.s32 	%r4190, %r4189, 16;
	add.s32 	%r4191, %r4188, %r4190;
	cvt.u64.u16	%rd3834, %rs3;
	mov.u64 	%rd3835, cSegToComp;
	cvta.const.u64 	%rd3836, %rd3835;
	shl.b64 	%rd3837, %rd3834, 1;
	add.s64 	%rd3838, %rd3836, %rd3837;
	ld.u16 	%rs1247, [%rd3838];
	cvt.u32.u16	%r4192, %rs1247;
	add.s32 	%r4193, %r4191, %r4192;
	cvt.s64.s32	%rd3839, %r4193;
	shl.b64 	%rd3840, %rd3839, 2;
	add.s64 	%rd3841, %rd13, %rd3840;
	ld.f32 	%f773, [%rd3841];
	cvt.u32.u16	%r4194, %rs1;
	cvt.u32.u16	%r4195, %rs30;
	mul.lo.s32 	%r4196, %r4194, %r4195;
	ld.u16 	%rs1248, [%SP+42];
	cvt.u32.u16	%r4197, %rs1248;
	mul.lo.s32 	%r4198, %r4197, 17;
	add.s32 	%r4199, %r4196, %r4198;
	cvt.u64.u16	%rd3842, %rs3;
	shl.b64 	%rd3843, %rd3842, 1;
	add.s64 	%rd3844, %rd3836, %rd3843;
	ld.u16 	%rs1249, [%rd3844];
	cvt.u32.u16	%r4200, %rs1249;
	add.s32 	%r4201, %r4199, %r4200;
	cvt.s64.s32	%rd3845, %r4201;
	shl.b64 	%rd3846, %rd3845, 2;
	add.s64 	%rd3847, %rd13, %rd3846;
	ld.f32 	%f774, [%rd3847];
	cvt.u32.u16	%r4202, %rs1;
	cvt.u32.u16	%r4203, %rs30;
	mul.lo.s32 	%r4204, %r4202, %r4203;
	ld.u16 	%rs1250, [%SP+42];
	cvt.u32.u16	%r4205, %rs1250;
	mul.lo.s32 	%r4206, %r4205, 18;
	add.s32 	%r4207, %r4204, %r4206;
	cvt.u64.u16	%rd3848, %rs3;
	shl.b64 	%rd3849, %rd3848, 1;
	add.s64 	%rd3850, %rd3836, %rd3849;
	ld.u16 	%rs1251, [%rd3850];
	cvt.u32.u16	%r4208, %rs1251;
	add.s32 	%r4209, %r4207, %r4208;
	cvt.s64.s32	%rd3851, %r4209;
	shl.b64 	%rd3852, %rd3851, 2;
	add.s64 	%rd3853, %rd13, %rd3852;
	ld.f32 	%f775, [%rd3853];
	cvt.u32.u16	%r4210, %rs1;
	cvt.u32.u16	%r4211, %rs30;
	mul.lo.s32 	%r4212, %r4210, %r4211;
	ld.u16 	%rs1252, [%SP+42];
	cvt.u32.u16	%r4213, %rs1252;
	mul.lo.s32 	%r4214, %r4213, 19;
	add.s32 	%r4215, %r4212, %r4214;
	cvt.u64.u16	%rd3854, %rs3;
	shl.b64 	%rd3855, %rd3854, 1;
	add.s64 	%rd3856, %rd3836, %rd3855;
	ld.u16 	%rs1253, [%rd3856];
	cvt.u32.u16	%r4216, %rs1253;
	add.s32 	%r4217, %r4215, %r4216;
	cvt.s64.s32	%rd3857, %r4217;
	shl.b64 	%rd3858, %rd3857, 2;
	add.s64 	%rd3859, %rd13, %rd3858;
	ld.f32 	%f776, [%rd3859];
	cvt.u32.u16	%r4218, %rs1;
	cvt.u32.u16	%r4219, %rs30;
	mul.lo.s32 	%r4220, %r4218, %r4219;
	ld.u16 	%rs1254, [%SP+42];
	cvt.u32.u16	%r4221, %rs1254;
	mul.lo.s32 	%r4222, %r4221, 20;
	add.s32 	%r4223, %r4220, %r4222;
	cvt.u64.u16	%rd3860, %rs3;
	shl.b64 	%rd3861, %rd3860, 1;
	add.s64 	%rd3862, %rd3836, %rd3861;
	ld.u16 	%rs1255, [%rd3862];
	cvt.u32.u16	%r4224, %rs1255;
	add.s32 	%r4225, %r4223, %r4224;
	cvt.s64.s32	%rd3863, %r4225;
	shl.b64 	%rd3864, %rd3863, 2;
	add.s64 	%rd3865, %rd13, %rd3864;
	ld.f32 	%f777, [%rd3865];
	cvt.u32.u16	%r4226, %rs1;
	cvt.u32.u16	%r4227, %rs30;
	mul.lo.s32 	%r4228, %r4226, %r4227;
	ld.u16 	%rs1256, [%SP+42];
	cvt.u32.u16	%r4229, %rs1256;
	mul.lo.s32 	%r4230, %r4229, 21;
	add.s32 	%r4231, %r4228, %r4230;
	cvt.u64.u16	%rd3866, %rs3;
	shl.b64 	%rd3867, %rd3866, 1;
	add.s64 	%rd3868, %rd3836, %rd3867;
	ld.u16 	%rs1257, [%rd3868];
	cvt.u32.u16	%r4232, %rs1257;
	add.s32 	%r4233, %r4231, %r4232;
	cvt.s64.s32	%rd3869, %r4233;
	shl.b64 	%rd3870, %rd3869, 2;
	add.s64 	%rd3871, %rd13, %rd3870;
	ld.f32 	%f778, [%rd3871];
	cvt.u32.u16	%r4234, %rs1;
	cvt.u32.u16	%r4235, %rs30;
	mul.lo.s32 	%r4236, %r4234, %r4235;
	ld.u16 	%rs1258, [%SP+42];
	cvt.u32.u16	%r4237, %rs1258;
	mul.lo.s32 	%r4238, %r4237, 22;
	add.s32 	%r4239, %r4236, %r4238;
	cvt.u64.u16	%rd3872, %rs3;
	shl.b64 	%rd3873, %rd3872, 1;
	add.s64 	%rd3874, %rd3836, %rd3873;
	ld.u16 	%rs1259, [%rd3874];
	cvt.u32.u16	%r4240, %rs1259;
	add.s32 	%r4241, %r4239, %r4240;
	cvt.s64.s32	%rd3875, %r4241;
	shl.b64 	%rd3876, %rd3875, 2;
	add.s64 	%rd3877, %rd13, %rd3876;
	ld.f32 	%f779, [%rd3877];
	cvt.u32.u16	%r4242, %rs1;
	cvt.u32.u16	%r4243, %rs30;
	mul.lo.s32 	%r4244, %r4242, %r4243;
	ld.u16 	%rs1260, [%SP+42];
	cvt.u32.u16	%r4245, %rs1260;
	mul.lo.s32 	%r4246, %r4245, 23;
	add.s32 	%r4247, %r4244, %r4246;
	cvt.u64.u16	%rd3878, %rs3;
	shl.b64 	%rd3879, %rd3878, 1;
	add.s64 	%rd3880, %rd3836, %rd3879;
	ld.u16 	%rs1261, [%rd3880];
	cvt.u32.u16	%r4248, %rs1261;
	add.s32 	%r4249, %r4247, %r4248;
	cvt.s64.s32	%rd3881, %r4249;
	shl.b64 	%rd3882, %rd3881, 2;
	add.s64 	%rd3883, %rd13, %rd3882;
	ld.f32 	%f780, [%rd3883];
	cvt.u32.u16	%r4250, %rs1;
	cvt.u32.u16	%r4251, %rs30;
	mul.lo.s32 	%r4252, %r4250, %r4251;
	ld.u16 	%rs1262, [%SP+42];
	cvt.u32.u16	%r4253, %rs1262;
	mul.lo.s32 	%r4254, %r4253, 24;
	add.s32 	%r4255, %r4252, %r4254;
	cvt.u64.u16	%rd3884, %rs3;
	shl.b64 	%rd3885, %rd3884, 1;
	add.s64 	%rd3886, %rd3836, %rd3885;
	ld.u16 	%rs1263, [%rd3886];
	cvt.u32.u16	%r4256, %rs1263;
	add.s32 	%r4257, %r4255, %r4256;
	cvt.s64.s32	%rd3887, %r4257;
	shl.b64 	%rd3888, %rd3887, 2;
	add.s64 	%rd3889, %rd13, %rd3888;
	ld.f32 	%f781, [%rd3889];
	cvt.u32.u16	%r4258, %rs1;
	cvt.u32.u16	%r4259, %rs30;
	mul.lo.s32 	%r4260, %r4258, %r4259;
	ld.u16 	%rs1264, [%SP+42];
	cvt.u32.u16	%r4261, %rs1264;
	mul.lo.s32 	%r4262, %r4261, 25;
	add.s32 	%r4263, %r4260, %r4262;
	cvt.u64.u16	%rd3890, %rs3;
	shl.b64 	%rd3891, %rd3890, 1;
	add.s64 	%rd3892, %rd3836, %rd3891;
	ld.u16 	%rs1265, [%rd3892];
	cvt.u32.u16	%r4264, %rs1265;
	add.s32 	%r4265, %r4263, %r4264;
	cvt.s64.s32	%rd3893, %r4265;
	shl.b64 	%rd3894, %rd3893, 2;
	add.s64 	%rd3895, %rd13, %rd3894;
	ld.f32 	%f782, [%rd3895];
	cvt.u32.u16	%r4266, %rs1;
	cvt.u32.u16	%r4267, %rs30;
	mul.lo.s32 	%r4268, %r4266, %r4267;
	ld.u16 	%rs1266, [%SP+42];
	cvt.u32.u16	%r4269, %rs1266;
	mul.lo.s32 	%r4270, %r4269, 26;
	add.s32 	%r4271, %r4268, %r4270;
	cvt.u64.u16	%rd3896, %rs3;
	shl.b64 	%rd3897, %rd3896, 1;
	add.s64 	%rd3898, %rd3836, %rd3897;
	ld.u16 	%rs1267, [%rd3898];
	cvt.u32.u16	%r4272, %rs1267;
	add.s32 	%r4273, %r4271, %r4272;
	cvt.s64.s32	%rd3899, %r4273;
	shl.b64 	%rd3900, %rd3899, 2;
	add.s64 	%rd3901, %rd13, %rd3900;
	ld.f32 	%f783, [%rd3901];
	cvt.u32.u16	%r4274, %rs1;
	cvt.u32.u16	%r4275, %rs30;
	mul.lo.s32 	%r4276, %r4274, %r4275;
	ld.u16 	%rs1268, [%SP+42];
	cvt.u32.u16	%r4277, %rs1268;
	mul.lo.s32 	%r4278, %r4277, 27;
	add.s32 	%r4279, %r4276, %r4278;
	cvt.u64.u16	%rd3902, %rs3;
	shl.b64 	%rd3903, %rd3902, 1;
	add.s64 	%rd3904, %rd3836, %rd3903;
	ld.u16 	%rs1269, [%rd3904];
	cvt.u32.u16	%r4280, %rs1269;
	add.s32 	%r4281, %r4279, %r4280;
	cvt.s64.s32	%rd3905, %r4281;
	shl.b64 	%rd3906, %rd3905, 2;
	add.s64 	%rd3907, %rd13, %rd3906;
	ld.f32 	%f784, [%rd3907];
	add.u64 	%rd3908, %SP, 856;
	add.u64 	%rd3909, %SP, 868;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3908;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3909;
	.param .b32 param2;
	st.param.f32	[param2+0], %f772;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3832;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3833;
	.param .b32 param5;
	st.param.f32	[param5+0], %f773;
	.param .b32 param6;
	st.param.f32	[param6+0], %f774;
	.param .b32 param7;
	st.param.f32	[param7+0], %f775;
	.param .b32 param8;
	st.param.f32	[param8+0], %f776;
	.param .b32 param9;
	st.param.f32	[param9+0], %f777;
	.param .b32 param10;
	st.param.f32	[param10+0], %f778;
	.param .b32 param11;
	st.param.f32	[param11+0], %f779;
	.param .b32 param12;
	st.param.f32	[param12+0], %f780;
	.param .b32 param13;
	st.param.f32	[param13+0], %f781;
	.param .b32 param14;
	st.param.f32	[param14+0], %f782;
	.param .b32 param15;
	st.param.f32	[param15+0], %f783;
	.param .b32 param16;
	st.param.f32	[param16+0], %f784;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 139
tmp1065:

BB46_258:
	.loc	1 407 1
	cvt.u32.u16	%r4282, %rs3;
	ld.u16 	%rs1270, [%SP+16];
	cvt.u32.u16	%r4283, %rs1270;
	mul.lo.s32 	%r4284, %r4283, 6;
	add.s32 	%r4285, %r4282, %r4284;
	cvt.s64.s32	%rd3910, %r4285;
	shl.b64 	%rd3911, %rd3910, 1;
	mov.u64 	%rd3912, cBoolModel;
	cvta.const.u64 	%rd3913, %rd3912;
	add.s64 	%rd3914, %rd3913, %rd3911;
	ld.u16 	%rs1271, [%rd3914];
	setp.ne.s16	%p254, %rs1271, 0;
	not.pred 	%p255, %p254;
	@%p255 bra 	BB46_260;
	bra.uni 	BB46_259;

BB46_259:
	.loc	1 407 1
tmp1066:
	cvt.ftz.f64.f32	%fd173, %f2194;
	add.f64 	%fd174, %fd173, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f785, %fd174;
	cvt.u32.u16	%r4286, %rs1;
	cvt.u32.u16	%r4287, %rs30;
	mul.lo.s32 	%r4288, %r4286, %r4287;
	ld.u16 	%rs1272, [%SP+42];
	cvt.u32.u16	%r4289, %rs1272;
	mul.lo.s32 	%r4290, %r4289, 28;
	add.s32 	%r4291, %r4288, %r4290;
	cvt.u64.u16	%rd3915, %rs3;
	mov.u64 	%rd3916, cSegToComp;
	cvta.const.u64 	%rd3917, %rd3916;
	shl.b64 	%rd3918, %rd3915, 1;
	add.s64 	%rd3919, %rd3917, %rd3918;
	ld.u16 	%rs1273, [%rd3919];
	cvt.u32.u16	%r4292, %rs1273;
	add.s32 	%r4293, %r4291, %r4292;
	cvt.s64.s32	%rd3920, %r4293;
	shl.b64 	%rd3921, %rd3920, 2;
	add.s64 	%rd3922, %rd13, %rd3921;
	ld.f32 	%f786, [%rd3922];
	cvt.u32.u16	%r4294, %rs1;
	cvt.u32.u16	%r4295, %rs30;
	mul.lo.s32 	%r4296, %r4294, %r4295;
	ld.u16 	%rs1274, [%SP+42];
	cvt.u32.u16	%r4297, %rs1274;
	mul.lo.s32 	%r4298, %r4297, 29;
	add.s32 	%r4299, %r4296, %r4298;
	cvt.u64.u16	%rd3923, %rs3;
	shl.b64 	%rd3924, %rd3923, 1;
	add.s64 	%rd3925, %rd3917, %rd3924;
	ld.u16 	%rs1275, [%rd3925];
	cvt.u32.u16	%r4300, %rs1275;
	add.s32 	%r4301, %r4299, %r4300;
	cvt.s64.s32	%rd3926, %r4301;
	shl.b64 	%rd3927, %rd3926, 2;
	add.s64 	%rd3928, %rd13, %rd3927;
	ld.f32 	%f787, [%rd3928];
	add.u64 	%rd3929, %SP, 856;
	add.u64 	%rd3930, %SP, 868;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3929;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3930;
	.param .b32 param2;
	st.param.f32	[param2+0], %f785;
	.param .b32 param3;
	st.param.f32	[param3+0], %f786;
	.param .b32 param4;
	st.param.f32	[param4+0], %f787;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 140
tmp1067:

BB46_260:
	.loc	1 407 1
	cvt.u32.u16	%r4302, %rs4;
	ld.u16 	%rs1276, [%SP+16];
	cvt.u32.u16	%r4303, %rs1276;
	mul.lo.s32 	%r4304, %r4303, 0;
	add.s32 	%r4305, %r4302, %r4304;
	cvt.s64.s32	%rd3931, %r4305;
	shl.b64 	%rd3932, %rd3931, 1;
	mov.u64 	%rd3933, cBoolModel;
	cvta.const.u64 	%rd3934, %rd3933;
	add.s64 	%rd3935, %rd3934, %rd3932;
	ld.u16 	%rs1277, [%rd3935];
	setp.ne.s16	%p256, %rs1277, 0;
	not.pred 	%p257, %p256;
	@%p257 bra 	BB46_262;
	bra.uni 	BB46_261;

BB46_261:
	.loc	1 407 1
tmp1068:
	cvt.ftz.f64.f32	%fd175, %f2196;
	add.f64 	%fd176, %fd175, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f788, %fd176;
	add.u64 	%rd3936, %SP, 380;
	add.s64 	%rd3937, %rd3936, 4;
	cvt.u32.u16	%r4306, %rs1;
	cvt.u32.u16	%r4307, %rs30;
	mul.lo.s32 	%r4308, %r4306, %r4307;
	ld.u16 	%rs1278, [%SP+42];
	cvt.u32.u16	%r4309, %rs1278;
	mul.lo.s32 	%r4310, %r4309, 0;
	add.s32 	%r4311, %r4308, %r4310;
	cvt.u64.u16	%rd3938, %rs4;
	mov.u64 	%rd3939, cSegToComp;
	cvta.const.u64 	%rd3940, %rd3939;
	shl.b64 	%rd3941, %rd3938, 1;
	add.s64 	%rd3942, %rd3940, %rd3941;
	ld.u16 	%rs1279, [%rd3942];
	cvt.u32.u16	%r4312, %rs1279;
	add.s32 	%r4313, %r4311, %r4312;
	cvt.s64.s32	%rd3943, %r4313;
	shl.b64 	%rd3944, %rd3943, 2;
	add.s64 	%rd3945, %rd13, %rd3944;
	ld.f32 	%f789, [%rd3945];
	cvt.u32.u16	%r4314, %rs1;
	cvt.u32.u16	%r4315, %rs30;
	mul.lo.s32 	%r4316, %r4314, %r4315;
	ld.u16 	%rs1280, [%SP+42];
	cvt.u32.u16	%r4317, %rs1280;
	mul.lo.s32 	%r4318, %r4317, 1;
	add.s32 	%r4319, %r4316, %r4318;
	cvt.u64.u16	%rd3946, %rs4;
	shl.b64 	%rd3947, %rd3946, 1;
	add.s64 	%rd3948, %rd3940, %rd3947;
	ld.u16 	%rs1281, [%rd3948];
	cvt.u32.u16	%r4320, %rs1281;
	add.s32 	%r4321, %r4319, %r4320;
	cvt.s64.s32	%rd3949, %r4321;
	shl.b64 	%rd3950, %rd3949, 2;
	add.s64 	%rd3951, %rd13, %rd3950;
	ld.f32 	%f790, [%rd3951];
	ld.f32 	%f791, [%SP+412];
	add.s64 	%rd3952, %rd3936, 36;
	add.u64 	%rd3953, %SP, 880;
	add.u64 	%rd3954, %SP, 892;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3953;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3954;
	.param .b32 param2;
	st.param.f32	[param2+0], %f788;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3936;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3937;
	.param .b32 param5;
	st.param.f32	[param5+0], %f789;
	.param .b32 param6;
	st.param.f32	[param6+0], %f790;
	.param .b32 param7;
	st.param.f32	[param7+0], %f791;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3952;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 141
tmp1069:

BB46_262:
	.loc	1 407 1
	cvt.u32.u16	%r4322, %rs4;
	ld.u16 	%rs1282, [%SP+16];
	cvt.u32.u16	%r4323, %rs1282;
	mul.lo.s32 	%r4324, %r4323, 1;
	add.s32 	%r4325, %r4322, %r4324;
	cvt.s64.s32	%rd3955, %r4325;
	shl.b64 	%rd3956, %rd3955, 1;
	mov.u64 	%rd3957, cBoolModel;
	cvta.const.u64 	%rd3958, %rd3957;
	add.s64 	%rd3959, %rd3958, %rd3956;
	ld.u16 	%rs1283, [%rd3959];
	setp.ne.s16	%p258, %rs1283, 0;
	not.pred 	%p259, %p258;
	@%p259 bra 	BB46_264;
	bra.uni 	BB46_263;

BB46_263:
	.loc	1 407 1
tmp1070:
	cvt.ftz.f64.f32	%fd177, %f2196;
	add.f64 	%fd178, %fd177, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f792, %fd178;
	add.u64 	%rd3960, %SP, 380;
	add.s64 	%rd3961, %rd3960, 8;
	ld.f32 	%f793, [%SP+416];
	add.s64 	%rd3962, %rd3960, 32;
	add.u64 	%rd3963, %SP, 880;
	add.u64 	%rd3964, %SP, 892;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3963;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3964;
	.param .b32 param2;
	st.param.f32	[param2+0], %f792;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3961;
	.param .b32 param4;
	st.param.f32	[param4+0], %f793;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3962;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 142
tmp1071:

BB46_264:
	.loc	1 407 1
	cvt.u32.u16	%r4326, %rs4;
	ld.u16 	%rs1284, [%SP+16];
	cvt.u32.u16	%r4327, %rs1284;
	mul.lo.s32 	%r4328, %r4327, 2;
	add.s32 	%r4329, %r4326, %r4328;
	cvt.s64.s32	%rd3965, %r4329;
	shl.b64 	%rd3966, %rd3965, 1;
	mov.u64 	%rd3967, cBoolModel;
	cvta.const.u64 	%rd3968, %rd3967;
	add.s64 	%rd3969, %rd3968, %rd3966;
	ld.u16 	%rs1285, [%rd3969];
	setp.ne.s16	%p260, %rs1285, 0;
	not.pred 	%p261, %p260;
	@%p261 bra 	BB46_266;
	bra.uni 	BB46_265;

BB46_265:
	.loc	1 407 1
tmp1072:
	cvt.ftz.f64.f32	%fd179, %f2196;
	add.f64 	%fd180, %fd179, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f794, %fd180;
	add.u64 	%rd3970, %SP, 380;
	add.s64 	%rd3971, %rd3970, 12;
	cvt.u32.u16	%r4330, %rs1;
	cvt.u32.u16	%r4331, %rs30;
	mul.lo.s32 	%r4332, %r4330, %r4331;
	ld.u16 	%rs1286, [%SP+42];
	cvt.u32.u16	%r4333, %rs1286;
	mul.lo.s32 	%r4334, %r4333, 2;
	add.s32 	%r4335, %r4332, %r4334;
	cvt.u64.u16	%rd3972, %rs4;
	mov.u64 	%rd3973, cSegToComp;
	cvta.const.u64 	%rd3974, %rd3973;
	shl.b64 	%rd3975, %rd3972, 1;
	add.s64 	%rd3976, %rd3974, %rd3975;
	ld.u16 	%rs1287, [%rd3976];
	cvt.u32.u16	%r4336, %rs1287;
	add.s32 	%r4337, %r4335, %r4336;
	cvt.s64.s32	%rd3977, %r4337;
	shl.b64 	%rd3978, %rd3977, 2;
	add.s64 	%rd3979, %rd13, %rd3978;
	ld.f32 	%f795, [%rd3979];
	cvt.u32.u16	%r4338, %rs1;
	cvt.u32.u16	%r4339, %rs30;
	mul.lo.s32 	%r4340, %r4338, %r4339;
	ld.u16 	%rs1288, [%SP+42];
	cvt.u32.u16	%r4341, %rs1288;
	mul.lo.s32 	%r4342, %r4341, 3;
	add.s32 	%r4343, %r4340, %r4342;
	cvt.u64.u16	%rd3980, %rs4;
	shl.b64 	%rd3981, %rd3980, 1;
	add.s64 	%rd3982, %rd3974, %rd3981;
	ld.u16 	%rs1289, [%rd3982];
	cvt.u32.u16	%r4344, %rs1289;
	add.s32 	%r4345, %r4343, %r4344;
	cvt.s64.s32	%rd3983, %r4345;
	shl.b64 	%rd3984, %rd3983, 2;
	add.s64 	%rd3985, %rd13, %rd3984;
	ld.f32 	%f796, [%rd3985];
	cvt.u32.u16	%r4346, %rs1;
	cvt.u32.u16	%r4347, %rs30;
	mul.lo.s32 	%r4348, %r4346, %r4347;
	ld.u16 	%rs1290, [%SP+42];
	cvt.u32.u16	%r4349, %rs1290;
	mul.lo.s32 	%r4350, %r4349, 4;
	add.s32 	%r4351, %r4348, %r4350;
	cvt.u64.u16	%rd3986, %rs4;
	shl.b64 	%rd3987, %rd3986, 1;
	add.s64 	%rd3988, %rd3974, %rd3987;
	ld.u16 	%rs1291, [%rd3988];
	cvt.u32.u16	%r4352, %rs1291;
	add.s32 	%r4353, %r4351, %r4352;
	cvt.s64.s32	%rd3989, %r4353;
	shl.b64 	%rd3990, %rd3989, 2;
	add.s64 	%rd3991, %rd13, %rd3990;
	ld.f32 	%f797, [%rd3991];
	cvt.u32.u16	%r4354, %rs1;
	cvt.u32.u16	%r4355, %rs30;
	mul.lo.s32 	%r4356, %r4354, %r4355;
	ld.u16 	%rs1292, [%SP+42];
	cvt.u32.u16	%r4357, %rs1292;
	mul.lo.s32 	%r4358, %r4357, 5;
	add.s32 	%r4359, %r4356, %r4358;
	cvt.u64.u16	%rd3992, %rs4;
	shl.b64 	%rd3993, %rd3992, 1;
	add.s64 	%rd3994, %rd3974, %rd3993;
	ld.u16 	%rs1293, [%rd3994];
	cvt.u32.u16	%r4360, %rs1293;
	add.s32 	%r4361, %r4359, %r4360;
	cvt.s64.s32	%rd3995, %r4361;
	shl.b64 	%rd3996, %rd3995, 2;
	add.s64 	%rd3997, %rd13, %rd3996;
	ld.f32 	%f798, [%rd3997];
	ld.f32 	%f799, [%SP+412];
	add.u64 	%rd3998, %SP, 880;
	add.u64 	%rd3999, %SP, 892;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3998;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3999;
	.param .b32 param2;
	st.param.f32	[param2+0], %f794;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3971;
	.param .b32 param4;
	st.param.f32	[param4+0], %f795;
	.param .b32 param5;
	st.param.f32	[param5+0], %f796;
	.param .b32 param6;
	st.param.f32	[param6+0], %f797;
	.param .b32 param7;
	st.param.f32	[param7+0], %f798;
	.param .b32 param8;
	st.param.f32	[param8+0], %f799;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 143
tmp1073:

BB46_266:
	.loc	1 407 1
	cvt.u32.u16	%r4362, %rs4;
	ld.u16 	%rs1294, [%SP+16];
	cvt.u32.u16	%r4363, %rs1294;
	mul.lo.s32 	%r4364, %r4363, 3;
	add.s32 	%r4365, %r4362, %r4364;
	cvt.s64.s32	%rd4000, %r4365;
	shl.b64 	%rd4001, %rd4000, 1;
	mov.u64 	%rd4002, cBoolModel;
	cvta.const.u64 	%rd4003, %rd4002;
	add.s64 	%rd4004, %rd4003, %rd4001;
	ld.u16 	%rs1295, [%rd4004];
	setp.ne.s16	%p262, %rs1295, 0;
	not.pred 	%p263, %p262;
	@%p263 bra 	BB46_268;
	bra.uni 	BB46_267;

BB46_267:
	.loc	1 407 1
tmp1074:
	cvt.ftz.f64.f32	%fd181, %f2196;
	add.f64 	%fd182, %fd181, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f800, %fd182;
	add.u64 	%rd4005, %SP, 380;
	add.s64 	%rd4006, %rd4005, 16;
	cvt.u32.u16	%r4366, %rs1;
	cvt.u32.u16	%r4367, %rs30;
	mul.lo.s32 	%r4368, %r4366, %r4367;
	ld.u16 	%rs1296, [%SP+42];
	cvt.u32.u16	%r4369, %rs1296;
	mul.lo.s32 	%r4370, %r4369, 6;
	add.s32 	%r4371, %r4368, %r4370;
	cvt.u64.u16	%rd4007, %rs4;
	mov.u64 	%rd4008, cSegToComp;
	cvta.const.u64 	%rd4009, %rd4008;
	shl.b64 	%rd4010, %rd4007, 1;
	add.s64 	%rd4011, %rd4009, %rd4010;
	ld.u16 	%rs1297, [%rd4011];
	cvt.u32.u16	%r4372, %rs1297;
	add.s32 	%r4373, %r4371, %r4372;
	cvt.s64.s32	%rd4012, %r4373;
	shl.b64 	%rd4013, %rd4012, 2;
	add.s64 	%rd4014, %rd13, %rd4013;
	ld.f32 	%f801, [%rd4014];
	cvt.u32.u16	%r4374, %rs1;
	cvt.u32.u16	%r4375, %rs30;
	mul.lo.s32 	%r4376, %r4374, %r4375;
	ld.u16 	%rs1298, [%SP+42];
	cvt.u32.u16	%r4377, %rs1298;
	mul.lo.s32 	%r4378, %r4377, 7;
	add.s32 	%r4379, %r4376, %r4378;
	cvt.u64.u16	%rd4015, %rs4;
	shl.b64 	%rd4016, %rd4015, 1;
	add.s64 	%rd4017, %rd4009, %rd4016;
	ld.u16 	%rs1299, [%rd4017];
	cvt.u32.u16	%r4380, %rs1299;
	add.s32 	%r4381, %r4379, %r4380;
	cvt.s64.s32	%rd4018, %r4381;
	shl.b64 	%rd4019, %rd4018, 2;
	add.s64 	%rd4020, %rd13, %rd4019;
	ld.f32 	%f802, [%rd4020];
	cvt.u32.u16	%r4382, %rs1;
	cvt.u32.u16	%r4383, %rs30;
	mul.lo.s32 	%r4384, %r4382, %r4383;
	ld.u16 	%rs1300, [%SP+42];
	cvt.u32.u16	%r4385, %rs1300;
	mul.lo.s32 	%r4386, %r4385, 8;
	add.s32 	%r4387, %r4384, %r4386;
	cvt.u64.u16	%rd4021, %rs4;
	shl.b64 	%rd4022, %rd4021, 1;
	add.s64 	%rd4023, %rd4009, %rd4022;
	ld.u16 	%rs1301, [%rd4023];
	cvt.u32.u16	%r4388, %rs1301;
	add.s32 	%r4389, %r4387, %r4388;
	cvt.s64.s32	%rd4024, %r4389;
	shl.b64 	%rd4025, %rd4024, 2;
	add.s64 	%rd4026, %rd13, %rd4025;
	ld.f32 	%f803, [%rd4026];
	cvt.u32.u16	%r4390, %rs1;
	cvt.u32.u16	%r4391, %rs30;
	mul.lo.s32 	%r4392, %r4390, %r4391;
	ld.u16 	%rs1302, [%SP+42];
	cvt.u32.u16	%r4393, %rs1302;
	mul.lo.s32 	%r4394, %r4393, 9;
	add.s32 	%r4395, %r4392, %r4394;
	cvt.u64.u16	%rd4027, %rs4;
	shl.b64 	%rd4028, %rd4027, 1;
	add.s64 	%rd4029, %rd4009, %rd4028;
	ld.u16 	%rs1303, [%rd4029];
	cvt.u32.u16	%r4396, %rs1303;
	add.s32 	%r4397, %r4395, %r4396;
	cvt.s64.s32	%rd4030, %r4397;
	shl.b64 	%rd4031, %rd4030, 2;
	add.s64 	%rd4032, %rd13, %rd4031;
	ld.f32 	%f804, [%rd4032];
	cvt.u32.u16	%r4398, %rs1;
	cvt.u32.u16	%r4399, %rs30;
	mul.lo.s32 	%r4400, %r4398, %r4399;
	ld.u16 	%rs1304, [%SP+42];
	cvt.u32.u16	%r4401, %rs1304;
	mul.lo.s32 	%r4402, %r4401, 10;
	add.s32 	%r4403, %r4400, %r4402;
	cvt.u64.u16	%rd4033, %rs4;
	shl.b64 	%rd4034, %rd4033, 1;
	add.s64 	%rd4035, %rd4009, %rd4034;
	ld.u16 	%rs1305, [%rd4035];
	cvt.u32.u16	%r4404, %rs1305;
	add.s32 	%r4405, %r4403, %r4404;
	cvt.s64.s32	%rd4036, %r4405;
	shl.b64 	%rd4037, %rd4036, 2;
	add.s64 	%rd4038, %rd13, %rd4037;
	ld.f32 	%f805, [%rd4038];
	add.u64 	%rd4039, %SP, 880;
	add.u64 	%rd4040, %SP, 892;
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4039;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4040;
	.param .b32 param2;
	st.param.f32	[param2+0], %f800;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4006;
	.param .b32 param4;
	st.param.f32	[param4+0], %f801;
	.param .b32 param5;
	st.param.f32	[param5+0], %f802;
	.param .b32 param6;
	st.param.f32	[param6+0], %f803;
	.param .b32 param7;
	st.param.f32	[param7+0], %f804;
	.param .b32 param8;
	st.param.f32	[param8+0], %f805;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 144
tmp1075:

BB46_268:
	.loc	1 407 1
	cvt.u32.u16	%r4406, %rs4;
	ld.u16 	%rs1306, [%SP+16];
	cvt.u32.u16	%r4407, %rs1306;
	mul.lo.s32 	%r4408, %r4407, 4;
	add.s32 	%r4409, %r4406, %r4408;
	cvt.s64.s32	%rd4041, %r4409;
	shl.b64 	%rd4042, %rd4041, 1;
	mov.u64 	%rd4043, cBoolModel;
	cvta.const.u64 	%rd4044, %rd4043;
	add.s64 	%rd4045, %rd4044, %rd4042;
	ld.u16 	%rs1307, [%rd4045];
	setp.ne.s16	%p264, %rs1307, 0;
	not.pred 	%p265, %p264;
	@%p265 bra 	BB46_270;
	bra.uni 	BB46_269;

BB46_269:
	.loc	1 407 1
tmp1076:
	cvt.ftz.f64.f32	%fd183, %f2196;
	add.f64 	%fd184, %fd183, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f806, %fd184;
	add.u64 	%rd4046, %SP, 380;
	add.s64 	%rd4047, %rd4046, 20;
	cvt.u32.u16	%r4410, %rs1;
	cvt.u32.u16	%r4411, %rs30;
	mul.lo.s32 	%r4412, %r4410, %r4411;
	ld.u16 	%rs1308, [%SP+42];
	cvt.u32.u16	%r4413, %rs1308;
	mul.lo.s32 	%r4414, %r4413, 11;
	add.s32 	%r4415, %r4412, %r4414;
	cvt.u64.u16	%rd4048, %rs4;
	mov.u64 	%rd4049, cSegToComp;
	cvta.const.u64 	%rd4050, %rd4049;
	shl.b64 	%rd4051, %rd4048, 1;
	add.s64 	%rd4052, %rd4050, %rd4051;
	ld.u16 	%rs1309, [%rd4052];
	cvt.u32.u16	%r4416, %rs1309;
	add.s32 	%r4417, %r4415, %r4416;
	cvt.s64.s32	%rd4053, %r4417;
	shl.b64 	%rd4054, %rd4053, 2;
	add.s64 	%rd4055, %rd13, %rd4054;
	ld.f32 	%f807, [%rd4055];
	cvt.u32.u16	%r4418, %rs1;
	cvt.u32.u16	%r4419, %rs30;
	mul.lo.s32 	%r4420, %r4418, %r4419;
	ld.u16 	%rs1310, [%SP+42];
	cvt.u32.u16	%r4421, %rs1310;
	mul.lo.s32 	%r4422, %r4421, 12;
	add.s32 	%r4423, %r4420, %r4422;
	cvt.u64.u16	%rd4056, %rs4;
	shl.b64 	%rd4057, %rd4056, 1;
	add.s64 	%rd4058, %rd4050, %rd4057;
	ld.u16 	%rs1311, [%rd4058];
	cvt.u32.u16	%r4424, %rs1311;
	add.s32 	%r4425, %r4423, %r4424;
	cvt.s64.s32	%rd4059, %r4425;
	shl.b64 	%rd4060, %rd4059, 2;
	add.s64 	%rd4061, %rd13, %rd4060;
	ld.f32 	%f808, [%rd4061];
	cvt.u32.u16	%r4426, %rs1;
	cvt.u32.u16	%r4427, %rs30;
	mul.lo.s32 	%r4428, %r4426, %r4427;
	ld.u16 	%rs1312, [%SP+42];
	cvt.u32.u16	%r4429, %rs1312;
	mul.lo.s32 	%r4430, %r4429, 13;
	add.s32 	%r4431, %r4428, %r4430;
	cvt.u64.u16	%rd4062, %rs4;
	shl.b64 	%rd4063, %rd4062, 1;
	add.s64 	%rd4064, %rd4050, %rd4063;
	ld.u16 	%rs1313, [%rd4064];
	cvt.u32.u16	%r4432, %rs1313;
	add.s32 	%r4433, %r4431, %r4432;
	cvt.s64.s32	%rd4065, %r4433;
	shl.b64 	%rd4066, %rd4065, 2;
	add.s64 	%rd4067, %rd13, %rd4066;
	ld.f32 	%f809, [%rd4067];
	cvt.u32.u16	%r4434, %rs1;
	cvt.u32.u16	%r4435, %rs30;
	mul.lo.s32 	%r4436, %r4434, %r4435;
	ld.u16 	%rs1314, [%SP+42];
	cvt.u32.u16	%r4437, %rs1314;
	mul.lo.s32 	%r4438, %r4437, 14;
	add.s32 	%r4439, %r4436, %r4438;
	cvt.u64.u16	%rd4068, %rs4;
	shl.b64 	%rd4069, %rd4068, 1;
	add.s64 	%rd4070, %rd4050, %rd4069;
	ld.u16 	%rs1315, [%rd4070];
	cvt.u32.u16	%r4440, %rs1315;
	add.s32 	%r4441, %r4439, %r4440;
	cvt.s64.s32	%rd4071, %r4441;
	shl.b64 	%rd4072, %rd4071, 2;
	add.s64 	%rd4073, %rd13, %rd4072;
	ld.f32 	%f810, [%rd4073];
	cvt.u32.u16	%r4442, %rs1;
	cvt.u32.u16	%r4443, %rs30;
	mul.lo.s32 	%r4444, %r4442, %r4443;
	ld.u16 	%rs1316, [%SP+42];
	cvt.u32.u16	%r4445, %rs1316;
	mul.lo.s32 	%r4446, %r4445, 15;
	add.s32 	%r4447, %r4444, %r4446;
	cvt.u64.u16	%rd4074, %rs4;
	shl.b64 	%rd4075, %rd4074, 1;
	add.s64 	%rd4076, %rd4050, %rd4075;
	ld.u16 	%rs1317, [%rd4076];
	cvt.u32.u16	%r4448, %rs1317;
	add.s32 	%r4449, %r4447, %r4448;
	cvt.s64.s32	%rd4077, %r4449;
	shl.b64 	%rd4078, %rd4077, 2;
	add.s64 	%rd4079, %rd13, %rd4078;
	ld.f32 	%f811, [%rd4079];
	add.u64 	%rd4080, %SP, 880;
	add.u64 	%rd4081, %SP, 892;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4080;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4081;
	.param .b32 param2;
	st.param.f32	[param2+0], %f806;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4047;
	.param .b32 param4;
	st.param.f32	[param4+0], %f807;
	.param .b32 param5;
	st.param.f32	[param5+0], %f808;
	.param .b32 param6;
	st.param.f32	[param6+0], %f809;
	.param .b32 param7;
	st.param.f32	[param7+0], %f810;
	.param .b32 param8;
	st.param.f32	[param8+0], %f811;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 145
tmp1077:

BB46_270:
	.loc	1 407 1
	cvt.u32.u16	%r4450, %rs4;
	ld.u16 	%rs1318, [%SP+16];
	cvt.u32.u16	%r4451, %rs1318;
	mul.lo.s32 	%r4452, %r4451, 5;
	add.s32 	%r4453, %r4450, %r4452;
	cvt.s64.s32	%rd4082, %r4453;
	shl.b64 	%rd4083, %rd4082, 1;
	mov.u64 	%rd4084, cBoolModel;
	cvta.const.u64 	%rd4085, %rd4084;
	add.s64 	%rd4086, %rd4085, %rd4083;
	ld.u16 	%rs1319, [%rd4086];
	setp.ne.s16	%p266, %rs1319, 0;
	not.pred 	%p267, %p266;
	@%p267 bra 	BB46_272;
	bra.uni 	BB46_271;

BB46_271:
	.loc	1 407 1
tmp1078:
	cvt.ftz.f64.f32	%fd185, %f2196;
	add.f64 	%fd186, %fd185, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f812, %fd186;
	add.u64 	%rd4087, %SP, 380;
	add.s64 	%rd4088, %rd4087, 24;
	add.s64 	%rd4089, %rd4087, 28;
	cvt.u32.u16	%r4454, %rs1;
	cvt.u32.u16	%r4455, %rs30;
	mul.lo.s32 	%r4456, %r4454, %r4455;
	ld.u16 	%rs1320, [%SP+42];
	cvt.u32.u16	%r4457, %rs1320;
	mul.lo.s32 	%r4458, %r4457, 16;
	add.s32 	%r4459, %r4456, %r4458;
	cvt.u64.u16	%rd4090, %rs4;
	mov.u64 	%rd4091, cSegToComp;
	cvta.const.u64 	%rd4092, %rd4091;
	shl.b64 	%rd4093, %rd4090, 1;
	add.s64 	%rd4094, %rd4092, %rd4093;
	ld.u16 	%rs1321, [%rd4094];
	cvt.u32.u16	%r4460, %rs1321;
	add.s32 	%r4461, %r4459, %r4460;
	cvt.s64.s32	%rd4095, %r4461;
	shl.b64 	%rd4096, %rd4095, 2;
	add.s64 	%rd4097, %rd13, %rd4096;
	ld.f32 	%f813, [%rd4097];
	cvt.u32.u16	%r4462, %rs1;
	cvt.u32.u16	%r4463, %rs30;
	mul.lo.s32 	%r4464, %r4462, %r4463;
	ld.u16 	%rs1322, [%SP+42];
	cvt.u32.u16	%r4465, %rs1322;
	mul.lo.s32 	%r4466, %r4465, 17;
	add.s32 	%r4467, %r4464, %r4466;
	cvt.u64.u16	%rd4098, %rs4;
	shl.b64 	%rd4099, %rd4098, 1;
	add.s64 	%rd4100, %rd4092, %rd4099;
	ld.u16 	%rs1323, [%rd4100];
	cvt.u32.u16	%r4468, %rs1323;
	add.s32 	%r4469, %r4467, %r4468;
	cvt.s64.s32	%rd4101, %r4469;
	shl.b64 	%rd4102, %rd4101, 2;
	add.s64 	%rd4103, %rd13, %rd4102;
	ld.f32 	%f814, [%rd4103];
	cvt.u32.u16	%r4470, %rs1;
	cvt.u32.u16	%r4471, %rs30;
	mul.lo.s32 	%r4472, %r4470, %r4471;
	ld.u16 	%rs1324, [%SP+42];
	cvt.u32.u16	%r4473, %rs1324;
	mul.lo.s32 	%r4474, %r4473, 18;
	add.s32 	%r4475, %r4472, %r4474;
	cvt.u64.u16	%rd4104, %rs4;
	shl.b64 	%rd4105, %rd4104, 1;
	add.s64 	%rd4106, %rd4092, %rd4105;
	ld.u16 	%rs1325, [%rd4106];
	cvt.u32.u16	%r4476, %rs1325;
	add.s32 	%r4477, %r4475, %r4476;
	cvt.s64.s32	%rd4107, %r4477;
	shl.b64 	%rd4108, %rd4107, 2;
	add.s64 	%rd4109, %rd13, %rd4108;
	ld.f32 	%f815, [%rd4109];
	cvt.u32.u16	%r4478, %rs1;
	cvt.u32.u16	%r4479, %rs30;
	mul.lo.s32 	%r4480, %r4478, %r4479;
	ld.u16 	%rs1326, [%SP+42];
	cvt.u32.u16	%r4481, %rs1326;
	mul.lo.s32 	%r4482, %r4481, 19;
	add.s32 	%r4483, %r4480, %r4482;
	cvt.u64.u16	%rd4110, %rs4;
	shl.b64 	%rd4111, %rd4110, 1;
	add.s64 	%rd4112, %rd4092, %rd4111;
	ld.u16 	%rs1327, [%rd4112];
	cvt.u32.u16	%r4484, %rs1327;
	add.s32 	%r4485, %r4483, %r4484;
	cvt.s64.s32	%rd4113, %r4485;
	shl.b64 	%rd4114, %rd4113, 2;
	add.s64 	%rd4115, %rd13, %rd4114;
	ld.f32 	%f816, [%rd4115];
	cvt.u32.u16	%r4486, %rs1;
	cvt.u32.u16	%r4487, %rs30;
	mul.lo.s32 	%r4488, %r4486, %r4487;
	ld.u16 	%rs1328, [%SP+42];
	cvt.u32.u16	%r4489, %rs1328;
	mul.lo.s32 	%r4490, %r4489, 20;
	add.s32 	%r4491, %r4488, %r4490;
	cvt.u64.u16	%rd4116, %rs4;
	shl.b64 	%rd4117, %rd4116, 1;
	add.s64 	%rd4118, %rd4092, %rd4117;
	ld.u16 	%rs1329, [%rd4118];
	cvt.u32.u16	%r4492, %rs1329;
	add.s32 	%r4493, %r4491, %r4492;
	cvt.s64.s32	%rd4119, %r4493;
	shl.b64 	%rd4120, %rd4119, 2;
	add.s64 	%rd4121, %rd13, %rd4120;
	ld.f32 	%f817, [%rd4121];
	cvt.u32.u16	%r4494, %rs1;
	cvt.u32.u16	%r4495, %rs30;
	mul.lo.s32 	%r4496, %r4494, %r4495;
	ld.u16 	%rs1330, [%SP+42];
	cvt.u32.u16	%r4497, %rs1330;
	mul.lo.s32 	%r4498, %r4497, 21;
	add.s32 	%r4499, %r4496, %r4498;
	cvt.u64.u16	%rd4122, %rs4;
	shl.b64 	%rd4123, %rd4122, 1;
	add.s64 	%rd4124, %rd4092, %rd4123;
	ld.u16 	%rs1331, [%rd4124];
	cvt.u32.u16	%r4500, %rs1331;
	add.s32 	%r4501, %r4499, %r4500;
	cvt.s64.s32	%rd4125, %r4501;
	shl.b64 	%rd4126, %rd4125, 2;
	add.s64 	%rd4127, %rd13, %rd4126;
	ld.f32 	%f818, [%rd4127];
	cvt.u32.u16	%r4502, %rs1;
	cvt.u32.u16	%r4503, %rs30;
	mul.lo.s32 	%r4504, %r4502, %r4503;
	ld.u16 	%rs1332, [%SP+42];
	cvt.u32.u16	%r4505, %rs1332;
	mul.lo.s32 	%r4506, %r4505, 22;
	add.s32 	%r4507, %r4504, %r4506;
	cvt.u64.u16	%rd4128, %rs4;
	shl.b64 	%rd4129, %rd4128, 1;
	add.s64 	%rd4130, %rd4092, %rd4129;
	ld.u16 	%rs1333, [%rd4130];
	cvt.u32.u16	%r4508, %rs1333;
	add.s32 	%r4509, %r4507, %r4508;
	cvt.s64.s32	%rd4131, %r4509;
	shl.b64 	%rd4132, %rd4131, 2;
	add.s64 	%rd4133, %rd13, %rd4132;
	ld.f32 	%f819, [%rd4133];
	cvt.u32.u16	%r4510, %rs1;
	cvt.u32.u16	%r4511, %rs30;
	mul.lo.s32 	%r4512, %r4510, %r4511;
	ld.u16 	%rs1334, [%SP+42];
	cvt.u32.u16	%r4513, %rs1334;
	mul.lo.s32 	%r4514, %r4513, 23;
	add.s32 	%r4515, %r4512, %r4514;
	cvt.u64.u16	%rd4134, %rs4;
	shl.b64 	%rd4135, %rd4134, 1;
	add.s64 	%rd4136, %rd4092, %rd4135;
	ld.u16 	%rs1335, [%rd4136];
	cvt.u32.u16	%r4516, %rs1335;
	add.s32 	%r4517, %r4515, %r4516;
	cvt.s64.s32	%rd4137, %r4517;
	shl.b64 	%rd4138, %rd4137, 2;
	add.s64 	%rd4139, %rd13, %rd4138;
	ld.f32 	%f820, [%rd4139];
	cvt.u32.u16	%r4518, %rs1;
	cvt.u32.u16	%r4519, %rs30;
	mul.lo.s32 	%r4520, %r4518, %r4519;
	ld.u16 	%rs1336, [%SP+42];
	cvt.u32.u16	%r4521, %rs1336;
	mul.lo.s32 	%r4522, %r4521, 24;
	add.s32 	%r4523, %r4520, %r4522;
	cvt.u64.u16	%rd4140, %rs4;
	shl.b64 	%rd4141, %rd4140, 1;
	add.s64 	%rd4142, %rd4092, %rd4141;
	ld.u16 	%rs1337, [%rd4142];
	cvt.u32.u16	%r4524, %rs1337;
	add.s32 	%r4525, %r4523, %r4524;
	cvt.s64.s32	%rd4143, %r4525;
	shl.b64 	%rd4144, %rd4143, 2;
	add.s64 	%rd4145, %rd13, %rd4144;
	ld.f32 	%f821, [%rd4145];
	cvt.u32.u16	%r4526, %rs1;
	cvt.u32.u16	%r4527, %rs30;
	mul.lo.s32 	%r4528, %r4526, %r4527;
	ld.u16 	%rs1338, [%SP+42];
	cvt.u32.u16	%r4529, %rs1338;
	mul.lo.s32 	%r4530, %r4529, 25;
	add.s32 	%r4531, %r4528, %r4530;
	cvt.u64.u16	%rd4146, %rs4;
	shl.b64 	%rd4147, %rd4146, 1;
	add.s64 	%rd4148, %rd4092, %rd4147;
	ld.u16 	%rs1339, [%rd4148];
	cvt.u32.u16	%r4532, %rs1339;
	add.s32 	%r4533, %r4531, %r4532;
	cvt.s64.s32	%rd4149, %r4533;
	shl.b64 	%rd4150, %rd4149, 2;
	add.s64 	%rd4151, %rd13, %rd4150;
	ld.f32 	%f822, [%rd4151];
	cvt.u32.u16	%r4534, %rs1;
	cvt.u32.u16	%r4535, %rs30;
	mul.lo.s32 	%r4536, %r4534, %r4535;
	ld.u16 	%rs1340, [%SP+42];
	cvt.u32.u16	%r4537, %rs1340;
	mul.lo.s32 	%r4538, %r4537, 26;
	add.s32 	%r4539, %r4536, %r4538;
	cvt.u64.u16	%rd4152, %rs4;
	shl.b64 	%rd4153, %rd4152, 1;
	add.s64 	%rd4154, %rd4092, %rd4153;
	ld.u16 	%rs1341, [%rd4154];
	cvt.u32.u16	%r4540, %rs1341;
	add.s32 	%r4541, %r4539, %r4540;
	cvt.s64.s32	%rd4155, %r4541;
	shl.b64 	%rd4156, %rd4155, 2;
	add.s64 	%rd4157, %rd13, %rd4156;
	ld.f32 	%f823, [%rd4157];
	cvt.u32.u16	%r4542, %rs1;
	cvt.u32.u16	%r4543, %rs30;
	mul.lo.s32 	%r4544, %r4542, %r4543;
	ld.u16 	%rs1342, [%SP+42];
	cvt.u32.u16	%r4545, %rs1342;
	mul.lo.s32 	%r4546, %r4545, 27;
	add.s32 	%r4547, %r4544, %r4546;
	cvt.u64.u16	%rd4158, %rs4;
	shl.b64 	%rd4159, %rd4158, 1;
	add.s64 	%rd4160, %rd4092, %rd4159;
	ld.u16 	%rs1343, [%rd4160];
	cvt.u32.u16	%r4548, %rs1343;
	add.s32 	%r4549, %r4547, %r4548;
	cvt.s64.s32	%rd4161, %r4549;
	shl.b64 	%rd4162, %rd4161, 2;
	add.s64 	%rd4163, %rd13, %rd4162;
	ld.f32 	%f824, [%rd4163];
	add.u64 	%rd4164, %SP, 880;
	add.u64 	%rd4165, %SP, 892;
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4164;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4165;
	.param .b32 param2;
	st.param.f32	[param2+0], %f812;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4088;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4089;
	.param .b32 param5;
	st.param.f32	[param5+0], %f813;
	.param .b32 param6;
	st.param.f32	[param6+0], %f814;
	.param .b32 param7;
	st.param.f32	[param7+0], %f815;
	.param .b32 param8;
	st.param.f32	[param8+0], %f816;
	.param .b32 param9;
	st.param.f32	[param9+0], %f817;
	.param .b32 param10;
	st.param.f32	[param10+0], %f818;
	.param .b32 param11;
	st.param.f32	[param11+0], %f819;
	.param .b32 param12;
	st.param.f32	[param12+0], %f820;
	.param .b32 param13;
	st.param.f32	[param13+0], %f821;
	.param .b32 param14;
	st.param.f32	[param14+0], %f822;
	.param .b32 param15;
	st.param.f32	[param15+0], %f823;
	.param .b32 param16;
	st.param.f32	[param16+0], %f824;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 146
tmp1079:

BB46_272:
	.loc	1 407 1
	cvt.u32.u16	%r4550, %rs4;
	ld.u16 	%rs1344, [%SP+16];
	cvt.u32.u16	%r4551, %rs1344;
	mul.lo.s32 	%r4552, %r4551, 6;
	add.s32 	%r4553, %r4550, %r4552;
	cvt.s64.s32	%rd4166, %r4553;
	shl.b64 	%rd4167, %rd4166, 1;
	mov.u64 	%rd4168, cBoolModel;
	cvta.const.u64 	%rd4169, %rd4168;
	add.s64 	%rd4170, %rd4169, %rd4167;
	ld.u16 	%rs1345, [%rd4170];
	setp.ne.s16	%p268, %rs1345, 0;
	not.pred 	%p269, %p268;
	@%p269 bra 	BB46_274;
	bra.uni 	BB46_273;

BB46_273:
	.loc	1 407 1
tmp1080:
	cvt.ftz.f64.f32	%fd187, %f2196;
	add.f64 	%fd188, %fd187, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f825, %fd188;
	cvt.u32.u16	%r4554, %rs1;
	cvt.u32.u16	%r4555, %rs30;
	mul.lo.s32 	%r4556, %r4554, %r4555;
	ld.u16 	%rs1346, [%SP+42];
	cvt.u32.u16	%r4557, %rs1346;
	mul.lo.s32 	%r4558, %r4557, 28;
	add.s32 	%r4559, %r4556, %r4558;
	cvt.u64.u16	%rd4171, %rs4;
	mov.u64 	%rd4172, cSegToComp;
	cvta.const.u64 	%rd4173, %rd4172;
	shl.b64 	%rd4174, %rd4171, 1;
	add.s64 	%rd4175, %rd4173, %rd4174;
	ld.u16 	%rs1347, [%rd4175];
	cvt.u32.u16	%r4560, %rs1347;
	add.s32 	%r4561, %r4559, %r4560;
	cvt.s64.s32	%rd4176, %r4561;
	shl.b64 	%rd4177, %rd4176, 2;
	add.s64 	%rd4178, %rd13, %rd4177;
	ld.f32 	%f826, [%rd4178];
	cvt.u32.u16	%r4562, %rs1;
	cvt.u32.u16	%r4563, %rs30;
	mul.lo.s32 	%r4564, %r4562, %r4563;
	ld.u16 	%rs1348, [%SP+42];
	cvt.u32.u16	%r4565, %rs1348;
	mul.lo.s32 	%r4566, %r4565, 29;
	add.s32 	%r4567, %r4564, %r4566;
	cvt.u64.u16	%rd4179, %rs4;
	shl.b64 	%rd4180, %rd4179, 1;
	add.s64 	%rd4181, %rd4173, %rd4180;
	ld.u16 	%rs1349, [%rd4181];
	cvt.u32.u16	%r4568, %rs1349;
	add.s32 	%r4569, %r4567, %r4568;
	cvt.s64.s32	%rd4182, %r4569;
	shl.b64 	%rd4183, %rd4182, 2;
	add.s64 	%rd4184, %rd13, %rd4183;
	ld.f32 	%f827, [%rd4184];
	add.u64 	%rd4185, %SP, 880;
	add.u64 	%rd4186, %SP, 892;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4185;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4186;
	.param .b32 param2;
	st.param.f32	[param2+0], %f825;
	.param .b32 param3;
	st.param.f32	[param3+0], %f826;
	.param .b32 param4;
	st.param.f32	[param4+0], %f827;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 147
tmp1081:

BB46_274:
	.loc	1 407 1
	cvt.u32.u16	%r4570, %rs5;
	ld.u16 	%rs1350, [%SP+16];
	cvt.u32.u16	%r4571, %rs1350;
	mul.lo.s32 	%r4572, %r4571, 0;
	add.s32 	%r4573, %r4570, %r4572;
	cvt.s64.s32	%rd4187, %r4573;
	shl.b64 	%rd4188, %rd4187, 1;
	mov.u64 	%rd4189, cBoolModel;
	cvta.const.u64 	%rd4190, %rd4189;
	add.s64 	%rd4191, %rd4190, %rd4188;
	ld.u16 	%rs1351, [%rd4191];
	setp.ne.s16	%p270, %rs1351, 0;
	not.pred 	%p271, %p270;
	@%p271 bra 	BB46_276;
	bra.uni 	BB46_275;

BB46_275:
	.loc	1 407 1
tmp1082:
	cvt.ftz.f64.f32	%fd189, %f2198;
	add.f64 	%fd190, %fd189, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f828, %fd190;
	add.u64 	%rd4192, %SP, 420;
	add.s64 	%rd4193, %rd4192, 4;
	cvt.u32.u16	%r4574, %rs1;
	cvt.u32.u16	%r4575, %rs30;
	mul.lo.s32 	%r4576, %r4574, %r4575;
	ld.u16 	%rs1352, [%SP+42];
	cvt.u32.u16	%r4577, %rs1352;
	mul.lo.s32 	%r4578, %r4577, 0;
	add.s32 	%r4579, %r4576, %r4578;
	cvt.u64.u16	%rd4194, %rs5;
	mov.u64 	%rd4195, cSegToComp;
	cvta.const.u64 	%rd4196, %rd4195;
	shl.b64 	%rd4197, %rd4194, 1;
	add.s64 	%rd4198, %rd4196, %rd4197;
	ld.u16 	%rs1353, [%rd4198];
	cvt.u32.u16	%r4580, %rs1353;
	add.s32 	%r4581, %r4579, %r4580;
	cvt.s64.s32	%rd4199, %r4581;
	shl.b64 	%rd4200, %rd4199, 2;
	add.s64 	%rd4201, %rd13, %rd4200;
	ld.f32 	%f829, [%rd4201];
	cvt.u32.u16	%r4582, %rs1;
	cvt.u32.u16	%r4583, %rs30;
	mul.lo.s32 	%r4584, %r4582, %r4583;
	ld.u16 	%rs1354, [%SP+42];
	cvt.u32.u16	%r4585, %rs1354;
	mul.lo.s32 	%r4586, %r4585, 1;
	add.s32 	%r4587, %r4584, %r4586;
	cvt.u64.u16	%rd4202, %rs5;
	shl.b64 	%rd4203, %rd4202, 1;
	add.s64 	%rd4204, %rd4196, %rd4203;
	ld.u16 	%rs1355, [%rd4204];
	cvt.u32.u16	%r4588, %rs1355;
	add.s32 	%r4589, %r4587, %r4588;
	cvt.s64.s32	%rd4205, %r4589;
	shl.b64 	%rd4206, %rd4205, 2;
	add.s64 	%rd4207, %rd13, %rd4206;
	ld.f32 	%f830, [%rd4207];
	ld.f32 	%f831, [%SP+452];
	add.s64 	%rd4208, %rd4192, 36;
	add.u64 	%rd4209, %SP, 904;
	add.u64 	%rd4210, %SP, 916;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4209;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4210;
	.param .b32 param2;
	st.param.f32	[param2+0], %f828;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4192;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4193;
	.param .b32 param5;
	st.param.f32	[param5+0], %f829;
	.param .b32 param6;
	st.param.f32	[param6+0], %f830;
	.param .b32 param7;
	st.param.f32	[param7+0], %f831;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4208;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 148
tmp1083:

BB46_276:
	.loc	1 407 1
	cvt.u32.u16	%r4590, %rs5;
	ld.u16 	%rs1356, [%SP+16];
	cvt.u32.u16	%r4591, %rs1356;
	mul.lo.s32 	%r4592, %r4591, 1;
	add.s32 	%r4593, %r4590, %r4592;
	cvt.s64.s32	%rd4211, %r4593;
	shl.b64 	%rd4212, %rd4211, 1;
	mov.u64 	%rd4213, cBoolModel;
	cvta.const.u64 	%rd4214, %rd4213;
	add.s64 	%rd4215, %rd4214, %rd4212;
	ld.u16 	%rs1357, [%rd4215];
	setp.ne.s16	%p272, %rs1357, 0;
	not.pred 	%p273, %p272;
	@%p273 bra 	BB46_278;
	bra.uni 	BB46_277;

BB46_277:
	.loc	1 407 1
tmp1084:
	cvt.ftz.f64.f32	%fd191, %f2198;
	add.f64 	%fd192, %fd191, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f832, %fd192;
	add.u64 	%rd4216, %SP, 420;
	add.s64 	%rd4217, %rd4216, 8;
	ld.f32 	%f833, [%SP+456];
	add.s64 	%rd4218, %rd4216, 32;
	add.u64 	%rd4219, %SP, 904;
	add.u64 	%rd4220, %SP, 916;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4219;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4220;
	.param .b32 param2;
	st.param.f32	[param2+0], %f832;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4217;
	.param .b32 param4;
	st.param.f32	[param4+0], %f833;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4218;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 149
tmp1085:

BB46_278:
	.loc	1 407 1
	cvt.u32.u16	%r4594, %rs5;
	ld.u16 	%rs1358, [%SP+16];
	cvt.u32.u16	%r4595, %rs1358;
	mul.lo.s32 	%r4596, %r4595, 2;
	add.s32 	%r4597, %r4594, %r4596;
	cvt.s64.s32	%rd4221, %r4597;
	shl.b64 	%rd4222, %rd4221, 1;
	mov.u64 	%rd4223, cBoolModel;
	cvta.const.u64 	%rd4224, %rd4223;
	add.s64 	%rd4225, %rd4224, %rd4222;
	ld.u16 	%rs1359, [%rd4225];
	setp.ne.s16	%p274, %rs1359, 0;
	not.pred 	%p275, %p274;
	@%p275 bra 	BB46_280;
	bra.uni 	BB46_279;

BB46_279:
	.loc	1 407 1
tmp1086:
	cvt.ftz.f64.f32	%fd193, %f2198;
	add.f64 	%fd194, %fd193, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f834, %fd194;
	add.u64 	%rd4226, %SP, 420;
	add.s64 	%rd4227, %rd4226, 12;
	cvt.u32.u16	%r4598, %rs1;
	cvt.u32.u16	%r4599, %rs30;
	mul.lo.s32 	%r4600, %r4598, %r4599;
	ld.u16 	%rs1360, [%SP+42];
	cvt.u32.u16	%r4601, %rs1360;
	mul.lo.s32 	%r4602, %r4601, 2;
	add.s32 	%r4603, %r4600, %r4602;
	cvt.u64.u16	%rd4228, %rs5;
	mov.u64 	%rd4229, cSegToComp;
	cvta.const.u64 	%rd4230, %rd4229;
	shl.b64 	%rd4231, %rd4228, 1;
	add.s64 	%rd4232, %rd4230, %rd4231;
	ld.u16 	%rs1361, [%rd4232];
	cvt.u32.u16	%r4604, %rs1361;
	add.s32 	%r4605, %r4603, %r4604;
	cvt.s64.s32	%rd4233, %r4605;
	shl.b64 	%rd4234, %rd4233, 2;
	add.s64 	%rd4235, %rd13, %rd4234;
	ld.f32 	%f835, [%rd4235];
	cvt.u32.u16	%r4606, %rs1;
	cvt.u32.u16	%r4607, %rs30;
	mul.lo.s32 	%r4608, %r4606, %r4607;
	ld.u16 	%rs1362, [%SP+42];
	cvt.u32.u16	%r4609, %rs1362;
	mul.lo.s32 	%r4610, %r4609, 3;
	add.s32 	%r4611, %r4608, %r4610;
	cvt.u64.u16	%rd4236, %rs5;
	shl.b64 	%rd4237, %rd4236, 1;
	add.s64 	%rd4238, %rd4230, %rd4237;
	ld.u16 	%rs1363, [%rd4238];
	cvt.u32.u16	%r4612, %rs1363;
	add.s32 	%r4613, %r4611, %r4612;
	cvt.s64.s32	%rd4239, %r4613;
	shl.b64 	%rd4240, %rd4239, 2;
	add.s64 	%rd4241, %rd13, %rd4240;
	ld.f32 	%f836, [%rd4241];
	cvt.u32.u16	%r4614, %rs1;
	cvt.u32.u16	%r4615, %rs30;
	mul.lo.s32 	%r4616, %r4614, %r4615;
	ld.u16 	%rs1364, [%SP+42];
	cvt.u32.u16	%r4617, %rs1364;
	mul.lo.s32 	%r4618, %r4617, 4;
	add.s32 	%r4619, %r4616, %r4618;
	cvt.u64.u16	%rd4242, %rs5;
	shl.b64 	%rd4243, %rd4242, 1;
	add.s64 	%rd4244, %rd4230, %rd4243;
	ld.u16 	%rs1365, [%rd4244];
	cvt.u32.u16	%r4620, %rs1365;
	add.s32 	%r4621, %r4619, %r4620;
	cvt.s64.s32	%rd4245, %r4621;
	shl.b64 	%rd4246, %rd4245, 2;
	add.s64 	%rd4247, %rd13, %rd4246;
	ld.f32 	%f837, [%rd4247];
	cvt.u32.u16	%r4622, %rs1;
	cvt.u32.u16	%r4623, %rs30;
	mul.lo.s32 	%r4624, %r4622, %r4623;
	ld.u16 	%rs1366, [%SP+42];
	cvt.u32.u16	%r4625, %rs1366;
	mul.lo.s32 	%r4626, %r4625, 5;
	add.s32 	%r4627, %r4624, %r4626;
	cvt.u64.u16	%rd4248, %rs5;
	shl.b64 	%rd4249, %rd4248, 1;
	add.s64 	%rd4250, %rd4230, %rd4249;
	ld.u16 	%rs1367, [%rd4250];
	cvt.u32.u16	%r4628, %rs1367;
	add.s32 	%r4629, %r4627, %r4628;
	cvt.s64.s32	%rd4251, %r4629;
	shl.b64 	%rd4252, %rd4251, 2;
	add.s64 	%rd4253, %rd13, %rd4252;
	ld.f32 	%f838, [%rd4253];
	ld.f32 	%f839, [%SP+452];
	add.u64 	%rd4254, %SP, 904;
	add.u64 	%rd4255, %SP, 916;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4254;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4255;
	.param .b32 param2;
	st.param.f32	[param2+0], %f834;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4227;
	.param .b32 param4;
	st.param.f32	[param4+0], %f835;
	.param .b32 param5;
	st.param.f32	[param5+0], %f836;
	.param .b32 param6;
	st.param.f32	[param6+0], %f837;
	.param .b32 param7;
	st.param.f32	[param7+0], %f838;
	.param .b32 param8;
	st.param.f32	[param8+0], %f839;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 150
tmp1087:

BB46_280:
	.loc	1 407 1
	cvt.u32.u16	%r4630, %rs5;
	ld.u16 	%rs1368, [%SP+16];
	cvt.u32.u16	%r4631, %rs1368;
	mul.lo.s32 	%r4632, %r4631, 3;
	add.s32 	%r4633, %r4630, %r4632;
	cvt.s64.s32	%rd4256, %r4633;
	shl.b64 	%rd4257, %rd4256, 1;
	mov.u64 	%rd4258, cBoolModel;
	cvta.const.u64 	%rd4259, %rd4258;
	add.s64 	%rd4260, %rd4259, %rd4257;
	ld.u16 	%rs1369, [%rd4260];
	setp.ne.s16	%p276, %rs1369, 0;
	not.pred 	%p277, %p276;
	@%p277 bra 	BB46_282;
	bra.uni 	BB46_281;

BB46_281:
	.loc	1 407 1
tmp1088:
	cvt.ftz.f64.f32	%fd195, %f2198;
	add.f64 	%fd196, %fd195, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f840, %fd196;
	add.u64 	%rd4261, %SP, 420;
	add.s64 	%rd4262, %rd4261, 16;
	cvt.u32.u16	%r4634, %rs1;
	cvt.u32.u16	%r4635, %rs30;
	mul.lo.s32 	%r4636, %r4634, %r4635;
	ld.u16 	%rs1370, [%SP+42];
	cvt.u32.u16	%r4637, %rs1370;
	mul.lo.s32 	%r4638, %r4637, 6;
	add.s32 	%r4639, %r4636, %r4638;
	cvt.u64.u16	%rd4263, %rs5;
	mov.u64 	%rd4264, cSegToComp;
	cvta.const.u64 	%rd4265, %rd4264;
	shl.b64 	%rd4266, %rd4263, 1;
	add.s64 	%rd4267, %rd4265, %rd4266;
	ld.u16 	%rs1371, [%rd4267];
	cvt.u32.u16	%r4640, %rs1371;
	add.s32 	%r4641, %r4639, %r4640;
	cvt.s64.s32	%rd4268, %r4641;
	shl.b64 	%rd4269, %rd4268, 2;
	add.s64 	%rd4270, %rd13, %rd4269;
	ld.f32 	%f841, [%rd4270];
	cvt.u32.u16	%r4642, %rs1;
	cvt.u32.u16	%r4643, %rs30;
	mul.lo.s32 	%r4644, %r4642, %r4643;
	ld.u16 	%rs1372, [%SP+42];
	cvt.u32.u16	%r4645, %rs1372;
	mul.lo.s32 	%r4646, %r4645, 7;
	add.s32 	%r4647, %r4644, %r4646;
	cvt.u64.u16	%rd4271, %rs5;
	shl.b64 	%rd4272, %rd4271, 1;
	add.s64 	%rd4273, %rd4265, %rd4272;
	ld.u16 	%rs1373, [%rd4273];
	cvt.u32.u16	%r4648, %rs1373;
	add.s32 	%r4649, %r4647, %r4648;
	cvt.s64.s32	%rd4274, %r4649;
	shl.b64 	%rd4275, %rd4274, 2;
	add.s64 	%rd4276, %rd13, %rd4275;
	ld.f32 	%f842, [%rd4276];
	cvt.u32.u16	%r4650, %rs1;
	cvt.u32.u16	%r4651, %rs30;
	mul.lo.s32 	%r4652, %r4650, %r4651;
	ld.u16 	%rs1374, [%SP+42];
	cvt.u32.u16	%r4653, %rs1374;
	mul.lo.s32 	%r4654, %r4653, 8;
	add.s32 	%r4655, %r4652, %r4654;
	cvt.u64.u16	%rd4277, %rs5;
	shl.b64 	%rd4278, %rd4277, 1;
	add.s64 	%rd4279, %rd4265, %rd4278;
	ld.u16 	%rs1375, [%rd4279];
	cvt.u32.u16	%r4656, %rs1375;
	add.s32 	%r4657, %r4655, %r4656;
	cvt.s64.s32	%rd4280, %r4657;
	shl.b64 	%rd4281, %rd4280, 2;
	add.s64 	%rd4282, %rd13, %rd4281;
	ld.f32 	%f843, [%rd4282];
	cvt.u32.u16	%r4658, %rs1;
	cvt.u32.u16	%r4659, %rs30;
	mul.lo.s32 	%r4660, %r4658, %r4659;
	ld.u16 	%rs1376, [%SP+42];
	cvt.u32.u16	%r4661, %rs1376;
	mul.lo.s32 	%r4662, %r4661, 9;
	add.s32 	%r4663, %r4660, %r4662;
	cvt.u64.u16	%rd4283, %rs5;
	shl.b64 	%rd4284, %rd4283, 1;
	add.s64 	%rd4285, %rd4265, %rd4284;
	ld.u16 	%rs1377, [%rd4285];
	cvt.u32.u16	%r4664, %rs1377;
	add.s32 	%r4665, %r4663, %r4664;
	cvt.s64.s32	%rd4286, %r4665;
	shl.b64 	%rd4287, %rd4286, 2;
	add.s64 	%rd4288, %rd13, %rd4287;
	ld.f32 	%f844, [%rd4288];
	cvt.u32.u16	%r4666, %rs1;
	cvt.u32.u16	%r4667, %rs30;
	mul.lo.s32 	%r4668, %r4666, %r4667;
	ld.u16 	%rs1378, [%SP+42];
	cvt.u32.u16	%r4669, %rs1378;
	mul.lo.s32 	%r4670, %r4669, 10;
	add.s32 	%r4671, %r4668, %r4670;
	cvt.u64.u16	%rd4289, %rs5;
	shl.b64 	%rd4290, %rd4289, 1;
	add.s64 	%rd4291, %rd4265, %rd4290;
	ld.u16 	%rs1379, [%rd4291];
	cvt.u32.u16	%r4672, %rs1379;
	add.s32 	%r4673, %r4671, %r4672;
	cvt.s64.s32	%rd4292, %r4673;
	shl.b64 	%rd4293, %rd4292, 2;
	add.s64 	%rd4294, %rd13, %rd4293;
	ld.f32 	%f845, [%rd4294];
	add.u64 	%rd4295, %SP, 904;
	add.u64 	%rd4296, %SP, 916;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4295;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4296;
	.param .b32 param2;
	st.param.f32	[param2+0], %f840;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4262;
	.param .b32 param4;
	st.param.f32	[param4+0], %f841;
	.param .b32 param5;
	st.param.f32	[param5+0], %f842;
	.param .b32 param6;
	st.param.f32	[param6+0], %f843;
	.param .b32 param7;
	st.param.f32	[param7+0], %f844;
	.param .b32 param8;
	st.param.f32	[param8+0], %f845;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 151
tmp1089:

BB46_282:
	.loc	1 407 1
	cvt.u32.u16	%r4674, %rs5;
	ld.u16 	%rs1380, [%SP+16];
	cvt.u32.u16	%r4675, %rs1380;
	mul.lo.s32 	%r4676, %r4675, 4;
	add.s32 	%r4677, %r4674, %r4676;
	cvt.s64.s32	%rd4297, %r4677;
	shl.b64 	%rd4298, %rd4297, 1;
	mov.u64 	%rd4299, cBoolModel;
	cvta.const.u64 	%rd4300, %rd4299;
	add.s64 	%rd4301, %rd4300, %rd4298;
	ld.u16 	%rs1381, [%rd4301];
	setp.ne.s16	%p278, %rs1381, 0;
	not.pred 	%p279, %p278;
	@%p279 bra 	BB46_284;
	bra.uni 	BB46_283;

BB46_283:
	.loc	1 407 1
tmp1090:
	cvt.ftz.f64.f32	%fd197, %f2198;
	add.f64 	%fd198, %fd197, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f846, %fd198;
	add.u64 	%rd4302, %SP, 420;
	add.s64 	%rd4303, %rd4302, 20;
	cvt.u32.u16	%r4678, %rs1;
	cvt.u32.u16	%r4679, %rs30;
	mul.lo.s32 	%r4680, %r4678, %r4679;
	ld.u16 	%rs1382, [%SP+42];
	cvt.u32.u16	%r4681, %rs1382;
	mul.lo.s32 	%r4682, %r4681, 11;
	add.s32 	%r4683, %r4680, %r4682;
	cvt.u64.u16	%rd4304, %rs5;
	mov.u64 	%rd4305, cSegToComp;
	cvta.const.u64 	%rd4306, %rd4305;
	shl.b64 	%rd4307, %rd4304, 1;
	add.s64 	%rd4308, %rd4306, %rd4307;
	ld.u16 	%rs1383, [%rd4308];
	cvt.u32.u16	%r4684, %rs1383;
	add.s32 	%r4685, %r4683, %r4684;
	cvt.s64.s32	%rd4309, %r4685;
	shl.b64 	%rd4310, %rd4309, 2;
	add.s64 	%rd4311, %rd13, %rd4310;
	ld.f32 	%f847, [%rd4311];
	cvt.u32.u16	%r4686, %rs1;
	cvt.u32.u16	%r4687, %rs30;
	mul.lo.s32 	%r4688, %r4686, %r4687;
	ld.u16 	%rs1384, [%SP+42];
	cvt.u32.u16	%r4689, %rs1384;
	mul.lo.s32 	%r4690, %r4689, 12;
	add.s32 	%r4691, %r4688, %r4690;
	cvt.u64.u16	%rd4312, %rs5;
	shl.b64 	%rd4313, %rd4312, 1;
	add.s64 	%rd4314, %rd4306, %rd4313;
	ld.u16 	%rs1385, [%rd4314];
	cvt.u32.u16	%r4692, %rs1385;
	add.s32 	%r4693, %r4691, %r4692;
	cvt.s64.s32	%rd4315, %r4693;
	shl.b64 	%rd4316, %rd4315, 2;
	add.s64 	%rd4317, %rd13, %rd4316;
	ld.f32 	%f848, [%rd4317];
	cvt.u32.u16	%r4694, %rs1;
	cvt.u32.u16	%r4695, %rs30;
	mul.lo.s32 	%r4696, %r4694, %r4695;
	ld.u16 	%rs1386, [%SP+42];
	cvt.u32.u16	%r4697, %rs1386;
	mul.lo.s32 	%r4698, %r4697, 13;
	add.s32 	%r4699, %r4696, %r4698;
	cvt.u64.u16	%rd4318, %rs5;
	shl.b64 	%rd4319, %rd4318, 1;
	add.s64 	%rd4320, %rd4306, %rd4319;
	ld.u16 	%rs1387, [%rd4320];
	cvt.u32.u16	%r4700, %rs1387;
	add.s32 	%r4701, %r4699, %r4700;
	cvt.s64.s32	%rd4321, %r4701;
	shl.b64 	%rd4322, %rd4321, 2;
	add.s64 	%rd4323, %rd13, %rd4322;
	ld.f32 	%f849, [%rd4323];
	cvt.u32.u16	%r4702, %rs1;
	cvt.u32.u16	%r4703, %rs30;
	mul.lo.s32 	%r4704, %r4702, %r4703;
	ld.u16 	%rs1388, [%SP+42];
	cvt.u32.u16	%r4705, %rs1388;
	mul.lo.s32 	%r4706, %r4705, 14;
	add.s32 	%r4707, %r4704, %r4706;
	cvt.u64.u16	%rd4324, %rs5;
	shl.b64 	%rd4325, %rd4324, 1;
	add.s64 	%rd4326, %rd4306, %rd4325;
	ld.u16 	%rs1389, [%rd4326];
	cvt.u32.u16	%r4708, %rs1389;
	add.s32 	%r4709, %r4707, %r4708;
	cvt.s64.s32	%rd4327, %r4709;
	shl.b64 	%rd4328, %rd4327, 2;
	add.s64 	%rd4329, %rd13, %rd4328;
	ld.f32 	%f850, [%rd4329];
	cvt.u32.u16	%r4710, %rs1;
	cvt.u32.u16	%r4711, %rs30;
	mul.lo.s32 	%r4712, %r4710, %r4711;
	ld.u16 	%rs1390, [%SP+42];
	cvt.u32.u16	%r4713, %rs1390;
	mul.lo.s32 	%r4714, %r4713, 15;
	add.s32 	%r4715, %r4712, %r4714;
	cvt.u64.u16	%rd4330, %rs5;
	shl.b64 	%rd4331, %rd4330, 1;
	add.s64 	%rd4332, %rd4306, %rd4331;
	ld.u16 	%rs1391, [%rd4332];
	cvt.u32.u16	%r4716, %rs1391;
	add.s32 	%r4717, %r4715, %r4716;
	cvt.s64.s32	%rd4333, %r4717;
	shl.b64 	%rd4334, %rd4333, 2;
	add.s64 	%rd4335, %rd13, %rd4334;
	ld.f32 	%f851, [%rd4335];
	add.u64 	%rd4336, %SP, 904;
	add.u64 	%rd4337, %SP, 916;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4336;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4337;
	.param .b32 param2;
	st.param.f32	[param2+0], %f846;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4303;
	.param .b32 param4;
	st.param.f32	[param4+0], %f847;
	.param .b32 param5;
	st.param.f32	[param5+0], %f848;
	.param .b32 param6;
	st.param.f32	[param6+0], %f849;
	.param .b32 param7;
	st.param.f32	[param7+0], %f850;
	.param .b32 param8;
	st.param.f32	[param8+0], %f851;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 152
tmp1091:

BB46_284:
	.loc	1 407 1
	cvt.u32.u16	%r4718, %rs5;
	ld.u16 	%rs1392, [%SP+16];
	cvt.u32.u16	%r4719, %rs1392;
	mul.lo.s32 	%r4720, %r4719, 5;
	add.s32 	%r4721, %r4718, %r4720;
	cvt.s64.s32	%rd4338, %r4721;
	shl.b64 	%rd4339, %rd4338, 1;
	mov.u64 	%rd4340, cBoolModel;
	cvta.const.u64 	%rd4341, %rd4340;
	add.s64 	%rd4342, %rd4341, %rd4339;
	ld.u16 	%rs1393, [%rd4342];
	setp.ne.s16	%p280, %rs1393, 0;
	not.pred 	%p281, %p280;
	@%p281 bra 	BB46_286;
	bra.uni 	BB46_285;

BB46_285:
	.loc	1 407 1
tmp1092:
	cvt.ftz.f64.f32	%fd199, %f2198;
	add.f64 	%fd200, %fd199, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f852, %fd200;
	add.u64 	%rd4343, %SP, 420;
	add.s64 	%rd4344, %rd4343, 24;
	add.s64 	%rd4345, %rd4343, 28;
	cvt.u32.u16	%r4722, %rs1;
	cvt.u32.u16	%r4723, %rs30;
	mul.lo.s32 	%r4724, %r4722, %r4723;
	ld.u16 	%rs1394, [%SP+42];
	cvt.u32.u16	%r4725, %rs1394;
	mul.lo.s32 	%r4726, %r4725, 16;
	add.s32 	%r4727, %r4724, %r4726;
	cvt.u64.u16	%rd4346, %rs5;
	mov.u64 	%rd4347, cSegToComp;
	cvta.const.u64 	%rd4348, %rd4347;
	shl.b64 	%rd4349, %rd4346, 1;
	add.s64 	%rd4350, %rd4348, %rd4349;
	ld.u16 	%rs1395, [%rd4350];
	cvt.u32.u16	%r4728, %rs1395;
	add.s32 	%r4729, %r4727, %r4728;
	cvt.s64.s32	%rd4351, %r4729;
	shl.b64 	%rd4352, %rd4351, 2;
	add.s64 	%rd4353, %rd13, %rd4352;
	ld.f32 	%f853, [%rd4353];
	cvt.u32.u16	%r4730, %rs1;
	cvt.u32.u16	%r4731, %rs30;
	mul.lo.s32 	%r4732, %r4730, %r4731;
	ld.u16 	%rs1396, [%SP+42];
	cvt.u32.u16	%r4733, %rs1396;
	mul.lo.s32 	%r4734, %r4733, 17;
	add.s32 	%r4735, %r4732, %r4734;
	cvt.u64.u16	%rd4354, %rs5;
	shl.b64 	%rd4355, %rd4354, 1;
	add.s64 	%rd4356, %rd4348, %rd4355;
	ld.u16 	%rs1397, [%rd4356];
	cvt.u32.u16	%r4736, %rs1397;
	add.s32 	%r4737, %r4735, %r4736;
	cvt.s64.s32	%rd4357, %r4737;
	shl.b64 	%rd4358, %rd4357, 2;
	add.s64 	%rd4359, %rd13, %rd4358;
	ld.f32 	%f854, [%rd4359];
	cvt.u32.u16	%r4738, %rs1;
	cvt.u32.u16	%r4739, %rs30;
	mul.lo.s32 	%r4740, %r4738, %r4739;
	ld.u16 	%rs1398, [%SP+42];
	cvt.u32.u16	%r4741, %rs1398;
	mul.lo.s32 	%r4742, %r4741, 18;
	add.s32 	%r4743, %r4740, %r4742;
	cvt.u64.u16	%rd4360, %rs5;
	shl.b64 	%rd4361, %rd4360, 1;
	add.s64 	%rd4362, %rd4348, %rd4361;
	ld.u16 	%rs1399, [%rd4362];
	cvt.u32.u16	%r4744, %rs1399;
	add.s32 	%r4745, %r4743, %r4744;
	cvt.s64.s32	%rd4363, %r4745;
	shl.b64 	%rd4364, %rd4363, 2;
	add.s64 	%rd4365, %rd13, %rd4364;
	ld.f32 	%f855, [%rd4365];
	cvt.u32.u16	%r4746, %rs1;
	cvt.u32.u16	%r4747, %rs30;
	mul.lo.s32 	%r4748, %r4746, %r4747;
	ld.u16 	%rs1400, [%SP+42];
	cvt.u32.u16	%r4749, %rs1400;
	mul.lo.s32 	%r4750, %r4749, 19;
	add.s32 	%r4751, %r4748, %r4750;
	cvt.u64.u16	%rd4366, %rs5;
	shl.b64 	%rd4367, %rd4366, 1;
	add.s64 	%rd4368, %rd4348, %rd4367;
	ld.u16 	%rs1401, [%rd4368];
	cvt.u32.u16	%r4752, %rs1401;
	add.s32 	%r4753, %r4751, %r4752;
	cvt.s64.s32	%rd4369, %r4753;
	shl.b64 	%rd4370, %rd4369, 2;
	add.s64 	%rd4371, %rd13, %rd4370;
	ld.f32 	%f856, [%rd4371];
	cvt.u32.u16	%r4754, %rs1;
	cvt.u32.u16	%r4755, %rs30;
	mul.lo.s32 	%r4756, %r4754, %r4755;
	ld.u16 	%rs1402, [%SP+42];
	cvt.u32.u16	%r4757, %rs1402;
	mul.lo.s32 	%r4758, %r4757, 20;
	add.s32 	%r4759, %r4756, %r4758;
	cvt.u64.u16	%rd4372, %rs5;
	shl.b64 	%rd4373, %rd4372, 1;
	add.s64 	%rd4374, %rd4348, %rd4373;
	ld.u16 	%rs1403, [%rd4374];
	cvt.u32.u16	%r4760, %rs1403;
	add.s32 	%r4761, %r4759, %r4760;
	cvt.s64.s32	%rd4375, %r4761;
	shl.b64 	%rd4376, %rd4375, 2;
	add.s64 	%rd4377, %rd13, %rd4376;
	ld.f32 	%f857, [%rd4377];
	cvt.u32.u16	%r4762, %rs1;
	cvt.u32.u16	%r4763, %rs30;
	mul.lo.s32 	%r4764, %r4762, %r4763;
	ld.u16 	%rs1404, [%SP+42];
	cvt.u32.u16	%r4765, %rs1404;
	mul.lo.s32 	%r4766, %r4765, 21;
	add.s32 	%r4767, %r4764, %r4766;
	cvt.u64.u16	%rd4378, %rs5;
	shl.b64 	%rd4379, %rd4378, 1;
	add.s64 	%rd4380, %rd4348, %rd4379;
	ld.u16 	%rs1405, [%rd4380];
	cvt.u32.u16	%r4768, %rs1405;
	add.s32 	%r4769, %r4767, %r4768;
	cvt.s64.s32	%rd4381, %r4769;
	shl.b64 	%rd4382, %rd4381, 2;
	add.s64 	%rd4383, %rd13, %rd4382;
	ld.f32 	%f858, [%rd4383];
	cvt.u32.u16	%r4770, %rs1;
	cvt.u32.u16	%r4771, %rs30;
	mul.lo.s32 	%r4772, %r4770, %r4771;
	ld.u16 	%rs1406, [%SP+42];
	cvt.u32.u16	%r4773, %rs1406;
	mul.lo.s32 	%r4774, %r4773, 22;
	add.s32 	%r4775, %r4772, %r4774;
	cvt.u64.u16	%rd4384, %rs5;
	shl.b64 	%rd4385, %rd4384, 1;
	add.s64 	%rd4386, %rd4348, %rd4385;
	ld.u16 	%rs1407, [%rd4386];
	cvt.u32.u16	%r4776, %rs1407;
	add.s32 	%r4777, %r4775, %r4776;
	cvt.s64.s32	%rd4387, %r4777;
	shl.b64 	%rd4388, %rd4387, 2;
	add.s64 	%rd4389, %rd13, %rd4388;
	ld.f32 	%f859, [%rd4389];
	cvt.u32.u16	%r4778, %rs1;
	cvt.u32.u16	%r4779, %rs30;
	mul.lo.s32 	%r4780, %r4778, %r4779;
	ld.u16 	%rs1408, [%SP+42];
	cvt.u32.u16	%r4781, %rs1408;
	mul.lo.s32 	%r4782, %r4781, 23;
	add.s32 	%r4783, %r4780, %r4782;
	cvt.u64.u16	%rd4390, %rs5;
	shl.b64 	%rd4391, %rd4390, 1;
	add.s64 	%rd4392, %rd4348, %rd4391;
	ld.u16 	%rs1409, [%rd4392];
	cvt.u32.u16	%r4784, %rs1409;
	add.s32 	%r4785, %r4783, %r4784;
	cvt.s64.s32	%rd4393, %r4785;
	shl.b64 	%rd4394, %rd4393, 2;
	add.s64 	%rd4395, %rd13, %rd4394;
	ld.f32 	%f860, [%rd4395];
	cvt.u32.u16	%r4786, %rs1;
	cvt.u32.u16	%r4787, %rs30;
	mul.lo.s32 	%r4788, %r4786, %r4787;
	ld.u16 	%rs1410, [%SP+42];
	cvt.u32.u16	%r4789, %rs1410;
	mul.lo.s32 	%r4790, %r4789, 24;
	add.s32 	%r4791, %r4788, %r4790;
	cvt.u64.u16	%rd4396, %rs5;
	shl.b64 	%rd4397, %rd4396, 1;
	add.s64 	%rd4398, %rd4348, %rd4397;
	ld.u16 	%rs1411, [%rd4398];
	cvt.u32.u16	%r4792, %rs1411;
	add.s32 	%r4793, %r4791, %r4792;
	cvt.s64.s32	%rd4399, %r4793;
	shl.b64 	%rd4400, %rd4399, 2;
	add.s64 	%rd4401, %rd13, %rd4400;
	ld.f32 	%f861, [%rd4401];
	cvt.u32.u16	%r4794, %rs1;
	cvt.u32.u16	%r4795, %rs30;
	mul.lo.s32 	%r4796, %r4794, %r4795;
	ld.u16 	%rs1412, [%SP+42];
	cvt.u32.u16	%r4797, %rs1412;
	mul.lo.s32 	%r4798, %r4797, 25;
	add.s32 	%r4799, %r4796, %r4798;
	cvt.u64.u16	%rd4402, %rs5;
	shl.b64 	%rd4403, %rd4402, 1;
	add.s64 	%rd4404, %rd4348, %rd4403;
	ld.u16 	%rs1413, [%rd4404];
	cvt.u32.u16	%r4800, %rs1413;
	add.s32 	%r4801, %r4799, %r4800;
	cvt.s64.s32	%rd4405, %r4801;
	shl.b64 	%rd4406, %rd4405, 2;
	add.s64 	%rd4407, %rd13, %rd4406;
	ld.f32 	%f862, [%rd4407];
	cvt.u32.u16	%r4802, %rs1;
	cvt.u32.u16	%r4803, %rs30;
	mul.lo.s32 	%r4804, %r4802, %r4803;
	ld.u16 	%rs1414, [%SP+42];
	cvt.u32.u16	%r4805, %rs1414;
	mul.lo.s32 	%r4806, %r4805, 26;
	add.s32 	%r4807, %r4804, %r4806;
	cvt.u64.u16	%rd4408, %rs5;
	shl.b64 	%rd4409, %rd4408, 1;
	add.s64 	%rd4410, %rd4348, %rd4409;
	ld.u16 	%rs1415, [%rd4410];
	cvt.u32.u16	%r4808, %rs1415;
	add.s32 	%r4809, %r4807, %r4808;
	cvt.s64.s32	%rd4411, %r4809;
	shl.b64 	%rd4412, %rd4411, 2;
	add.s64 	%rd4413, %rd13, %rd4412;
	ld.f32 	%f863, [%rd4413];
	cvt.u32.u16	%r4810, %rs1;
	cvt.u32.u16	%r4811, %rs30;
	mul.lo.s32 	%r4812, %r4810, %r4811;
	ld.u16 	%rs1416, [%SP+42];
	cvt.u32.u16	%r4813, %rs1416;
	mul.lo.s32 	%r4814, %r4813, 27;
	add.s32 	%r4815, %r4812, %r4814;
	cvt.u64.u16	%rd4414, %rs5;
	shl.b64 	%rd4415, %rd4414, 1;
	add.s64 	%rd4416, %rd4348, %rd4415;
	ld.u16 	%rs1417, [%rd4416];
	cvt.u32.u16	%r4816, %rs1417;
	add.s32 	%r4817, %r4815, %r4816;
	cvt.s64.s32	%rd4417, %r4817;
	shl.b64 	%rd4418, %rd4417, 2;
	add.s64 	%rd4419, %rd13, %rd4418;
	ld.f32 	%f864, [%rd4419];
	add.u64 	%rd4420, %SP, 904;
	add.u64 	%rd4421, %SP, 916;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4420;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4421;
	.param .b32 param2;
	st.param.f32	[param2+0], %f852;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4344;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4345;
	.param .b32 param5;
	st.param.f32	[param5+0], %f853;
	.param .b32 param6;
	st.param.f32	[param6+0], %f854;
	.param .b32 param7;
	st.param.f32	[param7+0], %f855;
	.param .b32 param8;
	st.param.f32	[param8+0], %f856;
	.param .b32 param9;
	st.param.f32	[param9+0], %f857;
	.param .b32 param10;
	st.param.f32	[param10+0], %f858;
	.param .b32 param11;
	st.param.f32	[param11+0], %f859;
	.param .b32 param12;
	st.param.f32	[param12+0], %f860;
	.param .b32 param13;
	st.param.f32	[param13+0], %f861;
	.param .b32 param14;
	st.param.f32	[param14+0], %f862;
	.param .b32 param15;
	st.param.f32	[param15+0], %f863;
	.param .b32 param16;
	st.param.f32	[param16+0], %f864;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 153
tmp1093:

BB46_286:
	.loc	1 407 1
	cvt.u32.u16	%r4818, %rs5;
	ld.u16 	%rs1418, [%SP+16];
	cvt.u32.u16	%r4819, %rs1418;
	mul.lo.s32 	%r4820, %r4819, 6;
	add.s32 	%r4821, %r4818, %r4820;
	cvt.s64.s32	%rd4422, %r4821;
	shl.b64 	%rd4423, %rd4422, 1;
	mov.u64 	%rd4424, cBoolModel;
	cvta.const.u64 	%rd4425, %rd4424;
	add.s64 	%rd4426, %rd4425, %rd4423;
	ld.u16 	%rs1419, [%rd4426];
	setp.ne.s16	%p282, %rs1419, 0;
	not.pred 	%p283, %p282;
	@%p283 bra 	BB46_288;
	bra.uni 	BB46_287;

BB46_287:
	.loc	1 407 1
tmp1094:
	cvt.ftz.f64.f32	%fd201, %f2198;
	add.f64 	%fd202, %fd201, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f865, %fd202;
	cvt.u32.u16	%r4822, %rs1;
	cvt.u32.u16	%r4823, %rs30;
	mul.lo.s32 	%r4824, %r4822, %r4823;
	ld.u16 	%rs1420, [%SP+42];
	cvt.u32.u16	%r4825, %rs1420;
	mul.lo.s32 	%r4826, %r4825, 28;
	add.s32 	%r4827, %r4824, %r4826;
	cvt.u64.u16	%rd4427, %rs5;
	mov.u64 	%rd4428, cSegToComp;
	cvta.const.u64 	%rd4429, %rd4428;
	shl.b64 	%rd4430, %rd4427, 1;
	add.s64 	%rd4431, %rd4429, %rd4430;
	ld.u16 	%rs1421, [%rd4431];
	cvt.u32.u16	%r4828, %rs1421;
	add.s32 	%r4829, %r4827, %r4828;
	cvt.s64.s32	%rd4432, %r4829;
	shl.b64 	%rd4433, %rd4432, 2;
	add.s64 	%rd4434, %rd13, %rd4433;
	ld.f32 	%f866, [%rd4434];
	cvt.u32.u16	%r4830, %rs1;
	cvt.u32.u16	%r4831, %rs30;
	mul.lo.s32 	%r4832, %r4830, %r4831;
	ld.u16 	%rs1422, [%SP+42];
	cvt.u32.u16	%r4833, %rs1422;
	mul.lo.s32 	%r4834, %r4833, 29;
	add.s32 	%r4835, %r4832, %r4834;
	cvt.u64.u16	%rd4435, %rs5;
	shl.b64 	%rd4436, %rd4435, 1;
	add.s64 	%rd4437, %rd4429, %rd4436;
	ld.u16 	%rs1423, [%rd4437];
	cvt.u32.u16	%r4836, %rs1423;
	add.s32 	%r4837, %r4835, %r4836;
	cvt.s64.s32	%rd4438, %r4837;
	shl.b64 	%rd4439, %rd4438, 2;
	add.s64 	%rd4440, %rd13, %rd4439;
	ld.f32 	%f867, [%rd4440];
	add.u64 	%rd4441, %SP, 904;
	add.u64 	%rd4442, %SP, 916;
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4441;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4442;
	.param .b32 param2;
	st.param.f32	[param2+0], %f865;
	.param .b32 param3;
	st.param.f32	[param3+0], %f866;
	.param .b32 param4;
	st.param.f32	[param4+0], %f867;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 154
tmp1095:

BB46_288:
	.loc	1 407 1
	cvt.u32.u16	%r4838, %rs6;
	ld.u16 	%rs1424, [%SP+16];
	cvt.u32.u16	%r4839, %rs1424;
	mul.lo.s32 	%r4840, %r4839, 0;
	add.s32 	%r4841, %r4838, %r4840;
	cvt.s64.s32	%rd4443, %r4841;
	shl.b64 	%rd4444, %rd4443, 1;
	mov.u64 	%rd4445, cBoolModel;
	cvta.const.u64 	%rd4446, %rd4445;
	add.s64 	%rd4447, %rd4446, %rd4444;
	ld.u16 	%rs1425, [%rd4447];
	setp.ne.s16	%p284, %rs1425, 0;
	not.pred 	%p285, %p284;
	@%p285 bra 	BB46_290;
	bra.uni 	BB46_289;

BB46_289:
	.loc	1 407 1
tmp1096:
	cvt.ftz.f64.f32	%fd203, %f2200;
	add.f64 	%fd204, %fd203, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f868, %fd204;
	add.u64 	%rd4448, %SP, 460;
	add.s64 	%rd4449, %rd4448, 4;
	cvt.u32.u16	%r4842, %rs1;
	cvt.u32.u16	%r4843, %rs30;
	mul.lo.s32 	%r4844, %r4842, %r4843;
	ld.u16 	%rs1426, [%SP+42];
	cvt.u32.u16	%r4845, %rs1426;
	mul.lo.s32 	%r4846, %r4845, 0;
	add.s32 	%r4847, %r4844, %r4846;
	cvt.u64.u16	%rd4450, %rs6;
	mov.u64 	%rd4451, cSegToComp;
	cvta.const.u64 	%rd4452, %rd4451;
	shl.b64 	%rd4453, %rd4450, 1;
	add.s64 	%rd4454, %rd4452, %rd4453;
	ld.u16 	%rs1427, [%rd4454];
	cvt.u32.u16	%r4848, %rs1427;
	add.s32 	%r4849, %r4847, %r4848;
	cvt.s64.s32	%rd4455, %r4849;
	shl.b64 	%rd4456, %rd4455, 2;
	add.s64 	%rd4457, %rd13, %rd4456;
	ld.f32 	%f869, [%rd4457];
	cvt.u32.u16	%r4850, %rs1;
	cvt.u32.u16	%r4851, %rs30;
	mul.lo.s32 	%r4852, %r4850, %r4851;
	ld.u16 	%rs1428, [%SP+42];
	cvt.u32.u16	%r4853, %rs1428;
	mul.lo.s32 	%r4854, %r4853, 1;
	add.s32 	%r4855, %r4852, %r4854;
	cvt.u64.u16	%rd4458, %rs6;
	shl.b64 	%rd4459, %rd4458, 1;
	add.s64 	%rd4460, %rd4452, %rd4459;
	ld.u16 	%rs1429, [%rd4460];
	cvt.u32.u16	%r4856, %rs1429;
	add.s32 	%r4857, %r4855, %r4856;
	cvt.s64.s32	%rd4461, %r4857;
	shl.b64 	%rd4462, %rd4461, 2;
	add.s64 	%rd4463, %rd13, %rd4462;
	ld.f32 	%f870, [%rd4463];
	ld.f32 	%f871, [%SP+492];
	add.s64 	%rd4464, %rd4448, 36;
	add.u64 	%rd4465, %SP, 928;
	add.u64 	%rd4466, %SP, 940;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4465;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4466;
	.param .b32 param2;
	st.param.f32	[param2+0], %f868;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4448;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4449;
	.param .b32 param5;
	st.param.f32	[param5+0], %f869;
	.param .b32 param6;
	st.param.f32	[param6+0], %f870;
	.param .b32 param7;
	st.param.f32	[param7+0], %f871;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4464;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 155
tmp1097:

BB46_290:
	.loc	1 407 1
	cvt.u32.u16	%r4858, %rs6;
	ld.u16 	%rs1430, [%SP+16];
	cvt.u32.u16	%r4859, %rs1430;
	mul.lo.s32 	%r4860, %r4859, 1;
	add.s32 	%r4861, %r4858, %r4860;
	cvt.s64.s32	%rd4467, %r4861;
	shl.b64 	%rd4468, %rd4467, 1;
	mov.u64 	%rd4469, cBoolModel;
	cvta.const.u64 	%rd4470, %rd4469;
	add.s64 	%rd4471, %rd4470, %rd4468;
	ld.u16 	%rs1431, [%rd4471];
	setp.ne.s16	%p286, %rs1431, 0;
	not.pred 	%p287, %p286;
	@%p287 bra 	BB46_292;
	bra.uni 	BB46_291;

BB46_291:
	.loc	1 407 1
tmp1098:
	cvt.ftz.f64.f32	%fd205, %f2200;
	add.f64 	%fd206, %fd205, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f872, %fd206;
	add.u64 	%rd4472, %SP, 460;
	add.s64 	%rd4473, %rd4472, 8;
	ld.f32 	%f873, [%SP+496];
	add.s64 	%rd4474, %rd4472, 32;
	add.u64 	%rd4475, %SP, 928;
	add.u64 	%rd4476, %SP, 940;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4475;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4476;
	.param .b32 param2;
	st.param.f32	[param2+0], %f872;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4473;
	.param .b32 param4;
	st.param.f32	[param4+0], %f873;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4474;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 156
tmp1099:

BB46_292:
	.loc	1 407 1
	cvt.u32.u16	%r4862, %rs6;
	ld.u16 	%rs1432, [%SP+16];
	cvt.u32.u16	%r4863, %rs1432;
	mul.lo.s32 	%r4864, %r4863, 2;
	add.s32 	%r4865, %r4862, %r4864;
	cvt.s64.s32	%rd4477, %r4865;
	shl.b64 	%rd4478, %rd4477, 1;
	mov.u64 	%rd4479, cBoolModel;
	cvta.const.u64 	%rd4480, %rd4479;
	add.s64 	%rd4481, %rd4480, %rd4478;
	ld.u16 	%rs1433, [%rd4481];
	setp.ne.s16	%p288, %rs1433, 0;
	not.pred 	%p289, %p288;
	@%p289 bra 	BB46_294;
	bra.uni 	BB46_293;

BB46_293:
	.loc	1 407 1
tmp1100:
	cvt.ftz.f64.f32	%fd207, %f2200;
	add.f64 	%fd208, %fd207, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f874, %fd208;
	add.u64 	%rd4482, %SP, 460;
	add.s64 	%rd4483, %rd4482, 12;
	cvt.u32.u16	%r4866, %rs1;
	cvt.u32.u16	%r4867, %rs30;
	mul.lo.s32 	%r4868, %r4866, %r4867;
	ld.u16 	%rs1434, [%SP+42];
	cvt.u32.u16	%r4869, %rs1434;
	mul.lo.s32 	%r4870, %r4869, 2;
	add.s32 	%r4871, %r4868, %r4870;
	cvt.u64.u16	%rd4484, %rs6;
	mov.u64 	%rd4485, cSegToComp;
	cvta.const.u64 	%rd4486, %rd4485;
	shl.b64 	%rd4487, %rd4484, 1;
	add.s64 	%rd4488, %rd4486, %rd4487;
	ld.u16 	%rs1435, [%rd4488];
	cvt.u32.u16	%r4872, %rs1435;
	add.s32 	%r4873, %r4871, %r4872;
	cvt.s64.s32	%rd4489, %r4873;
	shl.b64 	%rd4490, %rd4489, 2;
	add.s64 	%rd4491, %rd13, %rd4490;
	ld.f32 	%f875, [%rd4491];
	cvt.u32.u16	%r4874, %rs1;
	cvt.u32.u16	%r4875, %rs30;
	mul.lo.s32 	%r4876, %r4874, %r4875;
	ld.u16 	%rs1436, [%SP+42];
	cvt.u32.u16	%r4877, %rs1436;
	mul.lo.s32 	%r4878, %r4877, 3;
	add.s32 	%r4879, %r4876, %r4878;
	cvt.u64.u16	%rd4492, %rs6;
	shl.b64 	%rd4493, %rd4492, 1;
	add.s64 	%rd4494, %rd4486, %rd4493;
	ld.u16 	%rs1437, [%rd4494];
	cvt.u32.u16	%r4880, %rs1437;
	add.s32 	%r4881, %r4879, %r4880;
	cvt.s64.s32	%rd4495, %r4881;
	shl.b64 	%rd4496, %rd4495, 2;
	add.s64 	%rd4497, %rd13, %rd4496;
	ld.f32 	%f876, [%rd4497];
	cvt.u32.u16	%r4882, %rs1;
	cvt.u32.u16	%r4883, %rs30;
	mul.lo.s32 	%r4884, %r4882, %r4883;
	ld.u16 	%rs1438, [%SP+42];
	cvt.u32.u16	%r4885, %rs1438;
	mul.lo.s32 	%r4886, %r4885, 4;
	add.s32 	%r4887, %r4884, %r4886;
	cvt.u64.u16	%rd4498, %rs6;
	shl.b64 	%rd4499, %rd4498, 1;
	add.s64 	%rd4500, %rd4486, %rd4499;
	ld.u16 	%rs1439, [%rd4500];
	cvt.u32.u16	%r4888, %rs1439;
	add.s32 	%r4889, %r4887, %r4888;
	cvt.s64.s32	%rd4501, %r4889;
	shl.b64 	%rd4502, %rd4501, 2;
	add.s64 	%rd4503, %rd13, %rd4502;
	ld.f32 	%f877, [%rd4503];
	cvt.u32.u16	%r4890, %rs1;
	cvt.u32.u16	%r4891, %rs30;
	mul.lo.s32 	%r4892, %r4890, %r4891;
	ld.u16 	%rs1440, [%SP+42];
	cvt.u32.u16	%r4893, %rs1440;
	mul.lo.s32 	%r4894, %r4893, 5;
	add.s32 	%r4895, %r4892, %r4894;
	cvt.u64.u16	%rd4504, %rs6;
	shl.b64 	%rd4505, %rd4504, 1;
	add.s64 	%rd4506, %rd4486, %rd4505;
	ld.u16 	%rs1441, [%rd4506];
	cvt.u32.u16	%r4896, %rs1441;
	add.s32 	%r4897, %r4895, %r4896;
	cvt.s64.s32	%rd4507, %r4897;
	shl.b64 	%rd4508, %rd4507, 2;
	add.s64 	%rd4509, %rd13, %rd4508;
	ld.f32 	%f878, [%rd4509];
	ld.f32 	%f879, [%SP+492];
	add.u64 	%rd4510, %SP, 928;
	add.u64 	%rd4511, %SP, 940;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4510;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4511;
	.param .b32 param2;
	st.param.f32	[param2+0], %f874;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4483;
	.param .b32 param4;
	st.param.f32	[param4+0], %f875;
	.param .b32 param5;
	st.param.f32	[param5+0], %f876;
	.param .b32 param6;
	st.param.f32	[param6+0], %f877;
	.param .b32 param7;
	st.param.f32	[param7+0], %f878;
	.param .b32 param8;
	st.param.f32	[param8+0], %f879;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 157
tmp1101:

BB46_294:
	.loc	1 407 1
	cvt.u32.u16	%r4898, %rs6;
	ld.u16 	%rs1442, [%SP+16];
	cvt.u32.u16	%r4899, %rs1442;
	mul.lo.s32 	%r4900, %r4899, 3;
	add.s32 	%r4901, %r4898, %r4900;
	cvt.s64.s32	%rd4512, %r4901;
	shl.b64 	%rd4513, %rd4512, 1;
	mov.u64 	%rd4514, cBoolModel;
	cvta.const.u64 	%rd4515, %rd4514;
	add.s64 	%rd4516, %rd4515, %rd4513;
	ld.u16 	%rs1443, [%rd4516];
	setp.ne.s16	%p290, %rs1443, 0;
	not.pred 	%p291, %p290;
	@%p291 bra 	BB46_296;
	bra.uni 	BB46_295;

BB46_295:
	.loc	1 407 1
tmp1102:
	cvt.ftz.f64.f32	%fd209, %f2200;
	add.f64 	%fd210, %fd209, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f880, %fd210;
	add.u64 	%rd4517, %SP, 460;
	add.s64 	%rd4518, %rd4517, 16;
	cvt.u32.u16	%r4902, %rs1;
	cvt.u32.u16	%r4903, %rs30;
	mul.lo.s32 	%r4904, %r4902, %r4903;
	ld.u16 	%rs1444, [%SP+42];
	cvt.u32.u16	%r4905, %rs1444;
	mul.lo.s32 	%r4906, %r4905, 6;
	add.s32 	%r4907, %r4904, %r4906;
	cvt.u64.u16	%rd4519, %rs6;
	mov.u64 	%rd4520, cSegToComp;
	cvta.const.u64 	%rd4521, %rd4520;
	shl.b64 	%rd4522, %rd4519, 1;
	add.s64 	%rd4523, %rd4521, %rd4522;
	ld.u16 	%rs1445, [%rd4523];
	cvt.u32.u16	%r4908, %rs1445;
	add.s32 	%r4909, %r4907, %r4908;
	cvt.s64.s32	%rd4524, %r4909;
	shl.b64 	%rd4525, %rd4524, 2;
	add.s64 	%rd4526, %rd13, %rd4525;
	ld.f32 	%f881, [%rd4526];
	cvt.u32.u16	%r4910, %rs1;
	cvt.u32.u16	%r4911, %rs30;
	mul.lo.s32 	%r4912, %r4910, %r4911;
	ld.u16 	%rs1446, [%SP+42];
	cvt.u32.u16	%r4913, %rs1446;
	mul.lo.s32 	%r4914, %r4913, 7;
	add.s32 	%r4915, %r4912, %r4914;
	cvt.u64.u16	%rd4527, %rs6;
	shl.b64 	%rd4528, %rd4527, 1;
	add.s64 	%rd4529, %rd4521, %rd4528;
	ld.u16 	%rs1447, [%rd4529];
	cvt.u32.u16	%r4916, %rs1447;
	add.s32 	%r4917, %r4915, %r4916;
	cvt.s64.s32	%rd4530, %r4917;
	shl.b64 	%rd4531, %rd4530, 2;
	add.s64 	%rd4532, %rd13, %rd4531;
	ld.f32 	%f882, [%rd4532];
	cvt.u32.u16	%r4918, %rs1;
	cvt.u32.u16	%r4919, %rs30;
	mul.lo.s32 	%r4920, %r4918, %r4919;
	ld.u16 	%rs1448, [%SP+42];
	cvt.u32.u16	%r4921, %rs1448;
	mul.lo.s32 	%r4922, %r4921, 8;
	add.s32 	%r4923, %r4920, %r4922;
	cvt.u64.u16	%rd4533, %rs6;
	shl.b64 	%rd4534, %rd4533, 1;
	add.s64 	%rd4535, %rd4521, %rd4534;
	ld.u16 	%rs1449, [%rd4535];
	cvt.u32.u16	%r4924, %rs1449;
	add.s32 	%r4925, %r4923, %r4924;
	cvt.s64.s32	%rd4536, %r4925;
	shl.b64 	%rd4537, %rd4536, 2;
	add.s64 	%rd4538, %rd13, %rd4537;
	ld.f32 	%f883, [%rd4538];
	cvt.u32.u16	%r4926, %rs1;
	cvt.u32.u16	%r4927, %rs30;
	mul.lo.s32 	%r4928, %r4926, %r4927;
	ld.u16 	%rs1450, [%SP+42];
	cvt.u32.u16	%r4929, %rs1450;
	mul.lo.s32 	%r4930, %r4929, 9;
	add.s32 	%r4931, %r4928, %r4930;
	cvt.u64.u16	%rd4539, %rs6;
	shl.b64 	%rd4540, %rd4539, 1;
	add.s64 	%rd4541, %rd4521, %rd4540;
	ld.u16 	%rs1451, [%rd4541];
	cvt.u32.u16	%r4932, %rs1451;
	add.s32 	%r4933, %r4931, %r4932;
	cvt.s64.s32	%rd4542, %r4933;
	shl.b64 	%rd4543, %rd4542, 2;
	add.s64 	%rd4544, %rd13, %rd4543;
	ld.f32 	%f884, [%rd4544];
	cvt.u32.u16	%r4934, %rs1;
	cvt.u32.u16	%r4935, %rs30;
	mul.lo.s32 	%r4936, %r4934, %r4935;
	ld.u16 	%rs1452, [%SP+42];
	cvt.u32.u16	%r4937, %rs1452;
	mul.lo.s32 	%r4938, %r4937, 10;
	add.s32 	%r4939, %r4936, %r4938;
	cvt.u64.u16	%rd4545, %rs6;
	shl.b64 	%rd4546, %rd4545, 1;
	add.s64 	%rd4547, %rd4521, %rd4546;
	ld.u16 	%rs1453, [%rd4547];
	cvt.u32.u16	%r4940, %rs1453;
	add.s32 	%r4941, %r4939, %r4940;
	cvt.s64.s32	%rd4548, %r4941;
	shl.b64 	%rd4549, %rd4548, 2;
	add.s64 	%rd4550, %rd13, %rd4549;
	ld.f32 	%f885, [%rd4550];
	add.u64 	%rd4551, %SP, 928;
	add.u64 	%rd4552, %SP, 940;
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4551;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4552;
	.param .b32 param2;
	st.param.f32	[param2+0], %f880;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4518;
	.param .b32 param4;
	st.param.f32	[param4+0], %f881;
	.param .b32 param5;
	st.param.f32	[param5+0], %f882;
	.param .b32 param6;
	st.param.f32	[param6+0], %f883;
	.param .b32 param7;
	st.param.f32	[param7+0], %f884;
	.param .b32 param8;
	st.param.f32	[param8+0], %f885;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 158
tmp1103:

BB46_296:
	.loc	1 407 1
	cvt.u32.u16	%r4942, %rs6;
	ld.u16 	%rs1454, [%SP+16];
	cvt.u32.u16	%r4943, %rs1454;
	mul.lo.s32 	%r4944, %r4943, 4;
	add.s32 	%r4945, %r4942, %r4944;
	cvt.s64.s32	%rd4553, %r4945;
	shl.b64 	%rd4554, %rd4553, 1;
	mov.u64 	%rd4555, cBoolModel;
	cvta.const.u64 	%rd4556, %rd4555;
	add.s64 	%rd4557, %rd4556, %rd4554;
	ld.u16 	%rs1455, [%rd4557];
	setp.ne.s16	%p292, %rs1455, 0;
	not.pred 	%p293, %p292;
	@%p293 bra 	BB46_298;
	bra.uni 	BB46_297;

BB46_297:
	.loc	1 407 1
tmp1104:
	cvt.ftz.f64.f32	%fd211, %f2200;
	add.f64 	%fd212, %fd211, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f886, %fd212;
	add.u64 	%rd4558, %SP, 460;
	add.s64 	%rd4559, %rd4558, 20;
	cvt.u32.u16	%r4946, %rs1;
	cvt.u32.u16	%r4947, %rs30;
	mul.lo.s32 	%r4948, %r4946, %r4947;
	ld.u16 	%rs1456, [%SP+42];
	cvt.u32.u16	%r4949, %rs1456;
	mul.lo.s32 	%r4950, %r4949, 11;
	add.s32 	%r4951, %r4948, %r4950;
	cvt.u64.u16	%rd4560, %rs6;
	mov.u64 	%rd4561, cSegToComp;
	cvta.const.u64 	%rd4562, %rd4561;
	shl.b64 	%rd4563, %rd4560, 1;
	add.s64 	%rd4564, %rd4562, %rd4563;
	ld.u16 	%rs1457, [%rd4564];
	cvt.u32.u16	%r4952, %rs1457;
	add.s32 	%r4953, %r4951, %r4952;
	cvt.s64.s32	%rd4565, %r4953;
	shl.b64 	%rd4566, %rd4565, 2;
	add.s64 	%rd4567, %rd13, %rd4566;
	ld.f32 	%f887, [%rd4567];
	cvt.u32.u16	%r4954, %rs1;
	cvt.u32.u16	%r4955, %rs30;
	mul.lo.s32 	%r4956, %r4954, %r4955;
	ld.u16 	%rs1458, [%SP+42];
	cvt.u32.u16	%r4957, %rs1458;
	mul.lo.s32 	%r4958, %r4957, 12;
	add.s32 	%r4959, %r4956, %r4958;
	cvt.u64.u16	%rd4568, %rs6;
	shl.b64 	%rd4569, %rd4568, 1;
	add.s64 	%rd4570, %rd4562, %rd4569;
	ld.u16 	%rs1459, [%rd4570];
	cvt.u32.u16	%r4960, %rs1459;
	add.s32 	%r4961, %r4959, %r4960;
	cvt.s64.s32	%rd4571, %r4961;
	shl.b64 	%rd4572, %rd4571, 2;
	add.s64 	%rd4573, %rd13, %rd4572;
	ld.f32 	%f888, [%rd4573];
	cvt.u32.u16	%r4962, %rs1;
	cvt.u32.u16	%r4963, %rs30;
	mul.lo.s32 	%r4964, %r4962, %r4963;
	ld.u16 	%rs1460, [%SP+42];
	cvt.u32.u16	%r4965, %rs1460;
	mul.lo.s32 	%r4966, %r4965, 13;
	add.s32 	%r4967, %r4964, %r4966;
	cvt.u64.u16	%rd4574, %rs6;
	shl.b64 	%rd4575, %rd4574, 1;
	add.s64 	%rd4576, %rd4562, %rd4575;
	ld.u16 	%rs1461, [%rd4576];
	cvt.u32.u16	%r4968, %rs1461;
	add.s32 	%r4969, %r4967, %r4968;
	cvt.s64.s32	%rd4577, %r4969;
	shl.b64 	%rd4578, %rd4577, 2;
	add.s64 	%rd4579, %rd13, %rd4578;
	ld.f32 	%f889, [%rd4579];
	cvt.u32.u16	%r4970, %rs1;
	cvt.u32.u16	%r4971, %rs30;
	mul.lo.s32 	%r4972, %r4970, %r4971;
	ld.u16 	%rs1462, [%SP+42];
	cvt.u32.u16	%r4973, %rs1462;
	mul.lo.s32 	%r4974, %r4973, 14;
	add.s32 	%r4975, %r4972, %r4974;
	cvt.u64.u16	%rd4580, %rs6;
	shl.b64 	%rd4581, %rd4580, 1;
	add.s64 	%rd4582, %rd4562, %rd4581;
	ld.u16 	%rs1463, [%rd4582];
	cvt.u32.u16	%r4976, %rs1463;
	add.s32 	%r4977, %r4975, %r4976;
	cvt.s64.s32	%rd4583, %r4977;
	shl.b64 	%rd4584, %rd4583, 2;
	add.s64 	%rd4585, %rd13, %rd4584;
	ld.f32 	%f890, [%rd4585];
	cvt.u32.u16	%r4978, %rs1;
	cvt.u32.u16	%r4979, %rs30;
	mul.lo.s32 	%r4980, %r4978, %r4979;
	ld.u16 	%rs1464, [%SP+42];
	cvt.u32.u16	%r4981, %rs1464;
	mul.lo.s32 	%r4982, %r4981, 15;
	add.s32 	%r4983, %r4980, %r4982;
	cvt.u64.u16	%rd4586, %rs6;
	shl.b64 	%rd4587, %rd4586, 1;
	add.s64 	%rd4588, %rd4562, %rd4587;
	ld.u16 	%rs1465, [%rd4588];
	cvt.u32.u16	%r4984, %rs1465;
	add.s32 	%r4985, %r4983, %r4984;
	cvt.s64.s32	%rd4589, %r4985;
	shl.b64 	%rd4590, %rd4589, 2;
	add.s64 	%rd4591, %rd13, %rd4590;
	ld.f32 	%f891, [%rd4591];
	add.u64 	%rd4592, %SP, 928;
	add.u64 	%rd4593, %SP, 940;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4592;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4593;
	.param .b32 param2;
	st.param.f32	[param2+0], %f886;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4559;
	.param .b32 param4;
	st.param.f32	[param4+0], %f887;
	.param .b32 param5;
	st.param.f32	[param5+0], %f888;
	.param .b32 param6;
	st.param.f32	[param6+0], %f889;
	.param .b32 param7;
	st.param.f32	[param7+0], %f890;
	.param .b32 param8;
	st.param.f32	[param8+0], %f891;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 159
tmp1105:

BB46_298:
	.loc	1 407 1
	cvt.u32.u16	%r4986, %rs6;
	ld.u16 	%rs1466, [%SP+16];
	cvt.u32.u16	%r4987, %rs1466;
	mul.lo.s32 	%r4988, %r4987, 5;
	add.s32 	%r4989, %r4986, %r4988;
	cvt.s64.s32	%rd4594, %r4989;
	shl.b64 	%rd4595, %rd4594, 1;
	mov.u64 	%rd4596, cBoolModel;
	cvta.const.u64 	%rd4597, %rd4596;
	add.s64 	%rd4598, %rd4597, %rd4595;
	ld.u16 	%rs1467, [%rd4598];
	setp.ne.s16	%p294, %rs1467, 0;
	not.pred 	%p295, %p294;
	@%p295 bra 	BB46_300;
	bra.uni 	BB46_299;

BB46_299:
	.loc	1 407 1
tmp1106:
	cvt.ftz.f64.f32	%fd213, %f2200;
	add.f64 	%fd214, %fd213, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f892, %fd214;
	add.u64 	%rd4599, %SP, 460;
	add.s64 	%rd4600, %rd4599, 24;
	add.s64 	%rd4601, %rd4599, 28;
	cvt.u32.u16	%r4990, %rs1;
	cvt.u32.u16	%r4991, %rs30;
	mul.lo.s32 	%r4992, %r4990, %r4991;
	ld.u16 	%rs1468, [%SP+42];
	cvt.u32.u16	%r4993, %rs1468;
	mul.lo.s32 	%r4994, %r4993, 16;
	add.s32 	%r4995, %r4992, %r4994;
	cvt.u64.u16	%rd4602, %rs6;
	mov.u64 	%rd4603, cSegToComp;
	cvta.const.u64 	%rd4604, %rd4603;
	shl.b64 	%rd4605, %rd4602, 1;
	add.s64 	%rd4606, %rd4604, %rd4605;
	ld.u16 	%rs1469, [%rd4606];
	cvt.u32.u16	%r4996, %rs1469;
	add.s32 	%r4997, %r4995, %r4996;
	cvt.s64.s32	%rd4607, %r4997;
	shl.b64 	%rd4608, %rd4607, 2;
	add.s64 	%rd4609, %rd13, %rd4608;
	ld.f32 	%f893, [%rd4609];
	cvt.u32.u16	%r4998, %rs1;
	cvt.u32.u16	%r4999, %rs30;
	mul.lo.s32 	%r5000, %r4998, %r4999;
	ld.u16 	%rs1470, [%SP+42];
	cvt.u32.u16	%r5001, %rs1470;
	mul.lo.s32 	%r5002, %r5001, 17;
	add.s32 	%r5003, %r5000, %r5002;
	cvt.u64.u16	%rd4610, %rs6;
	shl.b64 	%rd4611, %rd4610, 1;
	add.s64 	%rd4612, %rd4604, %rd4611;
	ld.u16 	%rs1471, [%rd4612];
	cvt.u32.u16	%r5004, %rs1471;
	add.s32 	%r5005, %r5003, %r5004;
	cvt.s64.s32	%rd4613, %r5005;
	shl.b64 	%rd4614, %rd4613, 2;
	add.s64 	%rd4615, %rd13, %rd4614;
	ld.f32 	%f894, [%rd4615];
	cvt.u32.u16	%r5006, %rs1;
	cvt.u32.u16	%r5007, %rs30;
	mul.lo.s32 	%r5008, %r5006, %r5007;
	ld.u16 	%rs1472, [%SP+42];
	cvt.u32.u16	%r5009, %rs1472;
	mul.lo.s32 	%r5010, %r5009, 18;
	add.s32 	%r5011, %r5008, %r5010;
	cvt.u64.u16	%rd4616, %rs6;
	shl.b64 	%rd4617, %rd4616, 1;
	add.s64 	%rd4618, %rd4604, %rd4617;
	ld.u16 	%rs1473, [%rd4618];
	cvt.u32.u16	%r5012, %rs1473;
	add.s32 	%r5013, %r5011, %r5012;
	cvt.s64.s32	%rd4619, %r5013;
	shl.b64 	%rd4620, %rd4619, 2;
	add.s64 	%rd4621, %rd13, %rd4620;
	ld.f32 	%f895, [%rd4621];
	cvt.u32.u16	%r5014, %rs1;
	cvt.u32.u16	%r5015, %rs30;
	mul.lo.s32 	%r5016, %r5014, %r5015;
	ld.u16 	%rs1474, [%SP+42];
	cvt.u32.u16	%r5017, %rs1474;
	mul.lo.s32 	%r5018, %r5017, 19;
	add.s32 	%r5019, %r5016, %r5018;
	cvt.u64.u16	%rd4622, %rs6;
	shl.b64 	%rd4623, %rd4622, 1;
	add.s64 	%rd4624, %rd4604, %rd4623;
	ld.u16 	%rs1475, [%rd4624];
	cvt.u32.u16	%r5020, %rs1475;
	add.s32 	%r5021, %r5019, %r5020;
	cvt.s64.s32	%rd4625, %r5021;
	shl.b64 	%rd4626, %rd4625, 2;
	add.s64 	%rd4627, %rd13, %rd4626;
	ld.f32 	%f896, [%rd4627];
	cvt.u32.u16	%r5022, %rs1;
	cvt.u32.u16	%r5023, %rs30;
	mul.lo.s32 	%r5024, %r5022, %r5023;
	ld.u16 	%rs1476, [%SP+42];
	cvt.u32.u16	%r5025, %rs1476;
	mul.lo.s32 	%r5026, %r5025, 20;
	add.s32 	%r5027, %r5024, %r5026;
	cvt.u64.u16	%rd4628, %rs6;
	shl.b64 	%rd4629, %rd4628, 1;
	add.s64 	%rd4630, %rd4604, %rd4629;
	ld.u16 	%rs1477, [%rd4630];
	cvt.u32.u16	%r5028, %rs1477;
	add.s32 	%r5029, %r5027, %r5028;
	cvt.s64.s32	%rd4631, %r5029;
	shl.b64 	%rd4632, %rd4631, 2;
	add.s64 	%rd4633, %rd13, %rd4632;
	ld.f32 	%f897, [%rd4633];
	cvt.u32.u16	%r5030, %rs1;
	cvt.u32.u16	%r5031, %rs30;
	mul.lo.s32 	%r5032, %r5030, %r5031;
	ld.u16 	%rs1478, [%SP+42];
	cvt.u32.u16	%r5033, %rs1478;
	mul.lo.s32 	%r5034, %r5033, 21;
	add.s32 	%r5035, %r5032, %r5034;
	cvt.u64.u16	%rd4634, %rs6;
	shl.b64 	%rd4635, %rd4634, 1;
	add.s64 	%rd4636, %rd4604, %rd4635;
	ld.u16 	%rs1479, [%rd4636];
	cvt.u32.u16	%r5036, %rs1479;
	add.s32 	%r5037, %r5035, %r5036;
	cvt.s64.s32	%rd4637, %r5037;
	shl.b64 	%rd4638, %rd4637, 2;
	add.s64 	%rd4639, %rd13, %rd4638;
	ld.f32 	%f898, [%rd4639];
	cvt.u32.u16	%r5038, %rs1;
	cvt.u32.u16	%r5039, %rs30;
	mul.lo.s32 	%r5040, %r5038, %r5039;
	ld.u16 	%rs1480, [%SP+42];
	cvt.u32.u16	%r5041, %rs1480;
	mul.lo.s32 	%r5042, %r5041, 22;
	add.s32 	%r5043, %r5040, %r5042;
	cvt.u64.u16	%rd4640, %rs6;
	shl.b64 	%rd4641, %rd4640, 1;
	add.s64 	%rd4642, %rd4604, %rd4641;
	ld.u16 	%rs1481, [%rd4642];
	cvt.u32.u16	%r5044, %rs1481;
	add.s32 	%r5045, %r5043, %r5044;
	cvt.s64.s32	%rd4643, %r5045;
	shl.b64 	%rd4644, %rd4643, 2;
	add.s64 	%rd4645, %rd13, %rd4644;
	ld.f32 	%f899, [%rd4645];
	cvt.u32.u16	%r5046, %rs1;
	cvt.u32.u16	%r5047, %rs30;
	mul.lo.s32 	%r5048, %r5046, %r5047;
	ld.u16 	%rs1482, [%SP+42];
	cvt.u32.u16	%r5049, %rs1482;
	mul.lo.s32 	%r5050, %r5049, 23;
	add.s32 	%r5051, %r5048, %r5050;
	cvt.u64.u16	%rd4646, %rs6;
	shl.b64 	%rd4647, %rd4646, 1;
	add.s64 	%rd4648, %rd4604, %rd4647;
	ld.u16 	%rs1483, [%rd4648];
	cvt.u32.u16	%r5052, %rs1483;
	add.s32 	%r5053, %r5051, %r5052;
	cvt.s64.s32	%rd4649, %r5053;
	shl.b64 	%rd4650, %rd4649, 2;
	add.s64 	%rd4651, %rd13, %rd4650;
	ld.f32 	%f900, [%rd4651];
	cvt.u32.u16	%r5054, %rs1;
	cvt.u32.u16	%r5055, %rs30;
	mul.lo.s32 	%r5056, %r5054, %r5055;
	ld.u16 	%rs1484, [%SP+42];
	cvt.u32.u16	%r5057, %rs1484;
	mul.lo.s32 	%r5058, %r5057, 24;
	add.s32 	%r5059, %r5056, %r5058;
	cvt.u64.u16	%rd4652, %rs6;
	shl.b64 	%rd4653, %rd4652, 1;
	add.s64 	%rd4654, %rd4604, %rd4653;
	ld.u16 	%rs1485, [%rd4654];
	cvt.u32.u16	%r5060, %rs1485;
	add.s32 	%r5061, %r5059, %r5060;
	cvt.s64.s32	%rd4655, %r5061;
	shl.b64 	%rd4656, %rd4655, 2;
	add.s64 	%rd4657, %rd13, %rd4656;
	ld.f32 	%f901, [%rd4657];
	cvt.u32.u16	%r5062, %rs1;
	cvt.u32.u16	%r5063, %rs30;
	mul.lo.s32 	%r5064, %r5062, %r5063;
	ld.u16 	%rs1486, [%SP+42];
	cvt.u32.u16	%r5065, %rs1486;
	mul.lo.s32 	%r5066, %r5065, 25;
	add.s32 	%r5067, %r5064, %r5066;
	cvt.u64.u16	%rd4658, %rs6;
	shl.b64 	%rd4659, %rd4658, 1;
	add.s64 	%rd4660, %rd4604, %rd4659;
	ld.u16 	%rs1487, [%rd4660];
	cvt.u32.u16	%r5068, %rs1487;
	add.s32 	%r5069, %r5067, %r5068;
	cvt.s64.s32	%rd4661, %r5069;
	shl.b64 	%rd4662, %rd4661, 2;
	add.s64 	%rd4663, %rd13, %rd4662;
	ld.f32 	%f902, [%rd4663];
	cvt.u32.u16	%r5070, %rs1;
	cvt.u32.u16	%r5071, %rs30;
	mul.lo.s32 	%r5072, %r5070, %r5071;
	ld.u16 	%rs1488, [%SP+42];
	cvt.u32.u16	%r5073, %rs1488;
	mul.lo.s32 	%r5074, %r5073, 26;
	add.s32 	%r5075, %r5072, %r5074;
	cvt.u64.u16	%rd4664, %rs6;
	shl.b64 	%rd4665, %rd4664, 1;
	add.s64 	%rd4666, %rd4604, %rd4665;
	ld.u16 	%rs1489, [%rd4666];
	cvt.u32.u16	%r5076, %rs1489;
	add.s32 	%r5077, %r5075, %r5076;
	cvt.s64.s32	%rd4667, %r5077;
	shl.b64 	%rd4668, %rd4667, 2;
	add.s64 	%rd4669, %rd13, %rd4668;
	ld.f32 	%f903, [%rd4669];
	cvt.u32.u16	%r5078, %rs1;
	cvt.u32.u16	%r5079, %rs30;
	mul.lo.s32 	%r5080, %r5078, %r5079;
	ld.u16 	%rs1490, [%SP+42];
	cvt.u32.u16	%r5081, %rs1490;
	mul.lo.s32 	%r5082, %r5081, 27;
	add.s32 	%r5083, %r5080, %r5082;
	cvt.u64.u16	%rd4670, %rs6;
	shl.b64 	%rd4671, %rd4670, 1;
	add.s64 	%rd4672, %rd4604, %rd4671;
	ld.u16 	%rs1491, [%rd4672];
	cvt.u32.u16	%r5084, %rs1491;
	add.s32 	%r5085, %r5083, %r5084;
	cvt.s64.s32	%rd4673, %r5085;
	shl.b64 	%rd4674, %rd4673, 2;
	add.s64 	%rd4675, %rd13, %rd4674;
	ld.f32 	%f904, [%rd4675];
	add.u64 	%rd4676, %SP, 928;
	add.u64 	%rd4677, %SP, 940;
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4676;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4677;
	.param .b32 param2;
	st.param.f32	[param2+0], %f892;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4600;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4601;
	.param .b32 param5;
	st.param.f32	[param5+0], %f893;
	.param .b32 param6;
	st.param.f32	[param6+0], %f894;
	.param .b32 param7;
	st.param.f32	[param7+0], %f895;
	.param .b32 param8;
	st.param.f32	[param8+0], %f896;
	.param .b32 param9;
	st.param.f32	[param9+0], %f897;
	.param .b32 param10;
	st.param.f32	[param10+0], %f898;
	.param .b32 param11;
	st.param.f32	[param11+0], %f899;
	.param .b32 param12;
	st.param.f32	[param12+0], %f900;
	.param .b32 param13;
	st.param.f32	[param13+0], %f901;
	.param .b32 param14;
	st.param.f32	[param14+0], %f902;
	.param .b32 param15;
	st.param.f32	[param15+0], %f903;
	.param .b32 param16;
	st.param.f32	[param16+0], %f904;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 160
tmp1107:

BB46_300:
	.loc	1 407 1
	cvt.u32.u16	%r5086, %rs6;
	ld.u16 	%rs1492, [%SP+16];
	cvt.u32.u16	%r5087, %rs1492;
	mul.lo.s32 	%r5088, %r5087, 6;
	add.s32 	%r5089, %r5086, %r5088;
	cvt.s64.s32	%rd4678, %r5089;
	shl.b64 	%rd4679, %rd4678, 1;
	mov.u64 	%rd4680, cBoolModel;
	cvta.const.u64 	%rd4681, %rd4680;
	add.s64 	%rd4682, %rd4681, %rd4679;
	ld.u16 	%rs1493, [%rd4682];
	setp.ne.s16	%p296, %rs1493, 0;
	not.pred 	%p297, %p296;
	@%p297 bra 	BB46_302;
	bra.uni 	BB46_301;

BB46_301:
	.loc	1 407 1
tmp1108:
	cvt.ftz.f64.f32	%fd215, %f2200;
	add.f64 	%fd216, %fd215, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f905, %fd216;
	cvt.u32.u16	%r5090, %rs1;
	cvt.u32.u16	%r5091, %rs30;
	mul.lo.s32 	%r5092, %r5090, %r5091;
	ld.u16 	%rs1494, [%SP+42];
	cvt.u32.u16	%r5093, %rs1494;
	mul.lo.s32 	%r5094, %r5093, 28;
	add.s32 	%r5095, %r5092, %r5094;
	cvt.u64.u16	%rd4683, %rs6;
	mov.u64 	%rd4684, cSegToComp;
	cvta.const.u64 	%rd4685, %rd4684;
	shl.b64 	%rd4686, %rd4683, 1;
	add.s64 	%rd4687, %rd4685, %rd4686;
	ld.u16 	%rs1495, [%rd4687];
	cvt.u32.u16	%r5096, %rs1495;
	add.s32 	%r5097, %r5095, %r5096;
	cvt.s64.s32	%rd4688, %r5097;
	shl.b64 	%rd4689, %rd4688, 2;
	add.s64 	%rd4690, %rd13, %rd4689;
	ld.f32 	%f906, [%rd4690];
	cvt.u32.u16	%r5098, %rs1;
	cvt.u32.u16	%r5099, %rs30;
	mul.lo.s32 	%r5100, %r5098, %r5099;
	ld.u16 	%rs1496, [%SP+42];
	cvt.u32.u16	%r5101, %rs1496;
	mul.lo.s32 	%r5102, %r5101, 29;
	add.s32 	%r5103, %r5100, %r5102;
	cvt.u64.u16	%rd4691, %rs6;
	shl.b64 	%rd4692, %rd4691, 1;
	add.s64 	%rd4693, %rd4685, %rd4692;
	ld.u16 	%rs1497, [%rd4693];
	cvt.u32.u16	%r5104, %rs1497;
	add.s32 	%r5105, %r5103, %r5104;
	cvt.s64.s32	%rd4694, %r5105;
	shl.b64 	%rd4695, %rd4694, 2;
	add.s64 	%rd4696, %rd13, %rd4695;
	ld.f32 	%f907, [%rd4696];
	add.u64 	%rd4697, %SP, 928;
	add.u64 	%rd4698, %SP, 940;
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4697;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4698;
	.param .b32 param2;
	st.param.f32	[param2+0], %f905;
	.param .b32 param3;
	st.param.f32	[param3+0], %f906;
	.param .b32 param4;
	st.param.f32	[param4+0], %f907;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 161
tmp1109:

BB46_302:
	.loc	1 407 1
	cvt.u32.u16	%r5106, %rs7;
	ld.u16 	%rs1498, [%SP+16];
	cvt.u32.u16	%r5107, %rs1498;
	mul.lo.s32 	%r5108, %r5107, 0;
	add.s32 	%r5109, %r5106, %r5108;
	cvt.s64.s32	%rd4699, %r5109;
	shl.b64 	%rd4700, %rd4699, 1;
	mov.u64 	%rd4701, cBoolModel;
	cvta.const.u64 	%rd4702, %rd4701;
	add.s64 	%rd4703, %rd4702, %rd4700;
	ld.u16 	%rs1499, [%rd4703];
	setp.ne.s16	%p298, %rs1499, 0;
	not.pred 	%p299, %p298;
	@%p299 bra 	BB46_304;
	bra.uni 	BB46_303;

BB46_303:
	.loc	1 407 1
tmp1110:
	cvt.ftz.f64.f32	%fd217, %f2202;
	add.f64 	%fd218, %fd217, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f908, %fd218;
	add.u64 	%rd4704, %SP, 500;
	add.s64 	%rd4705, %rd4704, 4;
	cvt.u32.u16	%r5110, %rs1;
	cvt.u32.u16	%r5111, %rs30;
	mul.lo.s32 	%r5112, %r5110, %r5111;
	ld.u16 	%rs1500, [%SP+42];
	cvt.u32.u16	%r5113, %rs1500;
	mul.lo.s32 	%r5114, %r5113, 0;
	add.s32 	%r5115, %r5112, %r5114;
	cvt.u64.u16	%rd4706, %rs7;
	mov.u64 	%rd4707, cSegToComp;
	cvta.const.u64 	%rd4708, %rd4707;
	shl.b64 	%rd4709, %rd4706, 1;
	add.s64 	%rd4710, %rd4708, %rd4709;
	ld.u16 	%rs1501, [%rd4710];
	cvt.u32.u16	%r5116, %rs1501;
	add.s32 	%r5117, %r5115, %r5116;
	cvt.s64.s32	%rd4711, %r5117;
	shl.b64 	%rd4712, %rd4711, 2;
	add.s64 	%rd4713, %rd13, %rd4712;
	ld.f32 	%f909, [%rd4713];
	cvt.u32.u16	%r5118, %rs1;
	cvt.u32.u16	%r5119, %rs30;
	mul.lo.s32 	%r5120, %r5118, %r5119;
	ld.u16 	%rs1502, [%SP+42];
	cvt.u32.u16	%r5121, %rs1502;
	mul.lo.s32 	%r5122, %r5121, 1;
	add.s32 	%r5123, %r5120, %r5122;
	cvt.u64.u16	%rd4714, %rs7;
	shl.b64 	%rd4715, %rd4714, 1;
	add.s64 	%rd4716, %rd4708, %rd4715;
	ld.u16 	%rs1503, [%rd4716];
	cvt.u32.u16	%r5124, %rs1503;
	add.s32 	%r5125, %r5123, %r5124;
	cvt.s64.s32	%rd4717, %r5125;
	shl.b64 	%rd4718, %rd4717, 2;
	add.s64 	%rd4719, %rd13, %rd4718;
	ld.f32 	%f910, [%rd4719];
	ld.f32 	%f911, [%SP+532];
	add.s64 	%rd4720, %rd4704, 36;
	add.u64 	%rd4721, %SP, 952;
	add.u64 	%rd4722, %SP, 964;
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4721;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4722;
	.param .b32 param2;
	st.param.f32	[param2+0], %f908;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4704;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4705;
	.param .b32 param5;
	st.param.f32	[param5+0], %f909;
	.param .b32 param6;
	st.param.f32	[param6+0], %f910;
	.param .b32 param7;
	st.param.f32	[param7+0], %f911;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4720;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 162
tmp1111:

BB46_304:
	.loc	1 407 1
	cvt.u32.u16	%r5126, %rs7;
	ld.u16 	%rs1504, [%SP+16];
	cvt.u32.u16	%r5127, %rs1504;
	mul.lo.s32 	%r5128, %r5127, 1;
	add.s32 	%r5129, %r5126, %r5128;
	cvt.s64.s32	%rd4723, %r5129;
	shl.b64 	%rd4724, %rd4723, 1;
	mov.u64 	%rd4725, cBoolModel;
	cvta.const.u64 	%rd4726, %rd4725;
	add.s64 	%rd4727, %rd4726, %rd4724;
	ld.u16 	%rs1505, [%rd4727];
	setp.ne.s16	%p300, %rs1505, 0;
	not.pred 	%p301, %p300;
	@%p301 bra 	BB46_306;
	bra.uni 	BB46_305;

BB46_305:
	.loc	1 407 1
tmp1112:
	cvt.ftz.f64.f32	%fd219, %f2202;
	add.f64 	%fd220, %fd219, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f912, %fd220;
	add.u64 	%rd4728, %SP, 500;
	add.s64 	%rd4729, %rd4728, 8;
	ld.f32 	%f913, [%SP+536];
	add.s64 	%rd4730, %rd4728, 32;
	add.u64 	%rd4731, %SP, 952;
	add.u64 	%rd4732, %SP, 964;
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4731;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4732;
	.param .b32 param2;
	st.param.f32	[param2+0], %f912;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4729;
	.param .b32 param4;
	st.param.f32	[param4+0], %f913;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4730;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 163
tmp1113:

BB46_306:
	.loc	1 407 1
	cvt.u32.u16	%r5130, %rs7;
	ld.u16 	%rs1506, [%SP+16];
	cvt.u32.u16	%r5131, %rs1506;
	mul.lo.s32 	%r5132, %r5131, 2;
	add.s32 	%r5133, %r5130, %r5132;
	cvt.s64.s32	%rd4733, %r5133;
	shl.b64 	%rd4734, %rd4733, 1;
	mov.u64 	%rd4735, cBoolModel;
	cvta.const.u64 	%rd4736, %rd4735;
	add.s64 	%rd4737, %rd4736, %rd4734;
	ld.u16 	%rs1507, [%rd4737];
	setp.ne.s16	%p302, %rs1507, 0;
	not.pred 	%p303, %p302;
	@%p303 bra 	BB46_308;
	bra.uni 	BB46_307;

BB46_307:
	.loc	1 407 1
tmp1114:
	cvt.ftz.f64.f32	%fd221, %f2202;
	add.f64 	%fd222, %fd221, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f914, %fd222;
	add.u64 	%rd4738, %SP, 500;
	add.s64 	%rd4739, %rd4738, 12;
	cvt.u32.u16	%r5134, %rs1;
	cvt.u32.u16	%r5135, %rs30;
	mul.lo.s32 	%r5136, %r5134, %r5135;
	ld.u16 	%rs1508, [%SP+42];
	cvt.u32.u16	%r5137, %rs1508;
	mul.lo.s32 	%r5138, %r5137, 2;
	add.s32 	%r5139, %r5136, %r5138;
	cvt.u64.u16	%rd4740, %rs7;
	mov.u64 	%rd4741, cSegToComp;
	cvta.const.u64 	%rd4742, %rd4741;
	shl.b64 	%rd4743, %rd4740, 1;
	add.s64 	%rd4744, %rd4742, %rd4743;
	ld.u16 	%rs1509, [%rd4744];
	cvt.u32.u16	%r5140, %rs1509;
	add.s32 	%r5141, %r5139, %r5140;
	cvt.s64.s32	%rd4745, %r5141;
	shl.b64 	%rd4746, %rd4745, 2;
	add.s64 	%rd4747, %rd13, %rd4746;
	ld.f32 	%f915, [%rd4747];
	cvt.u32.u16	%r5142, %rs1;
	cvt.u32.u16	%r5143, %rs30;
	mul.lo.s32 	%r5144, %r5142, %r5143;
	ld.u16 	%rs1510, [%SP+42];
	cvt.u32.u16	%r5145, %rs1510;
	mul.lo.s32 	%r5146, %r5145, 3;
	add.s32 	%r5147, %r5144, %r5146;
	cvt.u64.u16	%rd4748, %rs7;
	shl.b64 	%rd4749, %rd4748, 1;
	add.s64 	%rd4750, %rd4742, %rd4749;
	ld.u16 	%rs1511, [%rd4750];
	cvt.u32.u16	%r5148, %rs1511;
	add.s32 	%r5149, %r5147, %r5148;
	cvt.s64.s32	%rd4751, %r5149;
	shl.b64 	%rd4752, %rd4751, 2;
	add.s64 	%rd4753, %rd13, %rd4752;
	ld.f32 	%f916, [%rd4753];
	cvt.u32.u16	%r5150, %rs1;
	cvt.u32.u16	%r5151, %rs30;
	mul.lo.s32 	%r5152, %r5150, %r5151;
	ld.u16 	%rs1512, [%SP+42];
	cvt.u32.u16	%r5153, %rs1512;
	mul.lo.s32 	%r5154, %r5153, 4;
	add.s32 	%r5155, %r5152, %r5154;
	cvt.u64.u16	%rd4754, %rs7;
	shl.b64 	%rd4755, %rd4754, 1;
	add.s64 	%rd4756, %rd4742, %rd4755;
	ld.u16 	%rs1513, [%rd4756];
	cvt.u32.u16	%r5156, %rs1513;
	add.s32 	%r5157, %r5155, %r5156;
	cvt.s64.s32	%rd4757, %r5157;
	shl.b64 	%rd4758, %rd4757, 2;
	add.s64 	%rd4759, %rd13, %rd4758;
	ld.f32 	%f917, [%rd4759];
	cvt.u32.u16	%r5158, %rs1;
	cvt.u32.u16	%r5159, %rs30;
	mul.lo.s32 	%r5160, %r5158, %r5159;
	ld.u16 	%rs1514, [%SP+42];
	cvt.u32.u16	%r5161, %rs1514;
	mul.lo.s32 	%r5162, %r5161, 5;
	add.s32 	%r5163, %r5160, %r5162;
	cvt.u64.u16	%rd4760, %rs7;
	shl.b64 	%rd4761, %rd4760, 1;
	add.s64 	%rd4762, %rd4742, %rd4761;
	ld.u16 	%rs1515, [%rd4762];
	cvt.u32.u16	%r5164, %rs1515;
	add.s32 	%r5165, %r5163, %r5164;
	cvt.s64.s32	%rd4763, %r5165;
	shl.b64 	%rd4764, %rd4763, 2;
	add.s64 	%rd4765, %rd13, %rd4764;
	ld.f32 	%f918, [%rd4765];
	ld.f32 	%f919, [%SP+532];
	add.u64 	%rd4766, %SP, 952;
	add.u64 	%rd4767, %SP, 964;
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4766;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4767;
	.param .b32 param2;
	st.param.f32	[param2+0], %f914;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4739;
	.param .b32 param4;
	st.param.f32	[param4+0], %f915;
	.param .b32 param5;
	st.param.f32	[param5+0], %f916;
	.param .b32 param6;
	st.param.f32	[param6+0], %f917;
	.param .b32 param7;
	st.param.f32	[param7+0], %f918;
	.param .b32 param8;
	st.param.f32	[param8+0], %f919;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 164
tmp1115:

BB46_308:
	.loc	1 407 1
	cvt.u32.u16	%r5166, %rs7;
	ld.u16 	%rs1516, [%SP+16];
	cvt.u32.u16	%r5167, %rs1516;
	mul.lo.s32 	%r5168, %r5167, 3;
	add.s32 	%r5169, %r5166, %r5168;
	cvt.s64.s32	%rd4768, %r5169;
	shl.b64 	%rd4769, %rd4768, 1;
	mov.u64 	%rd4770, cBoolModel;
	cvta.const.u64 	%rd4771, %rd4770;
	add.s64 	%rd4772, %rd4771, %rd4769;
	ld.u16 	%rs1517, [%rd4772];
	setp.ne.s16	%p304, %rs1517, 0;
	not.pred 	%p305, %p304;
	@%p305 bra 	BB46_310;
	bra.uni 	BB46_309;

BB46_309:
	.loc	1 407 1
tmp1116:
	cvt.ftz.f64.f32	%fd223, %f2202;
	add.f64 	%fd224, %fd223, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f920, %fd224;
	add.u64 	%rd4773, %SP, 500;
	add.s64 	%rd4774, %rd4773, 16;
	cvt.u32.u16	%r5170, %rs1;
	cvt.u32.u16	%r5171, %rs30;
	mul.lo.s32 	%r5172, %r5170, %r5171;
	ld.u16 	%rs1518, [%SP+42];
	cvt.u32.u16	%r5173, %rs1518;
	mul.lo.s32 	%r5174, %r5173, 6;
	add.s32 	%r5175, %r5172, %r5174;
	cvt.u64.u16	%rd4775, %rs7;
	mov.u64 	%rd4776, cSegToComp;
	cvta.const.u64 	%rd4777, %rd4776;
	shl.b64 	%rd4778, %rd4775, 1;
	add.s64 	%rd4779, %rd4777, %rd4778;
	ld.u16 	%rs1519, [%rd4779];
	cvt.u32.u16	%r5176, %rs1519;
	add.s32 	%r5177, %r5175, %r5176;
	cvt.s64.s32	%rd4780, %r5177;
	shl.b64 	%rd4781, %rd4780, 2;
	add.s64 	%rd4782, %rd13, %rd4781;
	ld.f32 	%f921, [%rd4782];
	cvt.u32.u16	%r5178, %rs1;
	cvt.u32.u16	%r5179, %rs30;
	mul.lo.s32 	%r5180, %r5178, %r5179;
	ld.u16 	%rs1520, [%SP+42];
	cvt.u32.u16	%r5181, %rs1520;
	mul.lo.s32 	%r5182, %r5181, 7;
	add.s32 	%r5183, %r5180, %r5182;
	cvt.u64.u16	%rd4783, %rs7;
	shl.b64 	%rd4784, %rd4783, 1;
	add.s64 	%rd4785, %rd4777, %rd4784;
	ld.u16 	%rs1521, [%rd4785];
	cvt.u32.u16	%r5184, %rs1521;
	add.s32 	%r5185, %r5183, %r5184;
	cvt.s64.s32	%rd4786, %r5185;
	shl.b64 	%rd4787, %rd4786, 2;
	add.s64 	%rd4788, %rd13, %rd4787;
	ld.f32 	%f922, [%rd4788];
	cvt.u32.u16	%r5186, %rs1;
	cvt.u32.u16	%r5187, %rs30;
	mul.lo.s32 	%r5188, %r5186, %r5187;
	ld.u16 	%rs1522, [%SP+42];
	cvt.u32.u16	%r5189, %rs1522;
	mul.lo.s32 	%r5190, %r5189, 8;
	add.s32 	%r5191, %r5188, %r5190;
	cvt.u64.u16	%rd4789, %rs7;
	shl.b64 	%rd4790, %rd4789, 1;
	add.s64 	%rd4791, %rd4777, %rd4790;
	ld.u16 	%rs1523, [%rd4791];
	cvt.u32.u16	%r5192, %rs1523;
	add.s32 	%r5193, %r5191, %r5192;
	cvt.s64.s32	%rd4792, %r5193;
	shl.b64 	%rd4793, %rd4792, 2;
	add.s64 	%rd4794, %rd13, %rd4793;
	ld.f32 	%f923, [%rd4794];
	cvt.u32.u16	%r5194, %rs1;
	cvt.u32.u16	%r5195, %rs30;
	mul.lo.s32 	%r5196, %r5194, %r5195;
	ld.u16 	%rs1524, [%SP+42];
	cvt.u32.u16	%r5197, %rs1524;
	mul.lo.s32 	%r5198, %r5197, 9;
	add.s32 	%r5199, %r5196, %r5198;
	cvt.u64.u16	%rd4795, %rs7;
	shl.b64 	%rd4796, %rd4795, 1;
	add.s64 	%rd4797, %rd4777, %rd4796;
	ld.u16 	%rs1525, [%rd4797];
	cvt.u32.u16	%r5200, %rs1525;
	add.s32 	%r5201, %r5199, %r5200;
	cvt.s64.s32	%rd4798, %r5201;
	shl.b64 	%rd4799, %rd4798, 2;
	add.s64 	%rd4800, %rd13, %rd4799;
	ld.f32 	%f924, [%rd4800];
	cvt.u32.u16	%r5202, %rs1;
	cvt.u32.u16	%r5203, %rs30;
	mul.lo.s32 	%r5204, %r5202, %r5203;
	ld.u16 	%rs1526, [%SP+42];
	cvt.u32.u16	%r5205, %rs1526;
	mul.lo.s32 	%r5206, %r5205, 10;
	add.s32 	%r5207, %r5204, %r5206;
	cvt.u64.u16	%rd4801, %rs7;
	shl.b64 	%rd4802, %rd4801, 1;
	add.s64 	%rd4803, %rd4777, %rd4802;
	ld.u16 	%rs1527, [%rd4803];
	cvt.u32.u16	%r5208, %rs1527;
	add.s32 	%r5209, %r5207, %r5208;
	cvt.s64.s32	%rd4804, %r5209;
	shl.b64 	%rd4805, %rd4804, 2;
	add.s64 	%rd4806, %rd13, %rd4805;
	ld.f32 	%f925, [%rd4806];
	add.u64 	%rd4807, %SP, 952;
	add.u64 	%rd4808, %SP, 964;
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4807;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4808;
	.param .b32 param2;
	st.param.f32	[param2+0], %f920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4774;
	.param .b32 param4;
	st.param.f32	[param4+0], %f921;
	.param .b32 param5;
	st.param.f32	[param5+0], %f922;
	.param .b32 param6;
	st.param.f32	[param6+0], %f923;
	.param .b32 param7;
	st.param.f32	[param7+0], %f924;
	.param .b32 param8;
	st.param.f32	[param8+0], %f925;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 165
tmp1117:

BB46_310:
	.loc	1 407 1
	cvt.u32.u16	%r5210, %rs7;
	ld.u16 	%rs1528, [%SP+16];
	cvt.u32.u16	%r5211, %rs1528;
	mul.lo.s32 	%r5212, %r5211, 4;
	add.s32 	%r5213, %r5210, %r5212;
	cvt.s64.s32	%rd4809, %r5213;
	shl.b64 	%rd4810, %rd4809, 1;
	mov.u64 	%rd4811, cBoolModel;
	cvta.const.u64 	%rd4812, %rd4811;
	add.s64 	%rd4813, %rd4812, %rd4810;
	ld.u16 	%rs1529, [%rd4813];
	setp.ne.s16	%p306, %rs1529, 0;
	not.pred 	%p307, %p306;
	@%p307 bra 	BB46_312;
	bra.uni 	BB46_311;

BB46_311:
	.loc	1 407 1
tmp1118:
	cvt.ftz.f64.f32	%fd225, %f2202;
	add.f64 	%fd226, %fd225, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f926, %fd226;
	add.u64 	%rd4814, %SP, 500;
	add.s64 	%rd4815, %rd4814, 20;
	cvt.u32.u16	%r5214, %rs1;
	cvt.u32.u16	%r5215, %rs30;
	mul.lo.s32 	%r5216, %r5214, %r5215;
	ld.u16 	%rs1530, [%SP+42];
	cvt.u32.u16	%r5217, %rs1530;
	mul.lo.s32 	%r5218, %r5217, 11;
	add.s32 	%r5219, %r5216, %r5218;
	cvt.u64.u16	%rd4816, %rs7;
	mov.u64 	%rd4817, cSegToComp;
	cvta.const.u64 	%rd4818, %rd4817;
	shl.b64 	%rd4819, %rd4816, 1;
	add.s64 	%rd4820, %rd4818, %rd4819;
	ld.u16 	%rs1531, [%rd4820];
	cvt.u32.u16	%r5220, %rs1531;
	add.s32 	%r5221, %r5219, %r5220;
	cvt.s64.s32	%rd4821, %r5221;
	shl.b64 	%rd4822, %rd4821, 2;
	add.s64 	%rd4823, %rd13, %rd4822;
	ld.f32 	%f927, [%rd4823];
	cvt.u32.u16	%r5222, %rs1;
	cvt.u32.u16	%r5223, %rs30;
	mul.lo.s32 	%r5224, %r5222, %r5223;
	ld.u16 	%rs1532, [%SP+42];
	cvt.u32.u16	%r5225, %rs1532;
	mul.lo.s32 	%r5226, %r5225, 12;
	add.s32 	%r5227, %r5224, %r5226;
	cvt.u64.u16	%rd4824, %rs7;
	shl.b64 	%rd4825, %rd4824, 1;
	add.s64 	%rd4826, %rd4818, %rd4825;
	ld.u16 	%rs1533, [%rd4826];
	cvt.u32.u16	%r5228, %rs1533;
	add.s32 	%r5229, %r5227, %r5228;
	cvt.s64.s32	%rd4827, %r5229;
	shl.b64 	%rd4828, %rd4827, 2;
	add.s64 	%rd4829, %rd13, %rd4828;
	ld.f32 	%f928, [%rd4829];
	cvt.u32.u16	%r5230, %rs1;
	cvt.u32.u16	%r5231, %rs30;
	mul.lo.s32 	%r5232, %r5230, %r5231;
	ld.u16 	%rs1534, [%SP+42];
	cvt.u32.u16	%r5233, %rs1534;
	mul.lo.s32 	%r5234, %r5233, 13;
	add.s32 	%r5235, %r5232, %r5234;
	cvt.u64.u16	%rd4830, %rs7;
	shl.b64 	%rd4831, %rd4830, 1;
	add.s64 	%rd4832, %rd4818, %rd4831;
	ld.u16 	%rs1535, [%rd4832];
	cvt.u32.u16	%r5236, %rs1535;
	add.s32 	%r5237, %r5235, %r5236;
	cvt.s64.s32	%rd4833, %r5237;
	shl.b64 	%rd4834, %rd4833, 2;
	add.s64 	%rd4835, %rd13, %rd4834;
	ld.f32 	%f929, [%rd4835];
	cvt.u32.u16	%r5238, %rs1;
	cvt.u32.u16	%r5239, %rs30;
	mul.lo.s32 	%r5240, %r5238, %r5239;
	ld.u16 	%rs1536, [%SP+42];
	cvt.u32.u16	%r5241, %rs1536;
	mul.lo.s32 	%r5242, %r5241, 14;
	add.s32 	%r5243, %r5240, %r5242;
	cvt.u64.u16	%rd4836, %rs7;
	shl.b64 	%rd4837, %rd4836, 1;
	add.s64 	%rd4838, %rd4818, %rd4837;
	ld.u16 	%rs1537, [%rd4838];
	cvt.u32.u16	%r5244, %rs1537;
	add.s32 	%r5245, %r5243, %r5244;
	cvt.s64.s32	%rd4839, %r5245;
	shl.b64 	%rd4840, %rd4839, 2;
	add.s64 	%rd4841, %rd13, %rd4840;
	ld.f32 	%f930, [%rd4841];
	cvt.u32.u16	%r5246, %rs1;
	cvt.u32.u16	%r5247, %rs30;
	mul.lo.s32 	%r5248, %r5246, %r5247;
	ld.u16 	%rs1538, [%SP+42];
	cvt.u32.u16	%r5249, %rs1538;
	mul.lo.s32 	%r5250, %r5249, 15;
	add.s32 	%r5251, %r5248, %r5250;
	cvt.u64.u16	%rd4842, %rs7;
	shl.b64 	%rd4843, %rd4842, 1;
	add.s64 	%rd4844, %rd4818, %rd4843;
	ld.u16 	%rs1539, [%rd4844];
	cvt.u32.u16	%r5252, %rs1539;
	add.s32 	%r5253, %r5251, %r5252;
	cvt.s64.s32	%rd4845, %r5253;
	shl.b64 	%rd4846, %rd4845, 2;
	add.s64 	%rd4847, %rd13, %rd4846;
	ld.f32 	%f931, [%rd4847];
	add.u64 	%rd4848, %SP, 952;
	add.u64 	%rd4849, %SP, 964;
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4848;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4849;
	.param .b32 param2;
	st.param.f32	[param2+0], %f926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4815;
	.param .b32 param4;
	st.param.f32	[param4+0], %f927;
	.param .b32 param5;
	st.param.f32	[param5+0], %f928;
	.param .b32 param6;
	st.param.f32	[param6+0], %f929;
	.param .b32 param7;
	st.param.f32	[param7+0], %f930;
	.param .b32 param8;
	st.param.f32	[param8+0], %f931;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 166
tmp1119:

BB46_312:
	.loc	1 407 1
	cvt.u32.u16	%r5254, %rs7;
	ld.u16 	%rs1540, [%SP+16];
	cvt.u32.u16	%r5255, %rs1540;
	mul.lo.s32 	%r5256, %r5255, 5;
	add.s32 	%r5257, %r5254, %r5256;
	cvt.s64.s32	%rd4850, %r5257;
	shl.b64 	%rd4851, %rd4850, 1;
	mov.u64 	%rd4852, cBoolModel;
	cvta.const.u64 	%rd4853, %rd4852;
	add.s64 	%rd4854, %rd4853, %rd4851;
	ld.u16 	%rs1541, [%rd4854];
	setp.ne.s16	%p308, %rs1541, 0;
	not.pred 	%p309, %p308;
	@%p309 bra 	BB46_314;
	bra.uni 	BB46_313;

BB46_313:
	.loc	1 407 1
tmp1120:
	cvt.ftz.f64.f32	%fd227, %f2202;
	add.f64 	%fd228, %fd227, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f932, %fd228;
	add.u64 	%rd4855, %SP, 500;
	add.s64 	%rd4856, %rd4855, 24;
	add.s64 	%rd4857, %rd4855, 28;
	cvt.u32.u16	%r5258, %rs1;
	cvt.u32.u16	%r5259, %rs30;
	mul.lo.s32 	%r5260, %r5258, %r5259;
	ld.u16 	%rs1542, [%SP+42];
	cvt.u32.u16	%r5261, %rs1542;
	mul.lo.s32 	%r5262, %r5261, 16;
	add.s32 	%r5263, %r5260, %r5262;
	cvt.u64.u16	%rd4858, %rs7;
	mov.u64 	%rd4859, cSegToComp;
	cvta.const.u64 	%rd4860, %rd4859;
	shl.b64 	%rd4861, %rd4858, 1;
	add.s64 	%rd4862, %rd4860, %rd4861;
	ld.u16 	%rs1543, [%rd4862];
	cvt.u32.u16	%r5264, %rs1543;
	add.s32 	%r5265, %r5263, %r5264;
	cvt.s64.s32	%rd4863, %r5265;
	shl.b64 	%rd4864, %rd4863, 2;
	add.s64 	%rd4865, %rd13, %rd4864;
	ld.f32 	%f933, [%rd4865];
	cvt.u32.u16	%r5266, %rs1;
	cvt.u32.u16	%r5267, %rs30;
	mul.lo.s32 	%r5268, %r5266, %r5267;
	ld.u16 	%rs1544, [%SP+42];
	cvt.u32.u16	%r5269, %rs1544;
	mul.lo.s32 	%r5270, %r5269, 17;
	add.s32 	%r5271, %r5268, %r5270;
	cvt.u64.u16	%rd4866, %rs7;
	shl.b64 	%rd4867, %rd4866, 1;
	add.s64 	%rd4868, %rd4860, %rd4867;
	ld.u16 	%rs1545, [%rd4868];
	cvt.u32.u16	%r5272, %rs1545;
	add.s32 	%r5273, %r5271, %r5272;
	cvt.s64.s32	%rd4869, %r5273;
	shl.b64 	%rd4870, %rd4869, 2;
	add.s64 	%rd4871, %rd13, %rd4870;
	ld.f32 	%f934, [%rd4871];
	cvt.u32.u16	%r5274, %rs1;
	cvt.u32.u16	%r5275, %rs30;
	mul.lo.s32 	%r5276, %r5274, %r5275;
	ld.u16 	%rs1546, [%SP+42];
	cvt.u32.u16	%r5277, %rs1546;
	mul.lo.s32 	%r5278, %r5277, 18;
	add.s32 	%r5279, %r5276, %r5278;
	cvt.u64.u16	%rd4872, %rs7;
	shl.b64 	%rd4873, %rd4872, 1;
	add.s64 	%rd4874, %rd4860, %rd4873;
	ld.u16 	%rs1547, [%rd4874];
	cvt.u32.u16	%r5280, %rs1547;
	add.s32 	%r5281, %r5279, %r5280;
	cvt.s64.s32	%rd4875, %r5281;
	shl.b64 	%rd4876, %rd4875, 2;
	add.s64 	%rd4877, %rd13, %rd4876;
	ld.f32 	%f935, [%rd4877];
	cvt.u32.u16	%r5282, %rs1;
	cvt.u32.u16	%r5283, %rs30;
	mul.lo.s32 	%r5284, %r5282, %r5283;
	ld.u16 	%rs1548, [%SP+42];
	cvt.u32.u16	%r5285, %rs1548;
	mul.lo.s32 	%r5286, %r5285, 19;
	add.s32 	%r5287, %r5284, %r5286;
	cvt.u64.u16	%rd4878, %rs7;
	shl.b64 	%rd4879, %rd4878, 1;
	add.s64 	%rd4880, %rd4860, %rd4879;
	ld.u16 	%rs1549, [%rd4880];
	cvt.u32.u16	%r5288, %rs1549;
	add.s32 	%r5289, %r5287, %r5288;
	cvt.s64.s32	%rd4881, %r5289;
	shl.b64 	%rd4882, %rd4881, 2;
	add.s64 	%rd4883, %rd13, %rd4882;
	ld.f32 	%f936, [%rd4883];
	cvt.u32.u16	%r5290, %rs1;
	cvt.u32.u16	%r5291, %rs30;
	mul.lo.s32 	%r5292, %r5290, %r5291;
	ld.u16 	%rs1550, [%SP+42];
	cvt.u32.u16	%r5293, %rs1550;
	mul.lo.s32 	%r5294, %r5293, 20;
	add.s32 	%r5295, %r5292, %r5294;
	cvt.u64.u16	%rd4884, %rs7;
	shl.b64 	%rd4885, %rd4884, 1;
	add.s64 	%rd4886, %rd4860, %rd4885;
	ld.u16 	%rs1551, [%rd4886];
	cvt.u32.u16	%r5296, %rs1551;
	add.s32 	%r5297, %r5295, %r5296;
	cvt.s64.s32	%rd4887, %r5297;
	shl.b64 	%rd4888, %rd4887, 2;
	add.s64 	%rd4889, %rd13, %rd4888;
	ld.f32 	%f937, [%rd4889];
	cvt.u32.u16	%r5298, %rs1;
	cvt.u32.u16	%r5299, %rs30;
	mul.lo.s32 	%r5300, %r5298, %r5299;
	ld.u16 	%rs1552, [%SP+42];
	cvt.u32.u16	%r5301, %rs1552;
	mul.lo.s32 	%r5302, %r5301, 21;
	add.s32 	%r5303, %r5300, %r5302;
	cvt.u64.u16	%rd4890, %rs7;
	shl.b64 	%rd4891, %rd4890, 1;
	add.s64 	%rd4892, %rd4860, %rd4891;
	ld.u16 	%rs1553, [%rd4892];
	cvt.u32.u16	%r5304, %rs1553;
	add.s32 	%r5305, %r5303, %r5304;
	cvt.s64.s32	%rd4893, %r5305;
	shl.b64 	%rd4894, %rd4893, 2;
	add.s64 	%rd4895, %rd13, %rd4894;
	ld.f32 	%f938, [%rd4895];
	cvt.u32.u16	%r5306, %rs1;
	cvt.u32.u16	%r5307, %rs30;
	mul.lo.s32 	%r5308, %r5306, %r5307;
	ld.u16 	%rs1554, [%SP+42];
	cvt.u32.u16	%r5309, %rs1554;
	mul.lo.s32 	%r5310, %r5309, 22;
	add.s32 	%r5311, %r5308, %r5310;
	cvt.u64.u16	%rd4896, %rs7;
	shl.b64 	%rd4897, %rd4896, 1;
	add.s64 	%rd4898, %rd4860, %rd4897;
	ld.u16 	%rs1555, [%rd4898];
	cvt.u32.u16	%r5312, %rs1555;
	add.s32 	%r5313, %r5311, %r5312;
	cvt.s64.s32	%rd4899, %r5313;
	shl.b64 	%rd4900, %rd4899, 2;
	add.s64 	%rd4901, %rd13, %rd4900;
	ld.f32 	%f939, [%rd4901];
	cvt.u32.u16	%r5314, %rs1;
	cvt.u32.u16	%r5315, %rs30;
	mul.lo.s32 	%r5316, %r5314, %r5315;
	ld.u16 	%rs1556, [%SP+42];
	cvt.u32.u16	%r5317, %rs1556;
	mul.lo.s32 	%r5318, %r5317, 23;
	add.s32 	%r5319, %r5316, %r5318;
	cvt.u64.u16	%rd4902, %rs7;
	shl.b64 	%rd4903, %rd4902, 1;
	add.s64 	%rd4904, %rd4860, %rd4903;
	ld.u16 	%rs1557, [%rd4904];
	cvt.u32.u16	%r5320, %rs1557;
	add.s32 	%r5321, %r5319, %r5320;
	cvt.s64.s32	%rd4905, %r5321;
	shl.b64 	%rd4906, %rd4905, 2;
	add.s64 	%rd4907, %rd13, %rd4906;
	ld.f32 	%f940, [%rd4907];
	cvt.u32.u16	%r5322, %rs1;
	cvt.u32.u16	%r5323, %rs30;
	mul.lo.s32 	%r5324, %r5322, %r5323;
	ld.u16 	%rs1558, [%SP+42];
	cvt.u32.u16	%r5325, %rs1558;
	mul.lo.s32 	%r5326, %r5325, 24;
	add.s32 	%r5327, %r5324, %r5326;
	cvt.u64.u16	%rd4908, %rs7;
	shl.b64 	%rd4909, %rd4908, 1;
	add.s64 	%rd4910, %rd4860, %rd4909;
	ld.u16 	%rs1559, [%rd4910];
	cvt.u32.u16	%r5328, %rs1559;
	add.s32 	%r5329, %r5327, %r5328;
	cvt.s64.s32	%rd4911, %r5329;
	shl.b64 	%rd4912, %rd4911, 2;
	add.s64 	%rd4913, %rd13, %rd4912;
	ld.f32 	%f941, [%rd4913];
	cvt.u32.u16	%r5330, %rs1;
	cvt.u32.u16	%r5331, %rs30;
	mul.lo.s32 	%r5332, %r5330, %r5331;
	ld.u16 	%rs1560, [%SP+42];
	cvt.u32.u16	%r5333, %rs1560;
	mul.lo.s32 	%r5334, %r5333, 25;
	add.s32 	%r5335, %r5332, %r5334;
	cvt.u64.u16	%rd4914, %rs7;
	shl.b64 	%rd4915, %rd4914, 1;
	add.s64 	%rd4916, %rd4860, %rd4915;
	ld.u16 	%rs1561, [%rd4916];
	cvt.u32.u16	%r5336, %rs1561;
	add.s32 	%r5337, %r5335, %r5336;
	cvt.s64.s32	%rd4917, %r5337;
	shl.b64 	%rd4918, %rd4917, 2;
	add.s64 	%rd4919, %rd13, %rd4918;
	ld.f32 	%f942, [%rd4919];
	cvt.u32.u16	%r5338, %rs1;
	cvt.u32.u16	%r5339, %rs30;
	mul.lo.s32 	%r5340, %r5338, %r5339;
	ld.u16 	%rs1562, [%SP+42];
	cvt.u32.u16	%r5341, %rs1562;
	mul.lo.s32 	%r5342, %r5341, 26;
	add.s32 	%r5343, %r5340, %r5342;
	cvt.u64.u16	%rd4920, %rs7;
	shl.b64 	%rd4921, %rd4920, 1;
	add.s64 	%rd4922, %rd4860, %rd4921;
	ld.u16 	%rs1563, [%rd4922];
	cvt.u32.u16	%r5344, %rs1563;
	add.s32 	%r5345, %r5343, %r5344;
	cvt.s64.s32	%rd4923, %r5345;
	shl.b64 	%rd4924, %rd4923, 2;
	add.s64 	%rd4925, %rd13, %rd4924;
	ld.f32 	%f943, [%rd4925];
	cvt.u32.u16	%r5346, %rs1;
	cvt.u32.u16	%r5347, %rs30;
	mul.lo.s32 	%r5348, %r5346, %r5347;
	ld.u16 	%rs1564, [%SP+42];
	cvt.u32.u16	%r5349, %rs1564;
	mul.lo.s32 	%r5350, %r5349, 27;
	add.s32 	%r5351, %r5348, %r5350;
	cvt.u64.u16	%rd4926, %rs7;
	shl.b64 	%rd4927, %rd4926, 1;
	add.s64 	%rd4928, %rd4860, %rd4927;
	ld.u16 	%rs1565, [%rd4928];
	cvt.u32.u16	%r5352, %rs1565;
	add.s32 	%r5353, %r5351, %r5352;
	cvt.s64.s32	%rd4929, %r5353;
	shl.b64 	%rd4930, %rd4929, 2;
	add.s64 	%rd4931, %rd13, %rd4930;
	ld.f32 	%f944, [%rd4931];
	add.u64 	%rd4932, %SP, 952;
	add.u64 	%rd4933, %SP, 964;
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4933;
	.param .b32 param2;
	st.param.f32	[param2+0], %f932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4856;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4857;
	.param .b32 param5;
	st.param.f32	[param5+0], %f933;
	.param .b32 param6;
	st.param.f32	[param6+0], %f934;
	.param .b32 param7;
	st.param.f32	[param7+0], %f935;
	.param .b32 param8;
	st.param.f32	[param8+0], %f936;
	.param .b32 param9;
	st.param.f32	[param9+0], %f937;
	.param .b32 param10;
	st.param.f32	[param10+0], %f938;
	.param .b32 param11;
	st.param.f32	[param11+0], %f939;
	.param .b32 param12;
	st.param.f32	[param12+0], %f940;
	.param .b32 param13;
	st.param.f32	[param13+0], %f941;
	.param .b32 param14;
	st.param.f32	[param14+0], %f942;
	.param .b32 param15;
	st.param.f32	[param15+0], %f943;
	.param .b32 param16;
	st.param.f32	[param16+0], %f944;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 167
tmp1121:

BB46_314:
	.loc	1 407 1
	cvt.u32.u16	%r5354, %rs7;
	ld.u16 	%rs1566, [%SP+16];
	cvt.u32.u16	%r5355, %rs1566;
	mul.lo.s32 	%r5356, %r5355, 6;
	add.s32 	%r5357, %r5354, %r5356;
	cvt.s64.s32	%rd4934, %r5357;
	shl.b64 	%rd4935, %rd4934, 1;
	mov.u64 	%rd4936, cBoolModel;
	cvta.const.u64 	%rd4937, %rd4936;
	add.s64 	%rd4938, %rd4937, %rd4935;
	ld.u16 	%rs1567, [%rd4938];
	setp.ne.s16	%p310, %rs1567, 0;
	not.pred 	%p311, %p310;
	@%p311 bra 	BB46_316;
	bra.uni 	BB46_315;

BB46_315:
	.loc	1 407 1
tmp1122:
	cvt.ftz.f64.f32	%fd229, %f2202;
	add.f64 	%fd230, %fd229, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f945, %fd230;
	cvt.u32.u16	%r5358, %rs1;
	cvt.u32.u16	%r5359, %rs30;
	mul.lo.s32 	%r5360, %r5358, %r5359;
	ld.u16 	%rs1568, [%SP+42];
	cvt.u32.u16	%r5361, %rs1568;
	mul.lo.s32 	%r5362, %r5361, 28;
	add.s32 	%r5363, %r5360, %r5362;
	cvt.u64.u16	%rd4939, %rs7;
	mov.u64 	%rd4940, cSegToComp;
	cvta.const.u64 	%rd4941, %rd4940;
	shl.b64 	%rd4942, %rd4939, 1;
	add.s64 	%rd4943, %rd4941, %rd4942;
	ld.u16 	%rs1569, [%rd4943];
	cvt.u32.u16	%r5364, %rs1569;
	add.s32 	%r5365, %r5363, %r5364;
	cvt.s64.s32	%rd4944, %r5365;
	shl.b64 	%rd4945, %rd4944, 2;
	add.s64 	%rd4946, %rd13, %rd4945;
	ld.f32 	%f946, [%rd4946];
	cvt.u32.u16	%r5366, %rs1;
	cvt.u32.u16	%r5367, %rs30;
	mul.lo.s32 	%r5368, %r5366, %r5367;
	ld.u16 	%rs1570, [%SP+42];
	cvt.u32.u16	%r5369, %rs1570;
	mul.lo.s32 	%r5370, %r5369, 29;
	add.s32 	%r5371, %r5368, %r5370;
	cvt.u64.u16	%rd4947, %rs7;
	shl.b64 	%rd4948, %rd4947, 1;
	add.s64 	%rd4949, %rd4941, %rd4948;
	ld.u16 	%rs1571, [%rd4949];
	cvt.u32.u16	%r5372, %rs1571;
	add.s32 	%r5373, %r5371, %r5372;
	cvt.s64.s32	%rd4950, %r5373;
	shl.b64 	%rd4951, %rd4950, 2;
	add.s64 	%rd4952, %rd13, %rd4951;
	ld.f32 	%f947, [%rd4952];
	add.u64 	%rd4953, %SP, 952;
	add.u64 	%rd4954, %SP, 964;
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4953;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4954;
	.param .b32 param2;
	st.param.f32	[param2+0], %f945;
	.param .b32 param3;
	st.param.f32	[param3+0], %f946;
	.param .b32 param4;
	st.param.f32	[param4+0], %f947;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 168
tmp1123:

BB46_316:
	.loc	1 407 1
	cvt.u32.u16	%r5374, %rs8;
	ld.u16 	%rs1572, [%SP+16];
	cvt.u32.u16	%r5375, %rs1572;
	mul.lo.s32 	%r5376, %r5375, 0;
	add.s32 	%r5377, %r5374, %r5376;
	cvt.s64.s32	%rd4955, %r5377;
	shl.b64 	%rd4956, %rd4955, 1;
	mov.u64 	%rd4957, cBoolModel;
	cvta.const.u64 	%rd4958, %rd4957;
	add.s64 	%rd4959, %rd4958, %rd4956;
	ld.u16 	%rs1573, [%rd4959];
	setp.ne.s16	%p312, %rs1573, 0;
	not.pred 	%p313, %p312;
	@%p313 bra 	BB46_318;
	bra.uni 	BB46_317;

BB46_317:
	.loc	1 407 1
tmp1124:
	cvt.ftz.f64.f32	%fd231, %f2204;
	add.f64 	%fd232, %fd231, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f948, %fd232;
	add.u64 	%rd4960, %SP, 540;
	add.s64 	%rd4961, %rd4960, 4;
	cvt.u32.u16	%r5378, %rs1;
	cvt.u32.u16	%r5379, %rs30;
	mul.lo.s32 	%r5380, %r5378, %r5379;
	ld.u16 	%rs1574, [%SP+42];
	cvt.u32.u16	%r5381, %rs1574;
	mul.lo.s32 	%r5382, %r5381, 0;
	add.s32 	%r5383, %r5380, %r5382;
	cvt.u64.u16	%rd4962, %rs8;
	mov.u64 	%rd4963, cSegToComp;
	cvta.const.u64 	%rd4964, %rd4963;
	shl.b64 	%rd4965, %rd4962, 1;
	add.s64 	%rd4966, %rd4964, %rd4965;
	ld.u16 	%rs1575, [%rd4966];
	cvt.u32.u16	%r5384, %rs1575;
	add.s32 	%r5385, %r5383, %r5384;
	cvt.s64.s32	%rd4967, %r5385;
	shl.b64 	%rd4968, %rd4967, 2;
	add.s64 	%rd4969, %rd13, %rd4968;
	ld.f32 	%f949, [%rd4969];
	cvt.u32.u16	%r5386, %rs1;
	cvt.u32.u16	%r5387, %rs30;
	mul.lo.s32 	%r5388, %r5386, %r5387;
	ld.u16 	%rs1576, [%SP+42];
	cvt.u32.u16	%r5389, %rs1576;
	mul.lo.s32 	%r5390, %r5389, 1;
	add.s32 	%r5391, %r5388, %r5390;
	cvt.u64.u16	%rd4970, %rs8;
	shl.b64 	%rd4971, %rd4970, 1;
	add.s64 	%rd4972, %rd4964, %rd4971;
	ld.u16 	%rs1577, [%rd4972];
	cvt.u32.u16	%r5392, %rs1577;
	add.s32 	%r5393, %r5391, %r5392;
	cvt.s64.s32	%rd4973, %r5393;
	shl.b64 	%rd4974, %rd4973, 2;
	add.s64 	%rd4975, %rd13, %rd4974;
	ld.f32 	%f950, [%rd4975];
	ld.f32 	%f951, [%SP+572];
	add.s64 	%rd4976, %rd4960, 36;
	add.u64 	%rd4977, %SP, 976;
	add.u64 	%rd4978, %SP, 988;
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4977;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4978;
	.param .b32 param2;
	st.param.f32	[param2+0], %f948;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4960;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4961;
	.param .b32 param5;
	st.param.f32	[param5+0], %f949;
	.param .b32 param6;
	st.param.f32	[param6+0], %f950;
	.param .b32 param7;
	st.param.f32	[param7+0], %f951;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4976;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 169
tmp1125:

BB46_318:
	.loc	1 407 1
	cvt.u32.u16	%r5394, %rs8;
	ld.u16 	%rs1578, [%SP+16];
	cvt.u32.u16	%r5395, %rs1578;
	mul.lo.s32 	%r5396, %r5395, 1;
	add.s32 	%r5397, %r5394, %r5396;
	cvt.s64.s32	%rd4979, %r5397;
	shl.b64 	%rd4980, %rd4979, 1;
	mov.u64 	%rd4981, cBoolModel;
	cvta.const.u64 	%rd4982, %rd4981;
	add.s64 	%rd4983, %rd4982, %rd4980;
	ld.u16 	%rs1579, [%rd4983];
	setp.ne.s16	%p314, %rs1579, 0;
	not.pred 	%p315, %p314;
	@%p315 bra 	BB46_320;
	bra.uni 	BB46_319;

BB46_319:
	.loc	1 407 1
tmp1126:
	cvt.ftz.f64.f32	%fd233, %f2204;
	add.f64 	%fd234, %fd233, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f952, %fd234;
	add.u64 	%rd4984, %SP, 540;
	add.s64 	%rd4985, %rd4984, 8;
	ld.f32 	%f953, [%SP+576];
	add.s64 	%rd4986, %rd4984, 32;
	add.u64 	%rd4987, %SP, 976;
	add.u64 	%rd4988, %SP, 988;
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4987;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4988;
	.param .b32 param2;
	st.param.f32	[param2+0], %f952;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4985;
	.param .b32 param4;
	st.param.f32	[param4+0], %f953;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4986;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 170
tmp1127:

BB46_320:
	.loc	1 407 1
	cvt.u32.u16	%r5398, %rs8;
	ld.u16 	%rs1580, [%SP+16];
	cvt.u32.u16	%r5399, %rs1580;
	mul.lo.s32 	%r5400, %r5399, 2;
	add.s32 	%r5401, %r5398, %r5400;
	cvt.s64.s32	%rd4989, %r5401;
	shl.b64 	%rd4990, %rd4989, 1;
	mov.u64 	%rd4991, cBoolModel;
	cvta.const.u64 	%rd4992, %rd4991;
	add.s64 	%rd4993, %rd4992, %rd4990;
	ld.u16 	%rs1581, [%rd4993];
	setp.ne.s16	%p316, %rs1581, 0;
	not.pred 	%p317, %p316;
	@%p317 bra 	BB46_322;
	bra.uni 	BB46_321;

BB46_321:
	.loc	1 407 1
tmp1128:
	cvt.ftz.f64.f32	%fd235, %f2204;
	add.f64 	%fd236, %fd235, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f954, %fd236;
	add.u64 	%rd4994, %SP, 540;
	add.s64 	%rd4995, %rd4994, 12;
	cvt.u32.u16	%r5402, %rs1;
	cvt.u32.u16	%r5403, %rs30;
	mul.lo.s32 	%r5404, %r5402, %r5403;
	ld.u16 	%rs1582, [%SP+42];
	cvt.u32.u16	%r5405, %rs1582;
	mul.lo.s32 	%r5406, %r5405, 2;
	add.s32 	%r5407, %r5404, %r5406;
	cvt.u64.u16	%rd4996, %rs8;
	mov.u64 	%rd4997, cSegToComp;
	cvta.const.u64 	%rd4998, %rd4997;
	shl.b64 	%rd4999, %rd4996, 1;
	add.s64 	%rd5000, %rd4998, %rd4999;
	ld.u16 	%rs1583, [%rd5000];
	cvt.u32.u16	%r5408, %rs1583;
	add.s32 	%r5409, %r5407, %r5408;
	cvt.s64.s32	%rd5001, %r5409;
	shl.b64 	%rd5002, %rd5001, 2;
	add.s64 	%rd5003, %rd13, %rd5002;
	ld.f32 	%f955, [%rd5003];
	cvt.u32.u16	%r5410, %rs1;
	cvt.u32.u16	%r5411, %rs30;
	mul.lo.s32 	%r5412, %r5410, %r5411;
	ld.u16 	%rs1584, [%SP+42];
	cvt.u32.u16	%r5413, %rs1584;
	mul.lo.s32 	%r5414, %r5413, 3;
	add.s32 	%r5415, %r5412, %r5414;
	cvt.u64.u16	%rd5004, %rs8;
	shl.b64 	%rd5005, %rd5004, 1;
	add.s64 	%rd5006, %rd4998, %rd5005;
	ld.u16 	%rs1585, [%rd5006];
	cvt.u32.u16	%r5416, %rs1585;
	add.s32 	%r5417, %r5415, %r5416;
	cvt.s64.s32	%rd5007, %r5417;
	shl.b64 	%rd5008, %rd5007, 2;
	add.s64 	%rd5009, %rd13, %rd5008;
	ld.f32 	%f956, [%rd5009];
	cvt.u32.u16	%r5418, %rs1;
	cvt.u32.u16	%r5419, %rs30;
	mul.lo.s32 	%r5420, %r5418, %r5419;
	ld.u16 	%rs1586, [%SP+42];
	cvt.u32.u16	%r5421, %rs1586;
	mul.lo.s32 	%r5422, %r5421, 4;
	add.s32 	%r5423, %r5420, %r5422;
	cvt.u64.u16	%rd5010, %rs8;
	shl.b64 	%rd5011, %rd5010, 1;
	add.s64 	%rd5012, %rd4998, %rd5011;
	ld.u16 	%rs1587, [%rd5012];
	cvt.u32.u16	%r5424, %rs1587;
	add.s32 	%r5425, %r5423, %r5424;
	cvt.s64.s32	%rd5013, %r5425;
	shl.b64 	%rd5014, %rd5013, 2;
	add.s64 	%rd5015, %rd13, %rd5014;
	ld.f32 	%f957, [%rd5015];
	cvt.u32.u16	%r5426, %rs1;
	cvt.u32.u16	%r5427, %rs30;
	mul.lo.s32 	%r5428, %r5426, %r5427;
	ld.u16 	%rs1588, [%SP+42];
	cvt.u32.u16	%r5429, %rs1588;
	mul.lo.s32 	%r5430, %r5429, 5;
	add.s32 	%r5431, %r5428, %r5430;
	cvt.u64.u16	%rd5016, %rs8;
	shl.b64 	%rd5017, %rd5016, 1;
	add.s64 	%rd5018, %rd4998, %rd5017;
	ld.u16 	%rs1589, [%rd5018];
	cvt.u32.u16	%r5432, %rs1589;
	add.s32 	%r5433, %r5431, %r5432;
	cvt.s64.s32	%rd5019, %r5433;
	shl.b64 	%rd5020, %rd5019, 2;
	add.s64 	%rd5021, %rd13, %rd5020;
	ld.f32 	%f958, [%rd5021];
	ld.f32 	%f959, [%SP+572];
	add.u64 	%rd5022, %SP, 976;
	add.u64 	%rd5023, %SP, 988;
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5022;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5023;
	.param .b32 param2;
	st.param.f32	[param2+0], %f954;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4995;
	.param .b32 param4;
	st.param.f32	[param4+0], %f955;
	.param .b32 param5;
	st.param.f32	[param5+0], %f956;
	.param .b32 param6;
	st.param.f32	[param6+0], %f957;
	.param .b32 param7;
	st.param.f32	[param7+0], %f958;
	.param .b32 param8;
	st.param.f32	[param8+0], %f959;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 171
tmp1129:

BB46_322:
	.loc	1 407 1
	cvt.u32.u16	%r5434, %rs8;
	ld.u16 	%rs1590, [%SP+16];
	cvt.u32.u16	%r5435, %rs1590;
	mul.lo.s32 	%r5436, %r5435, 3;
	add.s32 	%r5437, %r5434, %r5436;
	cvt.s64.s32	%rd5024, %r5437;
	shl.b64 	%rd5025, %rd5024, 1;
	mov.u64 	%rd5026, cBoolModel;
	cvta.const.u64 	%rd5027, %rd5026;
	add.s64 	%rd5028, %rd5027, %rd5025;
	ld.u16 	%rs1591, [%rd5028];
	setp.ne.s16	%p318, %rs1591, 0;
	not.pred 	%p319, %p318;
	@%p319 bra 	BB46_324;
	bra.uni 	BB46_323;

BB46_323:
	.loc	1 407 1
tmp1130:
	cvt.ftz.f64.f32	%fd237, %f2204;
	add.f64 	%fd238, %fd237, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f960, %fd238;
	add.u64 	%rd5029, %SP, 540;
	add.s64 	%rd5030, %rd5029, 16;
	cvt.u32.u16	%r5438, %rs1;
	cvt.u32.u16	%r5439, %rs30;
	mul.lo.s32 	%r5440, %r5438, %r5439;
	ld.u16 	%rs1592, [%SP+42];
	cvt.u32.u16	%r5441, %rs1592;
	mul.lo.s32 	%r5442, %r5441, 6;
	add.s32 	%r5443, %r5440, %r5442;
	cvt.u64.u16	%rd5031, %rs8;
	mov.u64 	%rd5032, cSegToComp;
	cvta.const.u64 	%rd5033, %rd5032;
	shl.b64 	%rd5034, %rd5031, 1;
	add.s64 	%rd5035, %rd5033, %rd5034;
	ld.u16 	%rs1593, [%rd5035];
	cvt.u32.u16	%r5444, %rs1593;
	add.s32 	%r5445, %r5443, %r5444;
	cvt.s64.s32	%rd5036, %r5445;
	shl.b64 	%rd5037, %rd5036, 2;
	add.s64 	%rd5038, %rd13, %rd5037;
	ld.f32 	%f961, [%rd5038];
	cvt.u32.u16	%r5446, %rs1;
	cvt.u32.u16	%r5447, %rs30;
	mul.lo.s32 	%r5448, %r5446, %r5447;
	ld.u16 	%rs1594, [%SP+42];
	cvt.u32.u16	%r5449, %rs1594;
	mul.lo.s32 	%r5450, %r5449, 7;
	add.s32 	%r5451, %r5448, %r5450;
	cvt.u64.u16	%rd5039, %rs8;
	shl.b64 	%rd5040, %rd5039, 1;
	add.s64 	%rd5041, %rd5033, %rd5040;
	ld.u16 	%rs1595, [%rd5041];
	cvt.u32.u16	%r5452, %rs1595;
	add.s32 	%r5453, %r5451, %r5452;
	cvt.s64.s32	%rd5042, %r5453;
	shl.b64 	%rd5043, %rd5042, 2;
	add.s64 	%rd5044, %rd13, %rd5043;
	ld.f32 	%f962, [%rd5044];
	cvt.u32.u16	%r5454, %rs1;
	cvt.u32.u16	%r5455, %rs30;
	mul.lo.s32 	%r5456, %r5454, %r5455;
	ld.u16 	%rs1596, [%SP+42];
	cvt.u32.u16	%r5457, %rs1596;
	mul.lo.s32 	%r5458, %r5457, 8;
	add.s32 	%r5459, %r5456, %r5458;
	cvt.u64.u16	%rd5045, %rs8;
	shl.b64 	%rd5046, %rd5045, 1;
	add.s64 	%rd5047, %rd5033, %rd5046;
	ld.u16 	%rs1597, [%rd5047];
	cvt.u32.u16	%r5460, %rs1597;
	add.s32 	%r5461, %r5459, %r5460;
	cvt.s64.s32	%rd5048, %r5461;
	shl.b64 	%rd5049, %rd5048, 2;
	add.s64 	%rd5050, %rd13, %rd5049;
	ld.f32 	%f963, [%rd5050];
	cvt.u32.u16	%r5462, %rs1;
	cvt.u32.u16	%r5463, %rs30;
	mul.lo.s32 	%r5464, %r5462, %r5463;
	ld.u16 	%rs1598, [%SP+42];
	cvt.u32.u16	%r5465, %rs1598;
	mul.lo.s32 	%r5466, %r5465, 9;
	add.s32 	%r5467, %r5464, %r5466;
	cvt.u64.u16	%rd5051, %rs8;
	shl.b64 	%rd5052, %rd5051, 1;
	add.s64 	%rd5053, %rd5033, %rd5052;
	ld.u16 	%rs1599, [%rd5053];
	cvt.u32.u16	%r5468, %rs1599;
	add.s32 	%r5469, %r5467, %r5468;
	cvt.s64.s32	%rd5054, %r5469;
	shl.b64 	%rd5055, %rd5054, 2;
	add.s64 	%rd5056, %rd13, %rd5055;
	ld.f32 	%f964, [%rd5056];
	cvt.u32.u16	%r5470, %rs1;
	cvt.u32.u16	%r5471, %rs30;
	mul.lo.s32 	%r5472, %r5470, %r5471;
	ld.u16 	%rs1600, [%SP+42];
	cvt.u32.u16	%r5473, %rs1600;
	mul.lo.s32 	%r5474, %r5473, 10;
	add.s32 	%r5475, %r5472, %r5474;
	cvt.u64.u16	%rd5057, %rs8;
	shl.b64 	%rd5058, %rd5057, 1;
	add.s64 	%rd5059, %rd5033, %rd5058;
	ld.u16 	%rs1601, [%rd5059];
	cvt.u32.u16	%r5476, %rs1601;
	add.s32 	%r5477, %r5475, %r5476;
	cvt.s64.s32	%rd5060, %r5477;
	shl.b64 	%rd5061, %rd5060, 2;
	add.s64 	%rd5062, %rd13, %rd5061;
	ld.f32 	%f965, [%rd5062];
	add.u64 	%rd5063, %SP, 976;
	add.u64 	%rd5064, %SP, 988;
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5063;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5064;
	.param .b32 param2;
	st.param.f32	[param2+0], %f960;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5030;
	.param .b32 param4;
	st.param.f32	[param4+0], %f961;
	.param .b32 param5;
	st.param.f32	[param5+0], %f962;
	.param .b32 param6;
	st.param.f32	[param6+0], %f963;
	.param .b32 param7;
	st.param.f32	[param7+0], %f964;
	.param .b32 param8;
	st.param.f32	[param8+0], %f965;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 172
tmp1131:

BB46_324:
	.loc	1 407 1
	cvt.u32.u16	%r5478, %rs8;
	ld.u16 	%rs1602, [%SP+16];
	cvt.u32.u16	%r5479, %rs1602;
	mul.lo.s32 	%r5480, %r5479, 4;
	add.s32 	%r5481, %r5478, %r5480;
	cvt.s64.s32	%rd5065, %r5481;
	shl.b64 	%rd5066, %rd5065, 1;
	mov.u64 	%rd5067, cBoolModel;
	cvta.const.u64 	%rd5068, %rd5067;
	add.s64 	%rd5069, %rd5068, %rd5066;
	ld.u16 	%rs1603, [%rd5069];
	setp.ne.s16	%p320, %rs1603, 0;
	not.pred 	%p321, %p320;
	@%p321 bra 	BB46_326;
	bra.uni 	BB46_325;

BB46_325:
	.loc	1 407 1
tmp1132:
	cvt.ftz.f64.f32	%fd239, %f2204;
	add.f64 	%fd240, %fd239, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f966, %fd240;
	add.u64 	%rd5070, %SP, 540;
	add.s64 	%rd5071, %rd5070, 20;
	cvt.u32.u16	%r5482, %rs1;
	cvt.u32.u16	%r5483, %rs30;
	mul.lo.s32 	%r5484, %r5482, %r5483;
	ld.u16 	%rs1604, [%SP+42];
	cvt.u32.u16	%r5485, %rs1604;
	mul.lo.s32 	%r5486, %r5485, 11;
	add.s32 	%r5487, %r5484, %r5486;
	cvt.u64.u16	%rd5072, %rs8;
	mov.u64 	%rd5073, cSegToComp;
	cvta.const.u64 	%rd5074, %rd5073;
	shl.b64 	%rd5075, %rd5072, 1;
	add.s64 	%rd5076, %rd5074, %rd5075;
	ld.u16 	%rs1605, [%rd5076];
	cvt.u32.u16	%r5488, %rs1605;
	add.s32 	%r5489, %r5487, %r5488;
	cvt.s64.s32	%rd5077, %r5489;
	shl.b64 	%rd5078, %rd5077, 2;
	add.s64 	%rd5079, %rd13, %rd5078;
	ld.f32 	%f967, [%rd5079];
	cvt.u32.u16	%r5490, %rs1;
	cvt.u32.u16	%r5491, %rs30;
	mul.lo.s32 	%r5492, %r5490, %r5491;
	ld.u16 	%rs1606, [%SP+42];
	cvt.u32.u16	%r5493, %rs1606;
	mul.lo.s32 	%r5494, %r5493, 12;
	add.s32 	%r5495, %r5492, %r5494;
	cvt.u64.u16	%rd5080, %rs8;
	shl.b64 	%rd5081, %rd5080, 1;
	add.s64 	%rd5082, %rd5074, %rd5081;
	ld.u16 	%rs1607, [%rd5082];
	cvt.u32.u16	%r5496, %rs1607;
	add.s32 	%r5497, %r5495, %r5496;
	cvt.s64.s32	%rd5083, %r5497;
	shl.b64 	%rd5084, %rd5083, 2;
	add.s64 	%rd5085, %rd13, %rd5084;
	ld.f32 	%f968, [%rd5085];
	cvt.u32.u16	%r5498, %rs1;
	cvt.u32.u16	%r5499, %rs30;
	mul.lo.s32 	%r5500, %r5498, %r5499;
	ld.u16 	%rs1608, [%SP+42];
	cvt.u32.u16	%r5501, %rs1608;
	mul.lo.s32 	%r5502, %r5501, 13;
	add.s32 	%r5503, %r5500, %r5502;
	cvt.u64.u16	%rd5086, %rs8;
	shl.b64 	%rd5087, %rd5086, 1;
	add.s64 	%rd5088, %rd5074, %rd5087;
	ld.u16 	%rs1609, [%rd5088];
	cvt.u32.u16	%r5504, %rs1609;
	add.s32 	%r5505, %r5503, %r5504;
	cvt.s64.s32	%rd5089, %r5505;
	shl.b64 	%rd5090, %rd5089, 2;
	add.s64 	%rd5091, %rd13, %rd5090;
	ld.f32 	%f969, [%rd5091];
	cvt.u32.u16	%r5506, %rs1;
	cvt.u32.u16	%r5507, %rs30;
	mul.lo.s32 	%r5508, %r5506, %r5507;
	ld.u16 	%rs1610, [%SP+42];
	cvt.u32.u16	%r5509, %rs1610;
	mul.lo.s32 	%r5510, %r5509, 14;
	add.s32 	%r5511, %r5508, %r5510;
	cvt.u64.u16	%rd5092, %rs8;
	shl.b64 	%rd5093, %rd5092, 1;
	add.s64 	%rd5094, %rd5074, %rd5093;
	ld.u16 	%rs1611, [%rd5094];
	cvt.u32.u16	%r5512, %rs1611;
	add.s32 	%r5513, %r5511, %r5512;
	cvt.s64.s32	%rd5095, %r5513;
	shl.b64 	%rd5096, %rd5095, 2;
	add.s64 	%rd5097, %rd13, %rd5096;
	ld.f32 	%f970, [%rd5097];
	cvt.u32.u16	%r5514, %rs1;
	cvt.u32.u16	%r5515, %rs30;
	mul.lo.s32 	%r5516, %r5514, %r5515;
	ld.u16 	%rs1612, [%SP+42];
	cvt.u32.u16	%r5517, %rs1612;
	mul.lo.s32 	%r5518, %r5517, 15;
	add.s32 	%r5519, %r5516, %r5518;
	cvt.u64.u16	%rd5098, %rs8;
	shl.b64 	%rd5099, %rd5098, 1;
	add.s64 	%rd5100, %rd5074, %rd5099;
	ld.u16 	%rs1613, [%rd5100];
	cvt.u32.u16	%r5520, %rs1613;
	add.s32 	%r5521, %r5519, %r5520;
	cvt.s64.s32	%rd5101, %r5521;
	shl.b64 	%rd5102, %rd5101, 2;
	add.s64 	%rd5103, %rd13, %rd5102;
	ld.f32 	%f971, [%rd5103];
	add.u64 	%rd5104, %SP, 976;
	add.u64 	%rd5105, %SP, 988;
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5104;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5105;
	.param .b32 param2;
	st.param.f32	[param2+0], %f966;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5071;
	.param .b32 param4;
	st.param.f32	[param4+0], %f967;
	.param .b32 param5;
	st.param.f32	[param5+0], %f968;
	.param .b32 param6;
	st.param.f32	[param6+0], %f969;
	.param .b32 param7;
	st.param.f32	[param7+0], %f970;
	.param .b32 param8;
	st.param.f32	[param8+0], %f971;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 173
tmp1133:

BB46_326:
	.loc	1 407 1
	cvt.u32.u16	%r5522, %rs8;
	ld.u16 	%rs1614, [%SP+16];
	cvt.u32.u16	%r5523, %rs1614;
	mul.lo.s32 	%r5524, %r5523, 5;
	add.s32 	%r5525, %r5522, %r5524;
	cvt.s64.s32	%rd5106, %r5525;
	shl.b64 	%rd5107, %rd5106, 1;
	mov.u64 	%rd5108, cBoolModel;
	cvta.const.u64 	%rd5109, %rd5108;
	add.s64 	%rd5110, %rd5109, %rd5107;
	ld.u16 	%rs1615, [%rd5110];
	setp.ne.s16	%p322, %rs1615, 0;
	not.pred 	%p323, %p322;
	@%p323 bra 	BB46_328;
	bra.uni 	BB46_327;

BB46_327:
	.loc	1 407 1
tmp1134:
	cvt.ftz.f64.f32	%fd241, %f2204;
	add.f64 	%fd242, %fd241, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f972, %fd242;
	add.u64 	%rd5111, %SP, 540;
	add.s64 	%rd5112, %rd5111, 24;
	add.s64 	%rd5113, %rd5111, 28;
	cvt.u32.u16	%r5526, %rs1;
	cvt.u32.u16	%r5527, %rs30;
	mul.lo.s32 	%r5528, %r5526, %r5527;
	ld.u16 	%rs1616, [%SP+42];
	cvt.u32.u16	%r5529, %rs1616;
	mul.lo.s32 	%r5530, %r5529, 16;
	add.s32 	%r5531, %r5528, %r5530;
	cvt.u64.u16	%rd5114, %rs8;
	mov.u64 	%rd5115, cSegToComp;
	cvta.const.u64 	%rd5116, %rd5115;
	shl.b64 	%rd5117, %rd5114, 1;
	add.s64 	%rd5118, %rd5116, %rd5117;
	ld.u16 	%rs1617, [%rd5118];
	cvt.u32.u16	%r5532, %rs1617;
	add.s32 	%r5533, %r5531, %r5532;
	cvt.s64.s32	%rd5119, %r5533;
	shl.b64 	%rd5120, %rd5119, 2;
	add.s64 	%rd5121, %rd13, %rd5120;
	ld.f32 	%f973, [%rd5121];
	cvt.u32.u16	%r5534, %rs1;
	cvt.u32.u16	%r5535, %rs30;
	mul.lo.s32 	%r5536, %r5534, %r5535;
	ld.u16 	%rs1618, [%SP+42];
	cvt.u32.u16	%r5537, %rs1618;
	mul.lo.s32 	%r5538, %r5537, 17;
	add.s32 	%r5539, %r5536, %r5538;
	cvt.u64.u16	%rd5122, %rs8;
	shl.b64 	%rd5123, %rd5122, 1;
	add.s64 	%rd5124, %rd5116, %rd5123;
	ld.u16 	%rs1619, [%rd5124];
	cvt.u32.u16	%r5540, %rs1619;
	add.s32 	%r5541, %r5539, %r5540;
	cvt.s64.s32	%rd5125, %r5541;
	shl.b64 	%rd5126, %rd5125, 2;
	add.s64 	%rd5127, %rd13, %rd5126;
	ld.f32 	%f974, [%rd5127];
	cvt.u32.u16	%r5542, %rs1;
	cvt.u32.u16	%r5543, %rs30;
	mul.lo.s32 	%r5544, %r5542, %r5543;
	ld.u16 	%rs1620, [%SP+42];
	cvt.u32.u16	%r5545, %rs1620;
	mul.lo.s32 	%r5546, %r5545, 18;
	add.s32 	%r5547, %r5544, %r5546;
	cvt.u64.u16	%rd5128, %rs8;
	shl.b64 	%rd5129, %rd5128, 1;
	add.s64 	%rd5130, %rd5116, %rd5129;
	ld.u16 	%rs1621, [%rd5130];
	cvt.u32.u16	%r5548, %rs1621;
	add.s32 	%r5549, %r5547, %r5548;
	cvt.s64.s32	%rd5131, %r5549;
	shl.b64 	%rd5132, %rd5131, 2;
	add.s64 	%rd5133, %rd13, %rd5132;
	ld.f32 	%f975, [%rd5133];
	cvt.u32.u16	%r5550, %rs1;
	cvt.u32.u16	%r5551, %rs30;
	mul.lo.s32 	%r5552, %r5550, %r5551;
	ld.u16 	%rs1622, [%SP+42];
	cvt.u32.u16	%r5553, %rs1622;
	mul.lo.s32 	%r5554, %r5553, 19;
	add.s32 	%r5555, %r5552, %r5554;
	cvt.u64.u16	%rd5134, %rs8;
	shl.b64 	%rd5135, %rd5134, 1;
	add.s64 	%rd5136, %rd5116, %rd5135;
	ld.u16 	%rs1623, [%rd5136];
	cvt.u32.u16	%r5556, %rs1623;
	add.s32 	%r5557, %r5555, %r5556;
	cvt.s64.s32	%rd5137, %r5557;
	shl.b64 	%rd5138, %rd5137, 2;
	add.s64 	%rd5139, %rd13, %rd5138;
	ld.f32 	%f976, [%rd5139];
	cvt.u32.u16	%r5558, %rs1;
	cvt.u32.u16	%r5559, %rs30;
	mul.lo.s32 	%r5560, %r5558, %r5559;
	ld.u16 	%rs1624, [%SP+42];
	cvt.u32.u16	%r5561, %rs1624;
	mul.lo.s32 	%r5562, %r5561, 20;
	add.s32 	%r5563, %r5560, %r5562;
	cvt.u64.u16	%rd5140, %rs8;
	shl.b64 	%rd5141, %rd5140, 1;
	add.s64 	%rd5142, %rd5116, %rd5141;
	ld.u16 	%rs1625, [%rd5142];
	cvt.u32.u16	%r5564, %rs1625;
	add.s32 	%r5565, %r5563, %r5564;
	cvt.s64.s32	%rd5143, %r5565;
	shl.b64 	%rd5144, %rd5143, 2;
	add.s64 	%rd5145, %rd13, %rd5144;
	ld.f32 	%f977, [%rd5145];
	cvt.u32.u16	%r5566, %rs1;
	cvt.u32.u16	%r5567, %rs30;
	mul.lo.s32 	%r5568, %r5566, %r5567;
	ld.u16 	%rs1626, [%SP+42];
	cvt.u32.u16	%r5569, %rs1626;
	mul.lo.s32 	%r5570, %r5569, 21;
	add.s32 	%r5571, %r5568, %r5570;
	cvt.u64.u16	%rd5146, %rs8;
	shl.b64 	%rd5147, %rd5146, 1;
	add.s64 	%rd5148, %rd5116, %rd5147;
	ld.u16 	%rs1627, [%rd5148];
	cvt.u32.u16	%r5572, %rs1627;
	add.s32 	%r5573, %r5571, %r5572;
	cvt.s64.s32	%rd5149, %r5573;
	shl.b64 	%rd5150, %rd5149, 2;
	add.s64 	%rd5151, %rd13, %rd5150;
	ld.f32 	%f978, [%rd5151];
	cvt.u32.u16	%r5574, %rs1;
	cvt.u32.u16	%r5575, %rs30;
	mul.lo.s32 	%r5576, %r5574, %r5575;
	ld.u16 	%rs1628, [%SP+42];
	cvt.u32.u16	%r5577, %rs1628;
	mul.lo.s32 	%r5578, %r5577, 22;
	add.s32 	%r5579, %r5576, %r5578;
	cvt.u64.u16	%rd5152, %rs8;
	shl.b64 	%rd5153, %rd5152, 1;
	add.s64 	%rd5154, %rd5116, %rd5153;
	ld.u16 	%rs1629, [%rd5154];
	cvt.u32.u16	%r5580, %rs1629;
	add.s32 	%r5581, %r5579, %r5580;
	cvt.s64.s32	%rd5155, %r5581;
	shl.b64 	%rd5156, %rd5155, 2;
	add.s64 	%rd5157, %rd13, %rd5156;
	ld.f32 	%f979, [%rd5157];
	cvt.u32.u16	%r5582, %rs1;
	cvt.u32.u16	%r5583, %rs30;
	mul.lo.s32 	%r5584, %r5582, %r5583;
	ld.u16 	%rs1630, [%SP+42];
	cvt.u32.u16	%r5585, %rs1630;
	mul.lo.s32 	%r5586, %r5585, 23;
	add.s32 	%r5587, %r5584, %r5586;
	cvt.u64.u16	%rd5158, %rs8;
	shl.b64 	%rd5159, %rd5158, 1;
	add.s64 	%rd5160, %rd5116, %rd5159;
	ld.u16 	%rs1631, [%rd5160];
	cvt.u32.u16	%r5588, %rs1631;
	add.s32 	%r5589, %r5587, %r5588;
	cvt.s64.s32	%rd5161, %r5589;
	shl.b64 	%rd5162, %rd5161, 2;
	add.s64 	%rd5163, %rd13, %rd5162;
	ld.f32 	%f980, [%rd5163];
	cvt.u32.u16	%r5590, %rs1;
	cvt.u32.u16	%r5591, %rs30;
	mul.lo.s32 	%r5592, %r5590, %r5591;
	ld.u16 	%rs1632, [%SP+42];
	cvt.u32.u16	%r5593, %rs1632;
	mul.lo.s32 	%r5594, %r5593, 24;
	add.s32 	%r5595, %r5592, %r5594;
	cvt.u64.u16	%rd5164, %rs8;
	shl.b64 	%rd5165, %rd5164, 1;
	add.s64 	%rd5166, %rd5116, %rd5165;
	ld.u16 	%rs1633, [%rd5166];
	cvt.u32.u16	%r5596, %rs1633;
	add.s32 	%r5597, %r5595, %r5596;
	cvt.s64.s32	%rd5167, %r5597;
	shl.b64 	%rd5168, %rd5167, 2;
	add.s64 	%rd5169, %rd13, %rd5168;
	ld.f32 	%f981, [%rd5169];
	cvt.u32.u16	%r5598, %rs1;
	cvt.u32.u16	%r5599, %rs30;
	mul.lo.s32 	%r5600, %r5598, %r5599;
	ld.u16 	%rs1634, [%SP+42];
	cvt.u32.u16	%r5601, %rs1634;
	mul.lo.s32 	%r5602, %r5601, 25;
	add.s32 	%r5603, %r5600, %r5602;
	cvt.u64.u16	%rd5170, %rs8;
	shl.b64 	%rd5171, %rd5170, 1;
	add.s64 	%rd5172, %rd5116, %rd5171;
	ld.u16 	%rs1635, [%rd5172];
	cvt.u32.u16	%r5604, %rs1635;
	add.s32 	%r5605, %r5603, %r5604;
	cvt.s64.s32	%rd5173, %r5605;
	shl.b64 	%rd5174, %rd5173, 2;
	add.s64 	%rd5175, %rd13, %rd5174;
	ld.f32 	%f982, [%rd5175];
	cvt.u32.u16	%r5606, %rs1;
	cvt.u32.u16	%r5607, %rs30;
	mul.lo.s32 	%r5608, %r5606, %r5607;
	ld.u16 	%rs1636, [%SP+42];
	cvt.u32.u16	%r5609, %rs1636;
	mul.lo.s32 	%r5610, %r5609, 26;
	add.s32 	%r5611, %r5608, %r5610;
	cvt.u64.u16	%rd5176, %rs8;
	shl.b64 	%rd5177, %rd5176, 1;
	add.s64 	%rd5178, %rd5116, %rd5177;
	ld.u16 	%rs1637, [%rd5178];
	cvt.u32.u16	%r5612, %rs1637;
	add.s32 	%r5613, %r5611, %r5612;
	cvt.s64.s32	%rd5179, %r5613;
	shl.b64 	%rd5180, %rd5179, 2;
	add.s64 	%rd5181, %rd13, %rd5180;
	ld.f32 	%f983, [%rd5181];
	cvt.u32.u16	%r5614, %rs1;
	cvt.u32.u16	%r5615, %rs30;
	mul.lo.s32 	%r5616, %r5614, %r5615;
	ld.u16 	%rs1638, [%SP+42];
	cvt.u32.u16	%r5617, %rs1638;
	mul.lo.s32 	%r5618, %r5617, 27;
	add.s32 	%r5619, %r5616, %r5618;
	cvt.u64.u16	%rd5182, %rs8;
	shl.b64 	%rd5183, %rd5182, 1;
	add.s64 	%rd5184, %rd5116, %rd5183;
	ld.u16 	%rs1639, [%rd5184];
	cvt.u32.u16	%r5620, %rs1639;
	add.s32 	%r5621, %r5619, %r5620;
	cvt.s64.s32	%rd5185, %r5621;
	shl.b64 	%rd5186, %rd5185, 2;
	add.s64 	%rd5187, %rd13, %rd5186;
	ld.f32 	%f984, [%rd5187];
	add.u64 	%rd5188, %SP, 976;
	add.u64 	%rd5189, %SP, 988;
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5188;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5189;
	.param .b32 param2;
	st.param.f32	[param2+0], %f972;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5112;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5113;
	.param .b32 param5;
	st.param.f32	[param5+0], %f973;
	.param .b32 param6;
	st.param.f32	[param6+0], %f974;
	.param .b32 param7;
	st.param.f32	[param7+0], %f975;
	.param .b32 param8;
	st.param.f32	[param8+0], %f976;
	.param .b32 param9;
	st.param.f32	[param9+0], %f977;
	.param .b32 param10;
	st.param.f32	[param10+0], %f978;
	.param .b32 param11;
	st.param.f32	[param11+0], %f979;
	.param .b32 param12;
	st.param.f32	[param12+0], %f980;
	.param .b32 param13;
	st.param.f32	[param13+0], %f981;
	.param .b32 param14;
	st.param.f32	[param14+0], %f982;
	.param .b32 param15;
	st.param.f32	[param15+0], %f983;
	.param .b32 param16;
	st.param.f32	[param16+0], %f984;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 174
tmp1135:

BB46_328:
	.loc	1 407 1
	cvt.u32.u16	%r5622, %rs8;
	ld.u16 	%rs1640, [%SP+16];
	cvt.u32.u16	%r5623, %rs1640;
	mul.lo.s32 	%r5624, %r5623, 6;
	add.s32 	%r5625, %r5622, %r5624;
	cvt.s64.s32	%rd5190, %r5625;
	shl.b64 	%rd5191, %rd5190, 1;
	mov.u64 	%rd5192, cBoolModel;
	cvta.const.u64 	%rd5193, %rd5192;
	add.s64 	%rd5194, %rd5193, %rd5191;
	ld.u16 	%rs1641, [%rd5194];
	setp.ne.s16	%p324, %rs1641, 0;
	not.pred 	%p325, %p324;
	@%p325 bra 	BB46_330;
	bra.uni 	BB46_329;

BB46_329:
	.loc	1 407 1
tmp1136:
	cvt.ftz.f64.f32	%fd243, %f2204;
	add.f64 	%fd244, %fd243, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f985, %fd244;
	cvt.u32.u16	%r5626, %rs1;
	cvt.u32.u16	%r5627, %rs30;
	mul.lo.s32 	%r5628, %r5626, %r5627;
	ld.u16 	%rs1642, [%SP+42];
	cvt.u32.u16	%r5629, %rs1642;
	mul.lo.s32 	%r5630, %r5629, 28;
	add.s32 	%r5631, %r5628, %r5630;
	cvt.u64.u16	%rd5195, %rs8;
	mov.u64 	%rd5196, cSegToComp;
	cvta.const.u64 	%rd5197, %rd5196;
	shl.b64 	%rd5198, %rd5195, 1;
	add.s64 	%rd5199, %rd5197, %rd5198;
	ld.u16 	%rs1643, [%rd5199];
	cvt.u32.u16	%r5632, %rs1643;
	add.s32 	%r5633, %r5631, %r5632;
	cvt.s64.s32	%rd5200, %r5633;
	shl.b64 	%rd5201, %rd5200, 2;
	add.s64 	%rd5202, %rd13, %rd5201;
	ld.f32 	%f986, [%rd5202];
	cvt.u32.u16	%r5634, %rs1;
	cvt.u32.u16	%r5635, %rs30;
	mul.lo.s32 	%r5636, %r5634, %r5635;
	ld.u16 	%rs1644, [%SP+42];
	cvt.u32.u16	%r5637, %rs1644;
	mul.lo.s32 	%r5638, %r5637, 29;
	add.s32 	%r5639, %r5636, %r5638;
	cvt.u64.u16	%rd5203, %rs8;
	shl.b64 	%rd5204, %rd5203, 1;
	add.s64 	%rd5205, %rd5197, %rd5204;
	ld.u16 	%rs1645, [%rd5205];
	cvt.u32.u16	%r5640, %rs1645;
	add.s32 	%r5641, %r5639, %r5640;
	cvt.s64.s32	%rd5206, %r5641;
	shl.b64 	%rd5207, %rd5206, 2;
	add.s64 	%rd5208, %rd13, %rd5207;
	ld.f32 	%f987, [%rd5208];
	add.u64 	%rd5209, %SP, 976;
	add.u64 	%rd5210, %SP, 988;
	// Callseq Start 175
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5209;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5210;
	.param .b32 param2;
	st.param.f32	[param2+0], %f985;
	.param .b32 param3;
	st.param.f32	[param3+0], %f986;
	.param .b32 param4;
	st.param.f32	[param4+0], %f987;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 175
tmp1137:

BB46_330:
	.loc	1 407 1
	cvt.u32.u16	%r5642, %rs9;
	ld.u16 	%rs1646, [%SP+16];
	cvt.u32.u16	%r5643, %rs1646;
	mul.lo.s32 	%r5644, %r5643, 0;
	add.s32 	%r5645, %r5642, %r5644;
	cvt.s64.s32	%rd5211, %r5645;
	shl.b64 	%rd5212, %rd5211, 1;
	mov.u64 	%rd5213, cBoolModel;
	cvta.const.u64 	%rd5214, %rd5213;
	add.s64 	%rd5215, %rd5214, %rd5212;
	ld.u16 	%rs1647, [%rd5215];
	setp.ne.s16	%p326, %rs1647, 0;
	not.pred 	%p327, %p326;
	@%p327 bra 	BB46_332;
	bra.uni 	BB46_331;

BB46_331:
	.loc	1 407 1
tmp1138:
	cvt.ftz.f64.f32	%fd245, %f2206;
	add.f64 	%fd246, %fd245, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f988, %fd246;
	add.u64 	%rd5216, %SP, 580;
	add.s64 	%rd5217, %rd5216, 4;
	cvt.u32.u16	%r5646, %rs1;
	cvt.u32.u16	%r5647, %rs30;
	mul.lo.s32 	%r5648, %r5646, %r5647;
	ld.u16 	%rs1648, [%SP+42];
	cvt.u32.u16	%r5649, %rs1648;
	mul.lo.s32 	%r5650, %r5649, 0;
	add.s32 	%r5651, %r5648, %r5650;
	cvt.u64.u16	%rd5218, %rs9;
	mov.u64 	%rd5219, cSegToComp;
	cvta.const.u64 	%rd5220, %rd5219;
	shl.b64 	%rd5221, %rd5218, 1;
	add.s64 	%rd5222, %rd5220, %rd5221;
	ld.u16 	%rs1649, [%rd5222];
	cvt.u32.u16	%r5652, %rs1649;
	add.s32 	%r5653, %r5651, %r5652;
	cvt.s64.s32	%rd5223, %r5653;
	shl.b64 	%rd5224, %rd5223, 2;
	add.s64 	%rd5225, %rd13, %rd5224;
	ld.f32 	%f989, [%rd5225];
	cvt.u32.u16	%r5654, %rs1;
	cvt.u32.u16	%r5655, %rs30;
	mul.lo.s32 	%r5656, %r5654, %r5655;
	ld.u16 	%rs1650, [%SP+42];
	cvt.u32.u16	%r5657, %rs1650;
	mul.lo.s32 	%r5658, %r5657, 1;
	add.s32 	%r5659, %r5656, %r5658;
	cvt.u64.u16	%rd5226, %rs9;
	shl.b64 	%rd5227, %rd5226, 1;
	add.s64 	%rd5228, %rd5220, %rd5227;
	ld.u16 	%rs1651, [%rd5228];
	cvt.u32.u16	%r5660, %rs1651;
	add.s32 	%r5661, %r5659, %r5660;
	cvt.s64.s32	%rd5229, %r5661;
	shl.b64 	%rd5230, %rd5229, 2;
	add.s64 	%rd5231, %rd13, %rd5230;
	ld.f32 	%f990, [%rd5231];
	ld.f32 	%f991, [%SP+612];
	add.s64 	%rd5232, %rd5216, 36;
	add.u64 	%rd5233, %SP, 1000;
	add.u64 	%rd5234, %SP, 1012;
	// Callseq Start 176
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5233;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5234;
	.param .b32 param2;
	st.param.f32	[param2+0], %f988;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5216;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5217;
	.param .b32 param5;
	st.param.f32	[param5+0], %f989;
	.param .b32 param6;
	st.param.f32	[param6+0], %f990;
	.param .b32 param7;
	st.param.f32	[param7+0], %f991;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5232;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 176
tmp1139:

BB46_332:
	.loc	1 407 1
	cvt.u32.u16	%r5662, %rs9;
	ld.u16 	%rs1652, [%SP+16];
	cvt.u32.u16	%r5663, %rs1652;
	mul.lo.s32 	%r5664, %r5663, 1;
	add.s32 	%r5665, %r5662, %r5664;
	cvt.s64.s32	%rd5235, %r5665;
	shl.b64 	%rd5236, %rd5235, 1;
	mov.u64 	%rd5237, cBoolModel;
	cvta.const.u64 	%rd5238, %rd5237;
	add.s64 	%rd5239, %rd5238, %rd5236;
	ld.u16 	%rs1653, [%rd5239];
	setp.ne.s16	%p328, %rs1653, 0;
	not.pred 	%p329, %p328;
	@%p329 bra 	BB46_334;
	bra.uni 	BB46_333;

BB46_333:
	.loc	1 407 1
tmp1140:
	cvt.ftz.f64.f32	%fd247, %f2206;
	add.f64 	%fd248, %fd247, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f992, %fd248;
	add.u64 	%rd5240, %SP, 580;
	add.s64 	%rd5241, %rd5240, 8;
	ld.f32 	%f993, [%SP+616];
	add.s64 	%rd5242, %rd5240, 32;
	add.u64 	%rd5243, %SP, 1000;
	add.u64 	%rd5244, %SP, 1012;
	// Callseq Start 177
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5243;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5244;
	.param .b32 param2;
	st.param.f32	[param2+0], %f992;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5241;
	.param .b32 param4;
	st.param.f32	[param4+0], %f993;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5242;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 177
tmp1141:

BB46_334:
	.loc	1 407 1
	cvt.u32.u16	%r5666, %rs9;
	ld.u16 	%rs1654, [%SP+16];
	cvt.u32.u16	%r5667, %rs1654;
	mul.lo.s32 	%r5668, %r5667, 2;
	add.s32 	%r5669, %r5666, %r5668;
	cvt.s64.s32	%rd5245, %r5669;
	shl.b64 	%rd5246, %rd5245, 1;
	mov.u64 	%rd5247, cBoolModel;
	cvta.const.u64 	%rd5248, %rd5247;
	add.s64 	%rd5249, %rd5248, %rd5246;
	ld.u16 	%rs1655, [%rd5249];
	setp.ne.s16	%p330, %rs1655, 0;
	not.pred 	%p331, %p330;
	@%p331 bra 	BB46_336;
	bra.uni 	BB46_335;

BB46_335:
	.loc	1 407 1
tmp1142:
	cvt.ftz.f64.f32	%fd249, %f2206;
	add.f64 	%fd250, %fd249, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f994, %fd250;
	add.u64 	%rd5250, %SP, 580;
	add.s64 	%rd5251, %rd5250, 12;
	cvt.u32.u16	%r5670, %rs1;
	cvt.u32.u16	%r5671, %rs30;
	mul.lo.s32 	%r5672, %r5670, %r5671;
	ld.u16 	%rs1656, [%SP+42];
	cvt.u32.u16	%r5673, %rs1656;
	mul.lo.s32 	%r5674, %r5673, 2;
	add.s32 	%r5675, %r5672, %r5674;
	cvt.u64.u16	%rd5252, %rs9;
	mov.u64 	%rd5253, cSegToComp;
	cvta.const.u64 	%rd5254, %rd5253;
	shl.b64 	%rd5255, %rd5252, 1;
	add.s64 	%rd5256, %rd5254, %rd5255;
	ld.u16 	%rs1657, [%rd5256];
	cvt.u32.u16	%r5676, %rs1657;
	add.s32 	%r5677, %r5675, %r5676;
	cvt.s64.s32	%rd5257, %r5677;
	shl.b64 	%rd5258, %rd5257, 2;
	add.s64 	%rd5259, %rd13, %rd5258;
	ld.f32 	%f995, [%rd5259];
	cvt.u32.u16	%r5678, %rs1;
	cvt.u32.u16	%r5679, %rs30;
	mul.lo.s32 	%r5680, %r5678, %r5679;
	ld.u16 	%rs1658, [%SP+42];
	cvt.u32.u16	%r5681, %rs1658;
	mul.lo.s32 	%r5682, %r5681, 3;
	add.s32 	%r5683, %r5680, %r5682;
	cvt.u64.u16	%rd5260, %rs9;
	shl.b64 	%rd5261, %rd5260, 1;
	add.s64 	%rd5262, %rd5254, %rd5261;
	ld.u16 	%rs1659, [%rd5262];
	cvt.u32.u16	%r5684, %rs1659;
	add.s32 	%r5685, %r5683, %r5684;
	cvt.s64.s32	%rd5263, %r5685;
	shl.b64 	%rd5264, %rd5263, 2;
	add.s64 	%rd5265, %rd13, %rd5264;
	ld.f32 	%f996, [%rd5265];
	cvt.u32.u16	%r5686, %rs1;
	cvt.u32.u16	%r5687, %rs30;
	mul.lo.s32 	%r5688, %r5686, %r5687;
	ld.u16 	%rs1660, [%SP+42];
	cvt.u32.u16	%r5689, %rs1660;
	mul.lo.s32 	%r5690, %r5689, 4;
	add.s32 	%r5691, %r5688, %r5690;
	cvt.u64.u16	%rd5266, %rs9;
	shl.b64 	%rd5267, %rd5266, 1;
	add.s64 	%rd5268, %rd5254, %rd5267;
	ld.u16 	%rs1661, [%rd5268];
	cvt.u32.u16	%r5692, %rs1661;
	add.s32 	%r5693, %r5691, %r5692;
	cvt.s64.s32	%rd5269, %r5693;
	shl.b64 	%rd5270, %rd5269, 2;
	add.s64 	%rd5271, %rd13, %rd5270;
	ld.f32 	%f997, [%rd5271];
	cvt.u32.u16	%r5694, %rs1;
	cvt.u32.u16	%r5695, %rs30;
	mul.lo.s32 	%r5696, %r5694, %r5695;
	ld.u16 	%rs1662, [%SP+42];
	cvt.u32.u16	%r5697, %rs1662;
	mul.lo.s32 	%r5698, %r5697, 5;
	add.s32 	%r5699, %r5696, %r5698;
	cvt.u64.u16	%rd5272, %rs9;
	shl.b64 	%rd5273, %rd5272, 1;
	add.s64 	%rd5274, %rd5254, %rd5273;
	ld.u16 	%rs1663, [%rd5274];
	cvt.u32.u16	%r5700, %rs1663;
	add.s32 	%r5701, %r5699, %r5700;
	cvt.s64.s32	%rd5275, %r5701;
	shl.b64 	%rd5276, %rd5275, 2;
	add.s64 	%rd5277, %rd13, %rd5276;
	ld.f32 	%f998, [%rd5277];
	ld.f32 	%f999, [%SP+612];
	add.u64 	%rd5278, %SP, 1000;
	add.u64 	%rd5279, %SP, 1012;
	// Callseq Start 178
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5278;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5279;
	.param .b32 param2;
	st.param.f32	[param2+0], %f994;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5251;
	.param .b32 param4;
	st.param.f32	[param4+0], %f995;
	.param .b32 param5;
	st.param.f32	[param5+0], %f996;
	.param .b32 param6;
	st.param.f32	[param6+0], %f997;
	.param .b32 param7;
	st.param.f32	[param7+0], %f998;
	.param .b32 param8;
	st.param.f32	[param8+0], %f999;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 178
tmp1143:

BB46_336:
	.loc	1 407 1
	cvt.u32.u16	%r5702, %rs9;
	ld.u16 	%rs1664, [%SP+16];
	cvt.u32.u16	%r5703, %rs1664;
	mul.lo.s32 	%r5704, %r5703, 3;
	add.s32 	%r5705, %r5702, %r5704;
	cvt.s64.s32	%rd5280, %r5705;
	shl.b64 	%rd5281, %rd5280, 1;
	mov.u64 	%rd5282, cBoolModel;
	cvta.const.u64 	%rd5283, %rd5282;
	add.s64 	%rd5284, %rd5283, %rd5281;
	ld.u16 	%rs1665, [%rd5284];
	setp.ne.s16	%p332, %rs1665, 0;
	not.pred 	%p333, %p332;
	@%p333 bra 	BB46_338;
	bra.uni 	BB46_337;

BB46_337:
	.loc	1 407 1
tmp1144:
	cvt.ftz.f64.f32	%fd251, %f2206;
	add.f64 	%fd252, %fd251, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1000, %fd252;
	add.u64 	%rd5285, %SP, 580;
	add.s64 	%rd5286, %rd5285, 16;
	cvt.u32.u16	%r5706, %rs1;
	cvt.u32.u16	%r5707, %rs30;
	mul.lo.s32 	%r5708, %r5706, %r5707;
	ld.u16 	%rs1666, [%SP+42];
	cvt.u32.u16	%r5709, %rs1666;
	mul.lo.s32 	%r5710, %r5709, 6;
	add.s32 	%r5711, %r5708, %r5710;
	cvt.u64.u16	%rd5287, %rs9;
	mov.u64 	%rd5288, cSegToComp;
	cvta.const.u64 	%rd5289, %rd5288;
	shl.b64 	%rd5290, %rd5287, 1;
	add.s64 	%rd5291, %rd5289, %rd5290;
	ld.u16 	%rs1667, [%rd5291];
	cvt.u32.u16	%r5712, %rs1667;
	add.s32 	%r5713, %r5711, %r5712;
	cvt.s64.s32	%rd5292, %r5713;
	shl.b64 	%rd5293, %rd5292, 2;
	add.s64 	%rd5294, %rd13, %rd5293;
	ld.f32 	%f1001, [%rd5294];
	cvt.u32.u16	%r5714, %rs1;
	cvt.u32.u16	%r5715, %rs30;
	mul.lo.s32 	%r5716, %r5714, %r5715;
	ld.u16 	%rs1668, [%SP+42];
	cvt.u32.u16	%r5717, %rs1668;
	mul.lo.s32 	%r5718, %r5717, 7;
	add.s32 	%r5719, %r5716, %r5718;
	cvt.u64.u16	%rd5295, %rs9;
	shl.b64 	%rd5296, %rd5295, 1;
	add.s64 	%rd5297, %rd5289, %rd5296;
	ld.u16 	%rs1669, [%rd5297];
	cvt.u32.u16	%r5720, %rs1669;
	add.s32 	%r5721, %r5719, %r5720;
	cvt.s64.s32	%rd5298, %r5721;
	shl.b64 	%rd5299, %rd5298, 2;
	add.s64 	%rd5300, %rd13, %rd5299;
	ld.f32 	%f1002, [%rd5300];
	cvt.u32.u16	%r5722, %rs1;
	cvt.u32.u16	%r5723, %rs30;
	mul.lo.s32 	%r5724, %r5722, %r5723;
	ld.u16 	%rs1670, [%SP+42];
	cvt.u32.u16	%r5725, %rs1670;
	mul.lo.s32 	%r5726, %r5725, 8;
	add.s32 	%r5727, %r5724, %r5726;
	cvt.u64.u16	%rd5301, %rs9;
	shl.b64 	%rd5302, %rd5301, 1;
	add.s64 	%rd5303, %rd5289, %rd5302;
	ld.u16 	%rs1671, [%rd5303];
	cvt.u32.u16	%r5728, %rs1671;
	add.s32 	%r5729, %r5727, %r5728;
	cvt.s64.s32	%rd5304, %r5729;
	shl.b64 	%rd5305, %rd5304, 2;
	add.s64 	%rd5306, %rd13, %rd5305;
	ld.f32 	%f1003, [%rd5306];
	cvt.u32.u16	%r5730, %rs1;
	cvt.u32.u16	%r5731, %rs30;
	mul.lo.s32 	%r5732, %r5730, %r5731;
	ld.u16 	%rs1672, [%SP+42];
	cvt.u32.u16	%r5733, %rs1672;
	mul.lo.s32 	%r5734, %r5733, 9;
	add.s32 	%r5735, %r5732, %r5734;
	cvt.u64.u16	%rd5307, %rs9;
	shl.b64 	%rd5308, %rd5307, 1;
	add.s64 	%rd5309, %rd5289, %rd5308;
	ld.u16 	%rs1673, [%rd5309];
	cvt.u32.u16	%r5736, %rs1673;
	add.s32 	%r5737, %r5735, %r5736;
	cvt.s64.s32	%rd5310, %r5737;
	shl.b64 	%rd5311, %rd5310, 2;
	add.s64 	%rd5312, %rd13, %rd5311;
	ld.f32 	%f1004, [%rd5312];
	cvt.u32.u16	%r5738, %rs1;
	cvt.u32.u16	%r5739, %rs30;
	mul.lo.s32 	%r5740, %r5738, %r5739;
	ld.u16 	%rs1674, [%SP+42];
	cvt.u32.u16	%r5741, %rs1674;
	mul.lo.s32 	%r5742, %r5741, 10;
	add.s32 	%r5743, %r5740, %r5742;
	cvt.u64.u16	%rd5313, %rs9;
	shl.b64 	%rd5314, %rd5313, 1;
	add.s64 	%rd5315, %rd5289, %rd5314;
	ld.u16 	%rs1675, [%rd5315];
	cvt.u32.u16	%r5744, %rs1675;
	add.s32 	%r5745, %r5743, %r5744;
	cvt.s64.s32	%rd5316, %r5745;
	shl.b64 	%rd5317, %rd5316, 2;
	add.s64 	%rd5318, %rd13, %rd5317;
	ld.f32 	%f1005, [%rd5318];
	add.u64 	%rd5319, %SP, 1000;
	add.u64 	%rd5320, %SP, 1012;
	// Callseq Start 179
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5319;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5320;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1000;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5286;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1001;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1002;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1003;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1004;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1005;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 179
tmp1145:

BB46_338:
	.loc	1 407 1
	cvt.u32.u16	%r5746, %rs9;
	ld.u16 	%rs1676, [%SP+16];
	cvt.u32.u16	%r5747, %rs1676;
	mul.lo.s32 	%r5748, %r5747, 4;
	add.s32 	%r5749, %r5746, %r5748;
	cvt.s64.s32	%rd5321, %r5749;
	shl.b64 	%rd5322, %rd5321, 1;
	mov.u64 	%rd5323, cBoolModel;
	cvta.const.u64 	%rd5324, %rd5323;
	add.s64 	%rd5325, %rd5324, %rd5322;
	ld.u16 	%rs1677, [%rd5325];
	setp.ne.s16	%p334, %rs1677, 0;
	not.pred 	%p335, %p334;
	@%p335 bra 	BB46_340;
	bra.uni 	BB46_339;

BB46_339:
	.loc	1 407 1
tmp1146:
	cvt.ftz.f64.f32	%fd253, %f2206;
	add.f64 	%fd254, %fd253, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1006, %fd254;
	add.u64 	%rd5326, %SP, 580;
	add.s64 	%rd5327, %rd5326, 20;
	cvt.u32.u16	%r5750, %rs1;
	cvt.u32.u16	%r5751, %rs30;
	mul.lo.s32 	%r5752, %r5750, %r5751;
	ld.u16 	%rs1678, [%SP+42];
	cvt.u32.u16	%r5753, %rs1678;
	mul.lo.s32 	%r5754, %r5753, 11;
	add.s32 	%r5755, %r5752, %r5754;
	cvt.u64.u16	%rd5328, %rs9;
	mov.u64 	%rd5329, cSegToComp;
	cvta.const.u64 	%rd5330, %rd5329;
	shl.b64 	%rd5331, %rd5328, 1;
	add.s64 	%rd5332, %rd5330, %rd5331;
	ld.u16 	%rs1679, [%rd5332];
	cvt.u32.u16	%r5756, %rs1679;
	add.s32 	%r5757, %r5755, %r5756;
	cvt.s64.s32	%rd5333, %r5757;
	shl.b64 	%rd5334, %rd5333, 2;
	add.s64 	%rd5335, %rd13, %rd5334;
	ld.f32 	%f1007, [%rd5335];
	cvt.u32.u16	%r5758, %rs1;
	cvt.u32.u16	%r5759, %rs30;
	mul.lo.s32 	%r5760, %r5758, %r5759;
	ld.u16 	%rs1680, [%SP+42];
	cvt.u32.u16	%r5761, %rs1680;
	mul.lo.s32 	%r5762, %r5761, 12;
	add.s32 	%r5763, %r5760, %r5762;
	cvt.u64.u16	%rd5336, %rs9;
	shl.b64 	%rd5337, %rd5336, 1;
	add.s64 	%rd5338, %rd5330, %rd5337;
	ld.u16 	%rs1681, [%rd5338];
	cvt.u32.u16	%r5764, %rs1681;
	add.s32 	%r5765, %r5763, %r5764;
	cvt.s64.s32	%rd5339, %r5765;
	shl.b64 	%rd5340, %rd5339, 2;
	add.s64 	%rd5341, %rd13, %rd5340;
	ld.f32 	%f1008, [%rd5341];
	cvt.u32.u16	%r5766, %rs1;
	cvt.u32.u16	%r5767, %rs30;
	mul.lo.s32 	%r5768, %r5766, %r5767;
	ld.u16 	%rs1682, [%SP+42];
	cvt.u32.u16	%r5769, %rs1682;
	mul.lo.s32 	%r5770, %r5769, 13;
	add.s32 	%r5771, %r5768, %r5770;
	cvt.u64.u16	%rd5342, %rs9;
	shl.b64 	%rd5343, %rd5342, 1;
	add.s64 	%rd5344, %rd5330, %rd5343;
	ld.u16 	%rs1683, [%rd5344];
	cvt.u32.u16	%r5772, %rs1683;
	add.s32 	%r5773, %r5771, %r5772;
	cvt.s64.s32	%rd5345, %r5773;
	shl.b64 	%rd5346, %rd5345, 2;
	add.s64 	%rd5347, %rd13, %rd5346;
	ld.f32 	%f1009, [%rd5347];
	cvt.u32.u16	%r5774, %rs1;
	cvt.u32.u16	%r5775, %rs30;
	mul.lo.s32 	%r5776, %r5774, %r5775;
	ld.u16 	%rs1684, [%SP+42];
	cvt.u32.u16	%r5777, %rs1684;
	mul.lo.s32 	%r5778, %r5777, 14;
	add.s32 	%r5779, %r5776, %r5778;
	cvt.u64.u16	%rd5348, %rs9;
	shl.b64 	%rd5349, %rd5348, 1;
	add.s64 	%rd5350, %rd5330, %rd5349;
	ld.u16 	%rs1685, [%rd5350];
	cvt.u32.u16	%r5780, %rs1685;
	add.s32 	%r5781, %r5779, %r5780;
	cvt.s64.s32	%rd5351, %r5781;
	shl.b64 	%rd5352, %rd5351, 2;
	add.s64 	%rd5353, %rd13, %rd5352;
	ld.f32 	%f1010, [%rd5353];
	cvt.u32.u16	%r5782, %rs1;
	cvt.u32.u16	%r5783, %rs30;
	mul.lo.s32 	%r5784, %r5782, %r5783;
	ld.u16 	%rs1686, [%SP+42];
	cvt.u32.u16	%r5785, %rs1686;
	mul.lo.s32 	%r5786, %r5785, 15;
	add.s32 	%r5787, %r5784, %r5786;
	cvt.u64.u16	%rd5354, %rs9;
	shl.b64 	%rd5355, %rd5354, 1;
	add.s64 	%rd5356, %rd5330, %rd5355;
	ld.u16 	%rs1687, [%rd5356];
	cvt.u32.u16	%r5788, %rs1687;
	add.s32 	%r5789, %r5787, %r5788;
	cvt.s64.s32	%rd5357, %r5789;
	shl.b64 	%rd5358, %rd5357, 2;
	add.s64 	%rd5359, %rd13, %rd5358;
	ld.f32 	%f1011, [%rd5359];
	add.u64 	%rd5360, %SP, 1000;
	add.u64 	%rd5361, %SP, 1012;
	// Callseq Start 180
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5360;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5361;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1006;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5327;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1007;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1008;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1009;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1010;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1011;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 180
tmp1147:

BB46_340:
	.loc	1 407 1
	cvt.u32.u16	%r5790, %rs9;
	ld.u16 	%rs1688, [%SP+16];
	cvt.u32.u16	%r5791, %rs1688;
	mul.lo.s32 	%r5792, %r5791, 5;
	add.s32 	%r5793, %r5790, %r5792;
	cvt.s64.s32	%rd5362, %r5793;
	shl.b64 	%rd5363, %rd5362, 1;
	mov.u64 	%rd5364, cBoolModel;
	cvta.const.u64 	%rd5365, %rd5364;
	add.s64 	%rd5366, %rd5365, %rd5363;
	ld.u16 	%rs1689, [%rd5366];
	setp.ne.s16	%p336, %rs1689, 0;
	not.pred 	%p337, %p336;
	@%p337 bra 	BB46_342;
	bra.uni 	BB46_341;

BB46_341:
	.loc	1 407 1
tmp1148:
	cvt.ftz.f64.f32	%fd255, %f2206;
	add.f64 	%fd256, %fd255, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1012, %fd256;
	add.u64 	%rd5367, %SP, 580;
	add.s64 	%rd5368, %rd5367, 24;
	add.s64 	%rd5369, %rd5367, 28;
	cvt.u32.u16	%r5794, %rs1;
	cvt.u32.u16	%r5795, %rs30;
	mul.lo.s32 	%r5796, %r5794, %r5795;
	ld.u16 	%rs1690, [%SP+42];
	cvt.u32.u16	%r5797, %rs1690;
	mul.lo.s32 	%r5798, %r5797, 16;
	add.s32 	%r5799, %r5796, %r5798;
	cvt.u64.u16	%rd5370, %rs9;
	mov.u64 	%rd5371, cSegToComp;
	cvta.const.u64 	%rd5372, %rd5371;
	shl.b64 	%rd5373, %rd5370, 1;
	add.s64 	%rd5374, %rd5372, %rd5373;
	ld.u16 	%rs1691, [%rd5374];
	cvt.u32.u16	%r5800, %rs1691;
	add.s32 	%r5801, %r5799, %r5800;
	cvt.s64.s32	%rd5375, %r5801;
	shl.b64 	%rd5376, %rd5375, 2;
	add.s64 	%rd5377, %rd13, %rd5376;
	ld.f32 	%f1013, [%rd5377];
	cvt.u32.u16	%r5802, %rs1;
	cvt.u32.u16	%r5803, %rs30;
	mul.lo.s32 	%r5804, %r5802, %r5803;
	ld.u16 	%rs1692, [%SP+42];
	cvt.u32.u16	%r5805, %rs1692;
	mul.lo.s32 	%r5806, %r5805, 17;
	add.s32 	%r5807, %r5804, %r5806;
	cvt.u64.u16	%rd5378, %rs9;
	shl.b64 	%rd5379, %rd5378, 1;
	add.s64 	%rd5380, %rd5372, %rd5379;
	ld.u16 	%rs1693, [%rd5380];
	cvt.u32.u16	%r5808, %rs1693;
	add.s32 	%r5809, %r5807, %r5808;
	cvt.s64.s32	%rd5381, %r5809;
	shl.b64 	%rd5382, %rd5381, 2;
	add.s64 	%rd5383, %rd13, %rd5382;
	ld.f32 	%f1014, [%rd5383];
	cvt.u32.u16	%r5810, %rs1;
	cvt.u32.u16	%r5811, %rs30;
	mul.lo.s32 	%r5812, %r5810, %r5811;
	ld.u16 	%rs1694, [%SP+42];
	cvt.u32.u16	%r5813, %rs1694;
	mul.lo.s32 	%r5814, %r5813, 18;
	add.s32 	%r5815, %r5812, %r5814;
	cvt.u64.u16	%rd5384, %rs9;
	shl.b64 	%rd5385, %rd5384, 1;
	add.s64 	%rd5386, %rd5372, %rd5385;
	ld.u16 	%rs1695, [%rd5386];
	cvt.u32.u16	%r5816, %rs1695;
	add.s32 	%r5817, %r5815, %r5816;
	cvt.s64.s32	%rd5387, %r5817;
	shl.b64 	%rd5388, %rd5387, 2;
	add.s64 	%rd5389, %rd13, %rd5388;
	ld.f32 	%f1015, [%rd5389];
	cvt.u32.u16	%r5818, %rs1;
	cvt.u32.u16	%r5819, %rs30;
	mul.lo.s32 	%r5820, %r5818, %r5819;
	ld.u16 	%rs1696, [%SP+42];
	cvt.u32.u16	%r5821, %rs1696;
	mul.lo.s32 	%r5822, %r5821, 19;
	add.s32 	%r5823, %r5820, %r5822;
	cvt.u64.u16	%rd5390, %rs9;
	shl.b64 	%rd5391, %rd5390, 1;
	add.s64 	%rd5392, %rd5372, %rd5391;
	ld.u16 	%rs1697, [%rd5392];
	cvt.u32.u16	%r5824, %rs1697;
	add.s32 	%r5825, %r5823, %r5824;
	cvt.s64.s32	%rd5393, %r5825;
	shl.b64 	%rd5394, %rd5393, 2;
	add.s64 	%rd5395, %rd13, %rd5394;
	ld.f32 	%f1016, [%rd5395];
	cvt.u32.u16	%r5826, %rs1;
	cvt.u32.u16	%r5827, %rs30;
	mul.lo.s32 	%r5828, %r5826, %r5827;
	ld.u16 	%rs1698, [%SP+42];
	cvt.u32.u16	%r5829, %rs1698;
	mul.lo.s32 	%r5830, %r5829, 20;
	add.s32 	%r5831, %r5828, %r5830;
	cvt.u64.u16	%rd5396, %rs9;
	shl.b64 	%rd5397, %rd5396, 1;
	add.s64 	%rd5398, %rd5372, %rd5397;
	ld.u16 	%rs1699, [%rd5398];
	cvt.u32.u16	%r5832, %rs1699;
	add.s32 	%r5833, %r5831, %r5832;
	cvt.s64.s32	%rd5399, %r5833;
	shl.b64 	%rd5400, %rd5399, 2;
	add.s64 	%rd5401, %rd13, %rd5400;
	ld.f32 	%f1017, [%rd5401];
	cvt.u32.u16	%r5834, %rs1;
	cvt.u32.u16	%r5835, %rs30;
	mul.lo.s32 	%r5836, %r5834, %r5835;
	ld.u16 	%rs1700, [%SP+42];
	cvt.u32.u16	%r5837, %rs1700;
	mul.lo.s32 	%r5838, %r5837, 21;
	add.s32 	%r5839, %r5836, %r5838;
	cvt.u64.u16	%rd5402, %rs9;
	shl.b64 	%rd5403, %rd5402, 1;
	add.s64 	%rd5404, %rd5372, %rd5403;
	ld.u16 	%rs1701, [%rd5404];
	cvt.u32.u16	%r5840, %rs1701;
	add.s32 	%r5841, %r5839, %r5840;
	cvt.s64.s32	%rd5405, %r5841;
	shl.b64 	%rd5406, %rd5405, 2;
	add.s64 	%rd5407, %rd13, %rd5406;
	ld.f32 	%f1018, [%rd5407];
	cvt.u32.u16	%r5842, %rs1;
	cvt.u32.u16	%r5843, %rs30;
	mul.lo.s32 	%r5844, %r5842, %r5843;
	ld.u16 	%rs1702, [%SP+42];
	cvt.u32.u16	%r5845, %rs1702;
	mul.lo.s32 	%r5846, %r5845, 22;
	add.s32 	%r5847, %r5844, %r5846;
	cvt.u64.u16	%rd5408, %rs9;
	shl.b64 	%rd5409, %rd5408, 1;
	add.s64 	%rd5410, %rd5372, %rd5409;
	ld.u16 	%rs1703, [%rd5410];
	cvt.u32.u16	%r5848, %rs1703;
	add.s32 	%r5849, %r5847, %r5848;
	cvt.s64.s32	%rd5411, %r5849;
	shl.b64 	%rd5412, %rd5411, 2;
	add.s64 	%rd5413, %rd13, %rd5412;
	ld.f32 	%f1019, [%rd5413];
	cvt.u32.u16	%r5850, %rs1;
	cvt.u32.u16	%r5851, %rs30;
	mul.lo.s32 	%r5852, %r5850, %r5851;
	ld.u16 	%rs1704, [%SP+42];
	cvt.u32.u16	%r5853, %rs1704;
	mul.lo.s32 	%r5854, %r5853, 23;
	add.s32 	%r5855, %r5852, %r5854;
	cvt.u64.u16	%rd5414, %rs9;
	shl.b64 	%rd5415, %rd5414, 1;
	add.s64 	%rd5416, %rd5372, %rd5415;
	ld.u16 	%rs1705, [%rd5416];
	cvt.u32.u16	%r5856, %rs1705;
	add.s32 	%r5857, %r5855, %r5856;
	cvt.s64.s32	%rd5417, %r5857;
	shl.b64 	%rd5418, %rd5417, 2;
	add.s64 	%rd5419, %rd13, %rd5418;
	ld.f32 	%f1020, [%rd5419];
	cvt.u32.u16	%r5858, %rs1;
	cvt.u32.u16	%r5859, %rs30;
	mul.lo.s32 	%r5860, %r5858, %r5859;
	ld.u16 	%rs1706, [%SP+42];
	cvt.u32.u16	%r5861, %rs1706;
	mul.lo.s32 	%r5862, %r5861, 24;
	add.s32 	%r5863, %r5860, %r5862;
	cvt.u64.u16	%rd5420, %rs9;
	shl.b64 	%rd5421, %rd5420, 1;
	add.s64 	%rd5422, %rd5372, %rd5421;
	ld.u16 	%rs1707, [%rd5422];
	cvt.u32.u16	%r5864, %rs1707;
	add.s32 	%r5865, %r5863, %r5864;
	cvt.s64.s32	%rd5423, %r5865;
	shl.b64 	%rd5424, %rd5423, 2;
	add.s64 	%rd5425, %rd13, %rd5424;
	ld.f32 	%f1021, [%rd5425];
	cvt.u32.u16	%r5866, %rs1;
	cvt.u32.u16	%r5867, %rs30;
	mul.lo.s32 	%r5868, %r5866, %r5867;
	ld.u16 	%rs1708, [%SP+42];
	cvt.u32.u16	%r5869, %rs1708;
	mul.lo.s32 	%r5870, %r5869, 25;
	add.s32 	%r5871, %r5868, %r5870;
	cvt.u64.u16	%rd5426, %rs9;
	shl.b64 	%rd5427, %rd5426, 1;
	add.s64 	%rd5428, %rd5372, %rd5427;
	ld.u16 	%rs1709, [%rd5428];
	cvt.u32.u16	%r5872, %rs1709;
	add.s32 	%r5873, %r5871, %r5872;
	cvt.s64.s32	%rd5429, %r5873;
	shl.b64 	%rd5430, %rd5429, 2;
	add.s64 	%rd5431, %rd13, %rd5430;
	ld.f32 	%f1022, [%rd5431];
	cvt.u32.u16	%r5874, %rs1;
	cvt.u32.u16	%r5875, %rs30;
	mul.lo.s32 	%r5876, %r5874, %r5875;
	ld.u16 	%rs1710, [%SP+42];
	cvt.u32.u16	%r5877, %rs1710;
	mul.lo.s32 	%r5878, %r5877, 26;
	add.s32 	%r5879, %r5876, %r5878;
	cvt.u64.u16	%rd5432, %rs9;
	shl.b64 	%rd5433, %rd5432, 1;
	add.s64 	%rd5434, %rd5372, %rd5433;
	ld.u16 	%rs1711, [%rd5434];
	cvt.u32.u16	%r5880, %rs1711;
	add.s32 	%r5881, %r5879, %r5880;
	cvt.s64.s32	%rd5435, %r5881;
	shl.b64 	%rd5436, %rd5435, 2;
	add.s64 	%rd5437, %rd13, %rd5436;
	ld.f32 	%f1023, [%rd5437];
	cvt.u32.u16	%r5882, %rs1;
	cvt.u32.u16	%r5883, %rs30;
	mul.lo.s32 	%r5884, %r5882, %r5883;
	ld.u16 	%rs1712, [%SP+42];
	cvt.u32.u16	%r5885, %rs1712;
	mul.lo.s32 	%r5886, %r5885, 27;
	add.s32 	%r5887, %r5884, %r5886;
	cvt.u64.u16	%rd5438, %rs9;
	shl.b64 	%rd5439, %rd5438, 1;
	add.s64 	%rd5440, %rd5372, %rd5439;
	ld.u16 	%rs1713, [%rd5440];
	cvt.u32.u16	%r5888, %rs1713;
	add.s32 	%r5889, %r5887, %r5888;
	cvt.s64.s32	%rd5441, %r5889;
	shl.b64 	%rd5442, %rd5441, 2;
	add.s64 	%rd5443, %rd13, %rd5442;
	ld.f32 	%f1024, [%rd5443];
	add.u64 	%rd5444, %SP, 1000;
	add.u64 	%rd5445, %SP, 1012;
	// Callseq Start 181
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5444;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5445;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1012;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5368;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5369;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1013;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1014;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1015;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1016;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1017;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1018;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1019;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1020;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1021;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1022;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1023;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1024;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 181
tmp1149:

BB46_342:
	.loc	1 407 1
	cvt.u32.u16	%r5890, %rs9;
	ld.u16 	%rs1714, [%SP+16];
	cvt.u32.u16	%r5891, %rs1714;
	mul.lo.s32 	%r5892, %r5891, 6;
	add.s32 	%r5893, %r5890, %r5892;
	cvt.s64.s32	%rd5446, %r5893;
	shl.b64 	%rd5447, %rd5446, 1;
	mov.u64 	%rd5448, cBoolModel;
	cvta.const.u64 	%rd5449, %rd5448;
	add.s64 	%rd5450, %rd5449, %rd5447;
	ld.u16 	%rs1715, [%rd5450];
	setp.ne.s16	%p338, %rs1715, 0;
	not.pred 	%p339, %p338;
	@%p339 bra 	BB46_344;
	bra.uni 	BB46_343;

BB46_343:
	.loc	1 407 1
tmp1150:
	cvt.ftz.f64.f32	%fd257, %f2206;
	add.f64 	%fd258, %fd257, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1025, %fd258;
	cvt.u32.u16	%r5894, %rs1;
	cvt.u32.u16	%r5895, %rs30;
	mul.lo.s32 	%r5896, %r5894, %r5895;
	ld.u16 	%rs1716, [%SP+42];
	cvt.u32.u16	%r5897, %rs1716;
	mul.lo.s32 	%r5898, %r5897, 28;
	add.s32 	%r5899, %r5896, %r5898;
	cvt.u64.u16	%rd5451, %rs9;
	mov.u64 	%rd5452, cSegToComp;
	cvta.const.u64 	%rd5453, %rd5452;
	shl.b64 	%rd5454, %rd5451, 1;
	add.s64 	%rd5455, %rd5453, %rd5454;
	ld.u16 	%rs1717, [%rd5455];
	cvt.u32.u16	%r5900, %rs1717;
	add.s32 	%r5901, %r5899, %r5900;
	cvt.s64.s32	%rd5456, %r5901;
	shl.b64 	%rd5457, %rd5456, 2;
	add.s64 	%rd5458, %rd13, %rd5457;
	ld.f32 	%f1026, [%rd5458];
	cvt.u32.u16	%r5902, %rs1;
	cvt.u32.u16	%r5903, %rs30;
	mul.lo.s32 	%r5904, %r5902, %r5903;
	ld.u16 	%rs1718, [%SP+42];
	cvt.u32.u16	%r5905, %rs1718;
	mul.lo.s32 	%r5906, %r5905, 29;
	add.s32 	%r5907, %r5904, %r5906;
	cvt.u64.u16	%rd5459, %rs9;
	shl.b64 	%rd5460, %rd5459, 1;
	add.s64 	%rd5461, %rd5453, %rd5460;
	ld.u16 	%rs1719, [%rd5461];
	cvt.u32.u16	%r5908, %rs1719;
	add.s32 	%r5909, %r5907, %r5908;
	cvt.s64.s32	%rd5462, %r5909;
	shl.b64 	%rd5463, %rd5462, 2;
	add.s64 	%rd5464, %rd13, %rd5463;
	ld.f32 	%f1027, [%rd5464];
	add.u64 	%rd5465, %SP, 1000;
	add.u64 	%rd5466, %SP, 1012;
	// Callseq Start 182
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5465;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5466;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1025;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1026;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1027;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 182
tmp1151:

BB46_344:
	.loc	1 407 1
	cvt.u32.u16	%r5910, %rs10;
	ld.u16 	%rs1720, [%SP+16];
	cvt.u32.u16	%r5911, %rs1720;
	mul.lo.s32 	%r5912, %r5911, 0;
	add.s32 	%r5913, %r5910, %r5912;
	cvt.s64.s32	%rd5467, %r5913;
	shl.b64 	%rd5468, %rd5467, 1;
	mov.u64 	%rd5469, cBoolModel;
	cvta.const.u64 	%rd5470, %rd5469;
	add.s64 	%rd5471, %rd5470, %rd5468;
	ld.u16 	%rs1721, [%rd5471];
	setp.ne.s16	%p340, %rs1721, 0;
	not.pred 	%p341, %p340;
	@%p341 bra 	BB46_346;
	bra.uni 	BB46_345;

BB46_345:
	.loc	1 407 1
tmp1152:
	cvt.ftz.f64.f32	%fd259, %f2208;
	add.f64 	%fd260, %fd259, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1028, %fd260;
	add.u64 	%rd5472, %SP, 620;
	add.s64 	%rd5473, %rd5472, 4;
	cvt.u32.u16	%r5914, %rs1;
	cvt.u32.u16	%r5915, %rs30;
	mul.lo.s32 	%r5916, %r5914, %r5915;
	ld.u16 	%rs1722, [%SP+42];
	cvt.u32.u16	%r5917, %rs1722;
	mul.lo.s32 	%r5918, %r5917, 0;
	add.s32 	%r5919, %r5916, %r5918;
	cvt.u64.u16	%rd5474, %rs10;
	mov.u64 	%rd5475, cSegToComp;
	cvta.const.u64 	%rd5476, %rd5475;
	shl.b64 	%rd5477, %rd5474, 1;
	add.s64 	%rd5478, %rd5476, %rd5477;
	ld.u16 	%rs1723, [%rd5478];
	cvt.u32.u16	%r5920, %rs1723;
	add.s32 	%r5921, %r5919, %r5920;
	cvt.s64.s32	%rd5479, %r5921;
	shl.b64 	%rd5480, %rd5479, 2;
	add.s64 	%rd5481, %rd13, %rd5480;
	ld.f32 	%f1029, [%rd5481];
	cvt.u32.u16	%r5922, %rs1;
	cvt.u32.u16	%r5923, %rs30;
	mul.lo.s32 	%r5924, %r5922, %r5923;
	ld.u16 	%rs1724, [%SP+42];
	cvt.u32.u16	%r5925, %rs1724;
	mul.lo.s32 	%r5926, %r5925, 1;
	add.s32 	%r5927, %r5924, %r5926;
	cvt.u64.u16	%rd5482, %rs10;
	shl.b64 	%rd5483, %rd5482, 1;
	add.s64 	%rd5484, %rd5476, %rd5483;
	ld.u16 	%rs1725, [%rd5484];
	cvt.u32.u16	%r5928, %rs1725;
	add.s32 	%r5929, %r5927, %r5928;
	cvt.s64.s32	%rd5485, %r5929;
	shl.b64 	%rd5486, %rd5485, 2;
	add.s64 	%rd5487, %rd13, %rd5486;
	ld.f32 	%f1030, [%rd5487];
	ld.f32 	%f1031, [%SP+652];
	add.s64 	%rd5488, %rd5472, 36;
	add.u64 	%rd5489, %SP, 1024;
	add.u64 	%rd5490, %SP, 1036;
	// Callseq Start 183
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5489;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5490;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1028;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5472;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5473;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1029;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1030;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1031;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5488;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 183
tmp1153:

BB46_346:
	.loc	1 407 1
	cvt.u32.u16	%r5930, %rs10;
	ld.u16 	%rs1726, [%SP+16];
	cvt.u32.u16	%r5931, %rs1726;
	mul.lo.s32 	%r5932, %r5931, 1;
	add.s32 	%r5933, %r5930, %r5932;
	cvt.s64.s32	%rd5491, %r5933;
	shl.b64 	%rd5492, %rd5491, 1;
	mov.u64 	%rd5493, cBoolModel;
	cvta.const.u64 	%rd5494, %rd5493;
	add.s64 	%rd5495, %rd5494, %rd5492;
	ld.u16 	%rs1727, [%rd5495];
	setp.ne.s16	%p342, %rs1727, 0;
	not.pred 	%p343, %p342;
	@%p343 bra 	BB46_348;
	bra.uni 	BB46_347;

BB46_347:
	.loc	1 407 1
tmp1154:
	cvt.ftz.f64.f32	%fd261, %f2208;
	add.f64 	%fd262, %fd261, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1032, %fd262;
	add.u64 	%rd5496, %SP, 620;
	add.s64 	%rd5497, %rd5496, 8;
	ld.f32 	%f1033, [%SP+656];
	add.s64 	%rd5498, %rd5496, 32;
	add.u64 	%rd5499, %SP, 1024;
	add.u64 	%rd5500, %SP, 1036;
	// Callseq Start 184
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5499;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5500;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1032;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5497;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1033;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5498;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 184
tmp1155:

BB46_348:
	.loc	1 407 1
	cvt.u32.u16	%r5934, %rs10;
	ld.u16 	%rs1728, [%SP+16];
	cvt.u32.u16	%r5935, %rs1728;
	mul.lo.s32 	%r5936, %r5935, 2;
	add.s32 	%r5937, %r5934, %r5936;
	cvt.s64.s32	%rd5501, %r5937;
	shl.b64 	%rd5502, %rd5501, 1;
	mov.u64 	%rd5503, cBoolModel;
	cvta.const.u64 	%rd5504, %rd5503;
	add.s64 	%rd5505, %rd5504, %rd5502;
	ld.u16 	%rs1729, [%rd5505];
	setp.ne.s16	%p344, %rs1729, 0;
	not.pred 	%p345, %p344;
	@%p345 bra 	BB46_350;
	bra.uni 	BB46_349;

BB46_349:
	.loc	1 407 1
tmp1156:
	cvt.ftz.f64.f32	%fd263, %f2208;
	add.f64 	%fd264, %fd263, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1034, %fd264;
	add.u64 	%rd5506, %SP, 620;
	add.s64 	%rd5507, %rd5506, 12;
	cvt.u32.u16	%r5938, %rs1;
	cvt.u32.u16	%r5939, %rs30;
	mul.lo.s32 	%r5940, %r5938, %r5939;
	ld.u16 	%rs1730, [%SP+42];
	cvt.u32.u16	%r5941, %rs1730;
	mul.lo.s32 	%r5942, %r5941, 2;
	add.s32 	%r5943, %r5940, %r5942;
	cvt.u64.u16	%rd5508, %rs10;
	mov.u64 	%rd5509, cSegToComp;
	cvta.const.u64 	%rd5510, %rd5509;
	shl.b64 	%rd5511, %rd5508, 1;
	add.s64 	%rd5512, %rd5510, %rd5511;
	ld.u16 	%rs1731, [%rd5512];
	cvt.u32.u16	%r5944, %rs1731;
	add.s32 	%r5945, %r5943, %r5944;
	cvt.s64.s32	%rd5513, %r5945;
	shl.b64 	%rd5514, %rd5513, 2;
	add.s64 	%rd5515, %rd13, %rd5514;
	ld.f32 	%f1035, [%rd5515];
	cvt.u32.u16	%r5946, %rs1;
	cvt.u32.u16	%r5947, %rs30;
	mul.lo.s32 	%r5948, %r5946, %r5947;
	ld.u16 	%rs1732, [%SP+42];
	cvt.u32.u16	%r5949, %rs1732;
	mul.lo.s32 	%r5950, %r5949, 3;
	add.s32 	%r5951, %r5948, %r5950;
	cvt.u64.u16	%rd5516, %rs10;
	shl.b64 	%rd5517, %rd5516, 1;
	add.s64 	%rd5518, %rd5510, %rd5517;
	ld.u16 	%rs1733, [%rd5518];
	cvt.u32.u16	%r5952, %rs1733;
	add.s32 	%r5953, %r5951, %r5952;
	cvt.s64.s32	%rd5519, %r5953;
	shl.b64 	%rd5520, %rd5519, 2;
	add.s64 	%rd5521, %rd13, %rd5520;
	ld.f32 	%f1036, [%rd5521];
	cvt.u32.u16	%r5954, %rs1;
	cvt.u32.u16	%r5955, %rs30;
	mul.lo.s32 	%r5956, %r5954, %r5955;
	ld.u16 	%rs1734, [%SP+42];
	cvt.u32.u16	%r5957, %rs1734;
	mul.lo.s32 	%r5958, %r5957, 4;
	add.s32 	%r5959, %r5956, %r5958;
	cvt.u64.u16	%rd5522, %rs10;
	shl.b64 	%rd5523, %rd5522, 1;
	add.s64 	%rd5524, %rd5510, %rd5523;
	ld.u16 	%rs1735, [%rd5524];
	cvt.u32.u16	%r5960, %rs1735;
	add.s32 	%r5961, %r5959, %r5960;
	cvt.s64.s32	%rd5525, %r5961;
	shl.b64 	%rd5526, %rd5525, 2;
	add.s64 	%rd5527, %rd13, %rd5526;
	ld.f32 	%f1037, [%rd5527];
	cvt.u32.u16	%r5962, %rs1;
	cvt.u32.u16	%r5963, %rs30;
	mul.lo.s32 	%r5964, %r5962, %r5963;
	ld.u16 	%rs1736, [%SP+42];
	cvt.u32.u16	%r5965, %rs1736;
	mul.lo.s32 	%r5966, %r5965, 5;
	add.s32 	%r5967, %r5964, %r5966;
	cvt.u64.u16	%rd5528, %rs10;
	shl.b64 	%rd5529, %rd5528, 1;
	add.s64 	%rd5530, %rd5510, %rd5529;
	ld.u16 	%rs1737, [%rd5530];
	cvt.u32.u16	%r5968, %rs1737;
	add.s32 	%r5969, %r5967, %r5968;
	cvt.s64.s32	%rd5531, %r5969;
	shl.b64 	%rd5532, %rd5531, 2;
	add.s64 	%rd5533, %rd13, %rd5532;
	ld.f32 	%f1038, [%rd5533];
	ld.f32 	%f1039, [%SP+652];
	add.u64 	%rd5534, %SP, 1024;
	add.u64 	%rd5535, %SP, 1036;
	// Callseq Start 185
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5534;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5535;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1034;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5507;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1035;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1036;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1037;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1038;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1039;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 185
tmp1157:

BB46_350:
	.loc	1 407 1
	cvt.u32.u16	%r5970, %rs10;
	ld.u16 	%rs1738, [%SP+16];
	cvt.u32.u16	%r5971, %rs1738;
	mul.lo.s32 	%r5972, %r5971, 3;
	add.s32 	%r5973, %r5970, %r5972;
	cvt.s64.s32	%rd5536, %r5973;
	shl.b64 	%rd5537, %rd5536, 1;
	mov.u64 	%rd5538, cBoolModel;
	cvta.const.u64 	%rd5539, %rd5538;
	add.s64 	%rd5540, %rd5539, %rd5537;
	ld.u16 	%rs1739, [%rd5540];
	setp.ne.s16	%p346, %rs1739, 0;
	not.pred 	%p347, %p346;
	@%p347 bra 	BB46_352;
	bra.uni 	BB46_351;

BB46_351:
	.loc	1 407 1
tmp1158:
	cvt.ftz.f64.f32	%fd265, %f2208;
	add.f64 	%fd266, %fd265, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1040, %fd266;
	add.u64 	%rd5541, %SP, 620;
	add.s64 	%rd5542, %rd5541, 16;
	cvt.u32.u16	%r5974, %rs1;
	cvt.u32.u16	%r5975, %rs30;
	mul.lo.s32 	%r5976, %r5974, %r5975;
	ld.u16 	%rs1740, [%SP+42];
	cvt.u32.u16	%r5977, %rs1740;
	mul.lo.s32 	%r5978, %r5977, 6;
	add.s32 	%r5979, %r5976, %r5978;
	cvt.u64.u16	%rd5543, %rs10;
	mov.u64 	%rd5544, cSegToComp;
	cvta.const.u64 	%rd5545, %rd5544;
	shl.b64 	%rd5546, %rd5543, 1;
	add.s64 	%rd5547, %rd5545, %rd5546;
	ld.u16 	%rs1741, [%rd5547];
	cvt.u32.u16	%r5980, %rs1741;
	add.s32 	%r5981, %r5979, %r5980;
	cvt.s64.s32	%rd5548, %r5981;
	shl.b64 	%rd5549, %rd5548, 2;
	add.s64 	%rd5550, %rd13, %rd5549;
	ld.f32 	%f1041, [%rd5550];
	cvt.u32.u16	%r5982, %rs1;
	cvt.u32.u16	%r5983, %rs30;
	mul.lo.s32 	%r5984, %r5982, %r5983;
	ld.u16 	%rs1742, [%SP+42];
	cvt.u32.u16	%r5985, %rs1742;
	mul.lo.s32 	%r5986, %r5985, 7;
	add.s32 	%r5987, %r5984, %r5986;
	cvt.u64.u16	%rd5551, %rs10;
	shl.b64 	%rd5552, %rd5551, 1;
	add.s64 	%rd5553, %rd5545, %rd5552;
	ld.u16 	%rs1743, [%rd5553];
	cvt.u32.u16	%r5988, %rs1743;
	add.s32 	%r5989, %r5987, %r5988;
	cvt.s64.s32	%rd5554, %r5989;
	shl.b64 	%rd5555, %rd5554, 2;
	add.s64 	%rd5556, %rd13, %rd5555;
	ld.f32 	%f1042, [%rd5556];
	cvt.u32.u16	%r5990, %rs1;
	cvt.u32.u16	%r5991, %rs30;
	mul.lo.s32 	%r5992, %r5990, %r5991;
	ld.u16 	%rs1744, [%SP+42];
	cvt.u32.u16	%r5993, %rs1744;
	mul.lo.s32 	%r5994, %r5993, 8;
	add.s32 	%r5995, %r5992, %r5994;
	cvt.u64.u16	%rd5557, %rs10;
	shl.b64 	%rd5558, %rd5557, 1;
	add.s64 	%rd5559, %rd5545, %rd5558;
	ld.u16 	%rs1745, [%rd5559];
	cvt.u32.u16	%r5996, %rs1745;
	add.s32 	%r5997, %r5995, %r5996;
	cvt.s64.s32	%rd5560, %r5997;
	shl.b64 	%rd5561, %rd5560, 2;
	add.s64 	%rd5562, %rd13, %rd5561;
	ld.f32 	%f1043, [%rd5562];
	cvt.u32.u16	%r5998, %rs1;
	cvt.u32.u16	%r5999, %rs30;
	mul.lo.s32 	%r6000, %r5998, %r5999;
	ld.u16 	%rs1746, [%SP+42];
	cvt.u32.u16	%r6001, %rs1746;
	mul.lo.s32 	%r6002, %r6001, 9;
	add.s32 	%r6003, %r6000, %r6002;
	cvt.u64.u16	%rd5563, %rs10;
	shl.b64 	%rd5564, %rd5563, 1;
	add.s64 	%rd5565, %rd5545, %rd5564;
	ld.u16 	%rs1747, [%rd5565];
	cvt.u32.u16	%r6004, %rs1747;
	add.s32 	%r6005, %r6003, %r6004;
	cvt.s64.s32	%rd5566, %r6005;
	shl.b64 	%rd5567, %rd5566, 2;
	add.s64 	%rd5568, %rd13, %rd5567;
	ld.f32 	%f1044, [%rd5568];
	cvt.u32.u16	%r6006, %rs1;
	cvt.u32.u16	%r6007, %rs30;
	mul.lo.s32 	%r6008, %r6006, %r6007;
	ld.u16 	%rs1748, [%SP+42];
	cvt.u32.u16	%r6009, %rs1748;
	mul.lo.s32 	%r6010, %r6009, 10;
	add.s32 	%r6011, %r6008, %r6010;
	cvt.u64.u16	%rd5569, %rs10;
	shl.b64 	%rd5570, %rd5569, 1;
	add.s64 	%rd5571, %rd5545, %rd5570;
	ld.u16 	%rs1749, [%rd5571];
	cvt.u32.u16	%r6012, %rs1749;
	add.s32 	%r6013, %r6011, %r6012;
	cvt.s64.s32	%rd5572, %r6013;
	shl.b64 	%rd5573, %rd5572, 2;
	add.s64 	%rd5574, %rd13, %rd5573;
	ld.f32 	%f1045, [%rd5574];
	add.u64 	%rd5575, %SP, 1024;
	add.u64 	%rd5576, %SP, 1036;
	// Callseq Start 186
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5575;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5576;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1040;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5542;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1041;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1042;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1043;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1044;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1045;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 186
tmp1159:

BB46_352:
	.loc	1 407 1
	cvt.u32.u16	%r6014, %rs10;
	ld.u16 	%rs1750, [%SP+16];
	cvt.u32.u16	%r6015, %rs1750;
	mul.lo.s32 	%r6016, %r6015, 4;
	add.s32 	%r6017, %r6014, %r6016;
	cvt.s64.s32	%rd5577, %r6017;
	shl.b64 	%rd5578, %rd5577, 1;
	mov.u64 	%rd5579, cBoolModel;
	cvta.const.u64 	%rd5580, %rd5579;
	add.s64 	%rd5581, %rd5580, %rd5578;
	ld.u16 	%rs1751, [%rd5581];
	setp.ne.s16	%p348, %rs1751, 0;
	not.pred 	%p349, %p348;
	@%p349 bra 	BB46_354;
	bra.uni 	BB46_353;

BB46_353:
	.loc	1 407 1
tmp1160:
	cvt.ftz.f64.f32	%fd267, %f2208;
	add.f64 	%fd268, %fd267, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1046, %fd268;
	add.u64 	%rd5582, %SP, 620;
	add.s64 	%rd5583, %rd5582, 20;
	cvt.u32.u16	%r6018, %rs1;
	cvt.u32.u16	%r6019, %rs30;
	mul.lo.s32 	%r6020, %r6018, %r6019;
	ld.u16 	%rs1752, [%SP+42];
	cvt.u32.u16	%r6021, %rs1752;
	mul.lo.s32 	%r6022, %r6021, 11;
	add.s32 	%r6023, %r6020, %r6022;
	cvt.u64.u16	%rd5584, %rs10;
	mov.u64 	%rd5585, cSegToComp;
	cvta.const.u64 	%rd5586, %rd5585;
	shl.b64 	%rd5587, %rd5584, 1;
	add.s64 	%rd5588, %rd5586, %rd5587;
	ld.u16 	%rs1753, [%rd5588];
	cvt.u32.u16	%r6024, %rs1753;
	add.s32 	%r6025, %r6023, %r6024;
	cvt.s64.s32	%rd5589, %r6025;
	shl.b64 	%rd5590, %rd5589, 2;
	add.s64 	%rd5591, %rd13, %rd5590;
	ld.f32 	%f1047, [%rd5591];
	cvt.u32.u16	%r6026, %rs1;
	cvt.u32.u16	%r6027, %rs30;
	mul.lo.s32 	%r6028, %r6026, %r6027;
	ld.u16 	%rs1754, [%SP+42];
	cvt.u32.u16	%r6029, %rs1754;
	mul.lo.s32 	%r6030, %r6029, 12;
	add.s32 	%r6031, %r6028, %r6030;
	cvt.u64.u16	%rd5592, %rs10;
	shl.b64 	%rd5593, %rd5592, 1;
	add.s64 	%rd5594, %rd5586, %rd5593;
	ld.u16 	%rs1755, [%rd5594];
	cvt.u32.u16	%r6032, %rs1755;
	add.s32 	%r6033, %r6031, %r6032;
	cvt.s64.s32	%rd5595, %r6033;
	shl.b64 	%rd5596, %rd5595, 2;
	add.s64 	%rd5597, %rd13, %rd5596;
	ld.f32 	%f1048, [%rd5597];
	cvt.u32.u16	%r6034, %rs1;
	cvt.u32.u16	%r6035, %rs30;
	mul.lo.s32 	%r6036, %r6034, %r6035;
	ld.u16 	%rs1756, [%SP+42];
	cvt.u32.u16	%r6037, %rs1756;
	mul.lo.s32 	%r6038, %r6037, 13;
	add.s32 	%r6039, %r6036, %r6038;
	cvt.u64.u16	%rd5598, %rs10;
	shl.b64 	%rd5599, %rd5598, 1;
	add.s64 	%rd5600, %rd5586, %rd5599;
	ld.u16 	%rs1757, [%rd5600];
	cvt.u32.u16	%r6040, %rs1757;
	add.s32 	%r6041, %r6039, %r6040;
	cvt.s64.s32	%rd5601, %r6041;
	shl.b64 	%rd5602, %rd5601, 2;
	add.s64 	%rd5603, %rd13, %rd5602;
	ld.f32 	%f1049, [%rd5603];
	cvt.u32.u16	%r6042, %rs1;
	cvt.u32.u16	%r6043, %rs30;
	mul.lo.s32 	%r6044, %r6042, %r6043;
	ld.u16 	%rs1758, [%SP+42];
	cvt.u32.u16	%r6045, %rs1758;
	mul.lo.s32 	%r6046, %r6045, 14;
	add.s32 	%r6047, %r6044, %r6046;
	cvt.u64.u16	%rd5604, %rs10;
	shl.b64 	%rd5605, %rd5604, 1;
	add.s64 	%rd5606, %rd5586, %rd5605;
	ld.u16 	%rs1759, [%rd5606];
	cvt.u32.u16	%r6048, %rs1759;
	add.s32 	%r6049, %r6047, %r6048;
	cvt.s64.s32	%rd5607, %r6049;
	shl.b64 	%rd5608, %rd5607, 2;
	add.s64 	%rd5609, %rd13, %rd5608;
	ld.f32 	%f1050, [%rd5609];
	cvt.u32.u16	%r6050, %rs1;
	cvt.u32.u16	%r6051, %rs30;
	mul.lo.s32 	%r6052, %r6050, %r6051;
	ld.u16 	%rs1760, [%SP+42];
	cvt.u32.u16	%r6053, %rs1760;
	mul.lo.s32 	%r6054, %r6053, 15;
	add.s32 	%r6055, %r6052, %r6054;
	cvt.u64.u16	%rd5610, %rs10;
	shl.b64 	%rd5611, %rd5610, 1;
	add.s64 	%rd5612, %rd5586, %rd5611;
	ld.u16 	%rs1761, [%rd5612];
	cvt.u32.u16	%r6056, %rs1761;
	add.s32 	%r6057, %r6055, %r6056;
	cvt.s64.s32	%rd5613, %r6057;
	shl.b64 	%rd5614, %rd5613, 2;
	add.s64 	%rd5615, %rd13, %rd5614;
	ld.f32 	%f1051, [%rd5615];
	add.u64 	%rd5616, %SP, 1024;
	add.u64 	%rd5617, %SP, 1036;
	// Callseq Start 187
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5616;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5617;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1046;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5583;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1047;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1048;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1049;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1050;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1051;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 187
tmp1161:

BB46_354:
	.loc	1 407 1
	cvt.u32.u16	%r6058, %rs10;
	ld.u16 	%rs1762, [%SP+16];
	cvt.u32.u16	%r6059, %rs1762;
	mul.lo.s32 	%r6060, %r6059, 5;
	add.s32 	%r6061, %r6058, %r6060;
	cvt.s64.s32	%rd5618, %r6061;
	shl.b64 	%rd5619, %rd5618, 1;
	mov.u64 	%rd5620, cBoolModel;
	cvta.const.u64 	%rd5621, %rd5620;
	add.s64 	%rd5622, %rd5621, %rd5619;
	ld.u16 	%rs1763, [%rd5622];
	setp.ne.s16	%p350, %rs1763, 0;
	not.pred 	%p351, %p350;
	@%p351 bra 	BB46_356;
	bra.uni 	BB46_355;

BB46_355:
	.loc	1 407 1
tmp1162:
	cvt.ftz.f64.f32	%fd269, %f2208;
	add.f64 	%fd270, %fd269, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1052, %fd270;
	add.u64 	%rd5623, %SP, 620;
	add.s64 	%rd5624, %rd5623, 24;
	add.s64 	%rd5625, %rd5623, 28;
	cvt.u32.u16	%r6062, %rs1;
	cvt.u32.u16	%r6063, %rs30;
	mul.lo.s32 	%r6064, %r6062, %r6063;
	ld.u16 	%rs1764, [%SP+42];
	cvt.u32.u16	%r6065, %rs1764;
	mul.lo.s32 	%r6066, %r6065, 16;
	add.s32 	%r6067, %r6064, %r6066;
	cvt.u64.u16	%rd5626, %rs10;
	mov.u64 	%rd5627, cSegToComp;
	cvta.const.u64 	%rd5628, %rd5627;
	shl.b64 	%rd5629, %rd5626, 1;
	add.s64 	%rd5630, %rd5628, %rd5629;
	ld.u16 	%rs1765, [%rd5630];
	cvt.u32.u16	%r6068, %rs1765;
	add.s32 	%r6069, %r6067, %r6068;
	cvt.s64.s32	%rd5631, %r6069;
	shl.b64 	%rd5632, %rd5631, 2;
	add.s64 	%rd5633, %rd13, %rd5632;
	ld.f32 	%f1053, [%rd5633];
	cvt.u32.u16	%r6070, %rs1;
	cvt.u32.u16	%r6071, %rs30;
	mul.lo.s32 	%r6072, %r6070, %r6071;
	ld.u16 	%rs1766, [%SP+42];
	cvt.u32.u16	%r6073, %rs1766;
	mul.lo.s32 	%r6074, %r6073, 17;
	add.s32 	%r6075, %r6072, %r6074;
	cvt.u64.u16	%rd5634, %rs10;
	shl.b64 	%rd5635, %rd5634, 1;
	add.s64 	%rd5636, %rd5628, %rd5635;
	ld.u16 	%rs1767, [%rd5636];
	cvt.u32.u16	%r6076, %rs1767;
	add.s32 	%r6077, %r6075, %r6076;
	cvt.s64.s32	%rd5637, %r6077;
	shl.b64 	%rd5638, %rd5637, 2;
	add.s64 	%rd5639, %rd13, %rd5638;
	ld.f32 	%f1054, [%rd5639];
	cvt.u32.u16	%r6078, %rs1;
	cvt.u32.u16	%r6079, %rs30;
	mul.lo.s32 	%r6080, %r6078, %r6079;
	ld.u16 	%rs1768, [%SP+42];
	cvt.u32.u16	%r6081, %rs1768;
	mul.lo.s32 	%r6082, %r6081, 18;
	add.s32 	%r6083, %r6080, %r6082;
	cvt.u64.u16	%rd5640, %rs10;
	shl.b64 	%rd5641, %rd5640, 1;
	add.s64 	%rd5642, %rd5628, %rd5641;
	ld.u16 	%rs1769, [%rd5642];
	cvt.u32.u16	%r6084, %rs1769;
	add.s32 	%r6085, %r6083, %r6084;
	cvt.s64.s32	%rd5643, %r6085;
	shl.b64 	%rd5644, %rd5643, 2;
	add.s64 	%rd5645, %rd13, %rd5644;
	ld.f32 	%f1055, [%rd5645];
	cvt.u32.u16	%r6086, %rs1;
	cvt.u32.u16	%r6087, %rs30;
	mul.lo.s32 	%r6088, %r6086, %r6087;
	ld.u16 	%rs1770, [%SP+42];
	cvt.u32.u16	%r6089, %rs1770;
	mul.lo.s32 	%r6090, %r6089, 19;
	add.s32 	%r6091, %r6088, %r6090;
	cvt.u64.u16	%rd5646, %rs10;
	shl.b64 	%rd5647, %rd5646, 1;
	add.s64 	%rd5648, %rd5628, %rd5647;
	ld.u16 	%rs1771, [%rd5648];
	cvt.u32.u16	%r6092, %rs1771;
	add.s32 	%r6093, %r6091, %r6092;
	cvt.s64.s32	%rd5649, %r6093;
	shl.b64 	%rd5650, %rd5649, 2;
	add.s64 	%rd5651, %rd13, %rd5650;
	ld.f32 	%f1056, [%rd5651];
	cvt.u32.u16	%r6094, %rs1;
	cvt.u32.u16	%r6095, %rs30;
	mul.lo.s32 	%r6096, %r6094, %r6095;
	ld.u16 	%rs1772, [%SP+42];
	cvt.u32.u16	%r6097, %rs1772;
	mul.lo.s32 	%r6098, %r6097, 20;
	add.s32 	%r6099, %r6096, %r6098;
	cvt.u64.u16	%rd5652, %rs10;
	shl.b64 	%rd5653, %rd5652, 1;
	add.s64 	%rd5654, %rd5628, %rd5653;
	ld.u16 	%rs1773, [%rd5654];
	cvt.u32.u16	%r6100, %rs1773;
	add.s32 	%r6101, %r6099, %r6100;
	cvt.s64.s32	%rd5655, %r6101;
	shl.b64 	%rd5656, %rd5655, 2;
	add.s64 	%rd5657, %rd13, %rd5656;
	ld.f32 	%f1057, [%rd5657];
	cvt.u32.u16	%r6102, %rs1;
	cvt.u32.u16	%r6103, %rs30;
	mul.lo.s32 	%r6104, %r6102, %r6103;
	ld.u16 	%rs1774, [%SP+42];
	cvt.u32.u16	%r6105, %rs1774;
	mul.lo.s32 	%r6106, %r6105, 21;
	add.s32 	%r6107, %r6104, %r6106;
	cvt.u64.u16	%rd5658, %rs10;
	shl.b64 	%rd5659, %rd5658, 1;
	add.s64 	%rd5660, %rd5628, %rd5659;
	ld.u16 	%rs1775, [%rd5660];
	cvt.u32.u16	%r6108, %rs1775;
	add.s32 	%r6109, %r6107, %r6108;
	cvt.s64.s32	%rd5661, %r6109;
	shl.b64 	%rd5662, %rd5661, 2;
	add.s64 	%rd5663, %rd13, %rd5662;
	ld.f32 	%f1058, [%rd5663];
	cvt.u32.u16	%r6110, %rs1;
	cvt.u32.u16	%r6111, %rs30;
	mul.lo.s32 	%r6112, %r6110, %r6111;
	ld.u16 	%rs1776, [%SP+42];
	cvt.u32.u16	%r6113, %rs1776;
	mul.lo.s32 	%r6114, %r6113, 22;
	add.s32 	%r6115, %r6112, %r6114;
	cvt.u64.u16	%rd5664, %rs10;
	shl.b64 	%rd5665, %rd5664, 1;
	add.s64 	%rd5666, %rd5628, %rd5665;
	ld.u16 	%rs1777, [%rd5666];
	cvt.u32.u16	%r6116, %rs1777;
	add.s32 	%r6117, %r6115, %r6116;
	cvt.s64.s32	%rd5667, %r6117;
	shl.b64 	%rd5668, %rd5667, 2;
	add.s64 	%rd5669, %rd13, %rd5668;
	ld.f32 	%f1059, [%rd5669];
	cvt.u32.u16	%r6118, %rs1;
	cvt.u32.u16	%r6119, %rs30;
	mul.lo.s32 	%r6120, %r6118, %r6119;
	ld.u16 	%rs1778, [%SP+42];
	cvt.u32.u16	%r6121, %rs1778;
	mul.lo.s32 	%r6122, %r6121, 23;
	add.s32 	%r6123, %r6120, %r6122;
	cvt.u64.u16	%rd5670, %rs10;
	shl.b64 	%rd5671, %rd5670, 1;
	add.s64 	%rd5672, %rd5628, %rd5671;
	ld.u16 	%rs1779, [%rd5672];
	cvt.u32.u16	%r6124, %rs1779;
	add.s32 	%r6125, %r6123, %r6124;
	cvt.s64.s32	%rd5673, %r6125;
	shl.b64 	%rd5674, %rd5673, 2;
	add.s64 	%rd5675, %rd13, %rd5674;
	ld.f32 	%f1060, [%rd5675];
	cvt.u32.u16	%r6126, %rs1;
	cvt.u32.u16	%r6127, %rs30;
	mul.lo.s32 	%r6128, %r6126, %r6127;
	ld.u16 	%rs1780, [%SP+42];
	cvt.u32.u16	%r6129, %rs1780;
	mul.lo.s32 	%r6130, %r6129, 24;
	add.s32 	%r6131, %r6128, %r6130;
	cvt.u64.u16	%rd5676, %rs10;
	shl.b64 	%rd5677, %rd5676, 1;
	add.s64 	%rd5678, %rd5628, %rd5677;
	ld.u16 	%rs1781, [%rd5678];
	cvt.u32.u16	%r6132, %rs1781;
	add.s32 	%r6133, %r6131, %r6132;
	cvt.s64.s32	%rd5679, %r6133;
	shl.b64 	%rd5680, %rd5679, 2;
	add.s64 	%rd5681, %rd13, %rd5680;
	ld.f32 	%f1061, [%rd5681];
	cvt.u32.u16	%r6134, %rs1;
	cvt.u32.u16	%r6135, %rs30;
	mul.lo.s32 	%r6136, %r6134, %r6135;
	ld.u16 	%rs1782, [%SP+42];
	cvt.u32.u16	%r6137, %rs1782;
	mul.lo.s32 	%r6138, %r6137, 25;
	add.s32 	%r6139, %r6136, %r6138;
	cvt.u64.u16	%rd5682, %rs10;
	shl.b64 	%rd5683, %rd5682, 1;
	add.s64 	%rd5684, %rd5628, %rd5683;
	ld.u16 	%rs1783, [%rd5684];
	cvt.u32.u16	%r6140, %rs1783;
	add.s32 	%r6141, %r6139, %r6140;
	cvt.s64.s32	%rd5685, %r6141;
	shl.b64 	%rd5686, %rd5685, 2;
	add.s64 	%rd5687, %rd13, %rd5686;
	ld.f32 	%f1062, [%rd5687];
	cvt.u32.u16	%r6142, %rs1;
	cvt.u32.u16	%r6143, %rs30;
	mul.lo.s32 	%r6144, %r6142, %r6143;
	ld.u16 	%rs1784, [%SP+42];
	cvt.u32.u16	%r6145, %rs1784;
	mul.lo.s32 	%r6146, %r6145, 26;
	add.s32 	%r6147, %r6144, %r6146;
	cvt.u64.u16	%rd5688, %rs10;
	shl.b64 	%rd5689, %rd5688, 1;
	add.s64 	%rd5690, %rd5628, %rd5689;
	ld.u16 	%rs1785, [%rd5690];
	cvt.u32.u16	%r6148, %rs1785;
	add.s32 	%r6149, %r6147, %r6148;
	cvt.s64.s32	%rd5691, %r6149;
	shl.b64 	%rd5692, %rd5691, 2;
	add.s64 	%rd5693, %rd13, %rd5692;
	ld.f32 	%f1063, [%rd5693];
	cvt.u32.u16	%r6150, %rs1;
	cvt.u32.u16	%r6151, %rs30;
	mul.lo.s32 	%r6152, %r6150, %r6151;
	ld.u16 	%rs1786, [%SP+42];
	cvt.u32.u16	%r6153, %rs1786;
	mul.lo.s32 	%r6154, %r6153, 27;
	add.s32 	%r6155, %r6152, %r6154;
	cvt.u64.u16	%rd5694, %rs10;
	shl.b64 	%rd5695, %rd5694, 1;
	add.s64 	%rd5696, %rd5628, %rd5695;
	ld.u16 	%rs1787, [%rd5696];
	cvt.u32.u16	%r6156, %rs1787;
	add.s32 	%r6157, %r6155, %r6156;
	cvt.s64.s32	%rd5697, %r6157;
	shl.b64 	%rd5698, %rd5697, 2;
	add.s64 	%rd5699, %rd13, %rd5698;
	ld.f32 	%f1064, [%rd5699];
	add.u64 	%rd5700, %SP, 1024;
	add.u64 	%rd5701, %SP, 1036;
	// Callseq Start 188
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5700;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5701;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1052;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5624;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5625;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1053;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1054;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1055;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1056;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1057;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1058;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1059;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1060;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1061;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1062;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1063;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1064;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 188
tmp1163:

BB46_356:
	.loc	1 407 1
	cvt.u32.u16	%r6158, %rs10;
	ld.u16 	%rs1788, [%SP+16];
	cvt.u32.u16	%r6159, %rs1788;
	mul.lo.s32 	%r6160, %r6159, 6;
	add.s32 	%r6161, %r6158, %r6160;
	cvt.s64.s32	%rd5702, %r6161;
	shl.b64 	%rd5703, %rd5702, 1;
	mov.u64 	%rd5704, cBoolModel;
	cvta.const.u64 	%rd5705, %rd5704;
	add.s64 	%rd5706, %rd5705, %rd5703;
	ld.u16 	%rs1789, [%rd5706];
	setp.ne.s16	%p352, %rs1789, 0;
	not.pred 	%p353, %p352;
	@%p353 bra 	BB46_358;
	bra.uni 	BB46_357;

BB46_357:
	.loc	1 407 1
tmp1164:
	cvt.ftz.f64.f32	%fd271, %f2208;
	add.f64 	%fd272, %fd271, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1065, %fd272;
	cvt.u32.u16	%r6162, %rs1;
	cvt.u32.u16	%r6163, %rs30;
	mul.lo.s32 	%r6164, %r6162, %r6163;
	ld.u16 	%rs1790, [%SP+42];
	cvt.u32.u16	%r6165, %rs1790;
	mul.lo.s32 	%r6166, %r6165, 28;
	add.s32 	%r6167, %r6164, %r6166;
	cvt.u64.u16	%rd5707, %rs10;
	mov.u64 	%rd5708, cSegToComp;
	cvta.const.u64 	%rd5709, %rd5708;
	shl.b64 	%rd5710, %rd5707, 1;
	add.s64 	%rd5711, %rd5709, %rd5710;
	ld.u16 	%rs1791, [%rd5711];
	cvt.u32.u16	%r6168, %rs1791;
	add.s32 	%r6169, %r6167, %r6168;
	cvt.s64.s32	%rd5712, %r6169;
	shl.b64 	%rd5713, %rd5712, 2;
	add.s64 	%rd5714, %rd13, %rd5713;
	ld.f32 	%f1066, [%rd5714];
	cvt.u32.u16	%r6170, %rs1;
	cvt.u32.u16	%r6171, %rs30;
	mul.lo.s32 	%r6172, %r6170, %r6171;
	ld.u16 	%rs1792, [%SP+42];
	cvt.u32.u16	%r6173, %rs1792;
	mul.lo.s32 	%r6174, %r6173, 29;
	add.s32 	%r6175, %r6172, %r6174;
	cvt.u64.u16	%rd5715, %rs10;
	shl.b64 	%rd5716, %rd5715, 1;
	add.s64 	%rd5717, %rd5709, %rd5716;
	ld.u16 	%rs1793, [%rd5717];
	cvt.u32.u16	%r6176, %rs1793;
	add.s32 	%r6177, %r6175, %r6176;
	cvt.s64.s32	%rd5718, %r6177;
	shl.b64 	%rd5719, %rd5718, 2;
	add.s64 	%rd5720, %rd13, %rd5719;
	ld.f32 	%f1067, [%rd5720];
	add.u64 	%rd5721, %SP, 1024;
	add.u64 	%rd5722, %SP, 1036;
	// Callseq Start 189
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5721;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5722;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1065;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1066;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1067;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 189
tmp1165:

BB46_358:
	.loc	1 407 1
	cvt.u32.u16	%r6178, %rs11;
	ld.u16 	%rs1794, [%SP+16];
	cvt.u32.u16	%r6179, %rs1794;
	mul.lo.s32 	%r6180, %r6179, 0;
	add.s32 	%r6181, %r6178, %r6180;
	cvt.s64.s32	%rd5723, %r6181;
	shl.b64 	%rd5724, %rd5723, 1;
	mov.u64 	%rd5725, cBoolModel;
	cvta.const.u64 	%rd5726, %rd5725;
	add.s64 	%rd5727, %rd5726, %rd5724;
	ld.u16 	%rs1795, [%rd5727];
	setp.ne.s16	%p354, %rs1795, 0;
	not.pred 	%p355, %p354;
	@%p355 bra 	BB46_360;
	bra.uni 	BB46_359;

BB46_359:
	.loc	1 407 1
tmp1166:
	cvt.ftz.f64.f32	%fd273, %f2210;
	add.f64 	%fd274, %fd273, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1068, %fd274;
	add.u64 	%rd5728, %SP, 660;
	add.s64 	%rd5729, %rd5728, 4;
	cvt.u32.u16	%r6182, %rs1;
	cvt.u32.u16	%r6183, %rs30;
	mul.lo.s32 	%r6184, %r6182, %r6183;
	ld.u16 	%rs1796, [%SP+42];
	cvt.u32.u16	%r6185, %rs1796;
	mul.lo.s32 	%r6186, %r6185, 0;
	add.s32 	%r6187, %r6184, %r6186;
	cvt.u64.u16	%rd5730, %rs11;
	mov.u64 	%rd5731, cSegToComp;
	cvta.const.u64 	%rd5732, %rd5731;
	shl.b64 	%rd5733, %rd5730, 1;
	add.s64 	%rd5734, %rd5732, %rd5733;
	ld.u16 	%rs1797, [%rd5734];
	cvt.u32.u16	%r6188, %rs1797;
	add.s32 	%r6189, %r6187, %r6188;
	cvt.s64.s32	%rd5735, %r6189;
	shl.b64 	%rd5736, %rd5735, 2;
	add.s64 	%rd5737, %rd13, %rd5736;
	ld.f32 	%f1069, [%rd5737];
	cvt.u32.u16	%r6190, %rs1;
	cvt.u32.u16	%r6191, %rs30;
	mul.lo.s32 	%r6192, %r6190, %r6191;
	ld.u16 	%rs1798, [%SP+42];
	cvt.u32.u16	%r6193, %rs1798;
	mul.lo.s32 	%r6194, %r6193, 1;
	add.s32 	%r6195, %r6192, %r6194;
	cvt.u64.u16	%rd5738, %rs11;
	shl.b64 	%rd5739, %rd5738, 1;
	add.s64 	%rd5740, %rd5732, %rd5739;
	ld.u16 	%rs1799, [%rd5740];
	cvt.u32.u16	%r6196, %rs1799;
	add.s32 	%r6197, %r6195, %r6196;
	cvt.s64.s32	%rd5741, %r6197;
	shl.b64 	%rd5742, %rd5741, 2;
	add.s64 	%rd5743, %rd13, %rd5742;
	ld.f32 	%f1070, [%rd5743];
	ld.f32 	%f1071, [%SP+692];
	add.s64 	%rd5744, %rd5728, 36;
	add.u64 	%rd5745, %SP, 1048;
	add.u64 	%rd5746, %SP, 1060;
	// Callseq Start 190
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5745;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5746;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1068;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5728;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5729;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1069;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1070;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1071;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5744;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 190
tmp1167:

BB46_360:
	.loc	1 407 1
	cvt.u32.u16	%r6198, %rs11;
	ld.u16 	%rs1800, [%SP+16];
	cvt.u32.u16	%r6199, %rs1800;
	mul.lo.s32 	%r6200, %r6199, 1;
	add.s32 	%r6201, %r6198, %r6200;
	cvt.s64.s32	%rd5747, %r6201;
	shl.b64 	%rd5748, %rd5747, 1;
	mov.u64 	%rd5749, cBoolModel;
	cvta.const.u64 	%rd5750, %rd5749;
	add.s64 	%rd5751, %rd5750, %rd5748;
	ld.u16 	%rs1801, [%rd5751];
	setp.ne.s16	%p356, %rs1801, 0;
	not.pred 	%p357, %p356;
	@%p357 bra 	BB46_362;
	bra.uni 	BB46_361;

BB46_361:
	.loc	1 407 1
tmp1168:
	cvt.ftz.f64.f32	%fd275, %f2210;
	add.f64 	%fd276, %fd275, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1072, %fd276;
	add.u64 	%rd5752, %SP, 660;
	add.s64 	%rd5753, %rd5752, 8;
	ld.f32 	%f1073, [%SP+696];
	add.s64 	%rd5754, %rd5752, 32;
	add.u64 	%rd5755, %SP, 1048;
	add.u64 	%rd5756, %SP, 1060;
	// Callseq Start 191
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5755;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5756;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1072;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5753;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1073;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5754;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 191
tmp1169:

BB46_362:
	.loc	1 407 1
	cvt.u32.u16	%r6202, %rs11;
	ld.u16 	%rs1802, [%SP+16];
	cvt.u32.u16	%r6203, %rs1802;
	mul.lo.s32 	%r6204, %r6203, 2;
	add.s32 	%r6205, %r6202, %r6204;
	cvt.s64.s32	%rd5757, %r6205;
	shl.b64 	%rd5758, %rd5757, 1;
	mov.u64 	%rd5759, cBoolModel;
	cvta.const.u64 	%rd5760, %rd5759;
	add.s64 	%rd5761, %rd5760, %rd5758;
	ld.u16 	%rs1803, [%rd5761];
	setp.ne.s16	%p358, %rs1803, 0;
	not.pred 	%p359, %p358;
	@%p359 bra 	BB46_364;
	bra.uni 	BB46_363;

BB46_363:
	.loc	1 407 1
tmp1170:
	cvt.ftz.f64.f32	%fd277, %f2210;
	add.f64 	%fd278, %fd277, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1074, %fd278;
	add.u64 	%rd5762, %SP, 660;
	add.s64 	%rd5763, %rd5762, 12;
	cvt.u32.u16	%r6206, %rs1;
	cvt.u32.u16	%r6207, %rs30;
	mul.lo.s32 	%r6208, %r6206, %r6207;
	ld.u16 	%rs1804, [%SP+42];
	cvt.u32.u16	%r6209, %rs1804;
	mul.lo.s32 	%r6210, %r6209, 2;
	add.s32 	%r6211, %r6208, %r6210;
	cvt.u64.u16	%rd5764, %rs11;
	mov.u64 	%rd5765, cSegToComp;
	cvta.const.u64 	%rd5766, %rd5765;
	shl.b64 	%rd5767, %rd5764, 1;
	add.s64 	%rd5768, %rd5766, %rd5767;
	ld.u16 	%rs1805, [%rd5768];
	cvt.u32.u16	%r6212, %rs1805;
	add.s32 	%r6213, %r6211, %r6212;
	cvt.s64.s32	%rd5769, %r6213;
	shl.b64 	%rd5770, %rd5769, 2;
	add.s64 	%rd5771, %rd13, %rd5770;
	ld.f32 	%f1075, [%rd5771];
	cvt.u32.u16	%r6214, %rs1;
	cvt.u32.u16	%r6215, %rs30;
	mul.lo.s32 	%r6216, %r6214, %r6215;
	ld.u16 	%rs1806, [%SP+42];
	cvt.u32.u16	%r6217, %rs1806;
	mul.lo.s32 	%r6218, %r6217, 3;
	add.s32 	%r6219, %r6216, %r6218;
	cvt.u64.u16	%rd5772, %rs11;
	shl.b64 	%rd5773, %rd5772, 1;
	add.s64 	%rd5774, %rd5766, %rd5773;
	ld.u16 	%rs1807, [%rd5774];
	cvt.u32.u16	%r6220, %rs1807;
	add.s32 	%r6221, %r6219, %r6220;
	cvt.s64.s32	%rd5775, %r6221;
	shl.b64 	%rd5776, %rd5775, 2;
	add.s64 	%rd5777, %rd13, %rd5776;
	ld.f32 	%f1076, [%rd5777];
	cvt.u32.u16	%r6222, %rs1;
	cvt.u32.u16	%r6223, %rs30;
	mul.lo.s32 	%r6224, %r6222, %r6223;
	ld.u16 	%rs1808, [%SP+42];
	cvt.u32.u16	%r6225, %rs1808;
	mul.lo.s32 	%r6226, %r6225, 4;
	add.s32 	%r6227, %r6224, %r6226;
	cvt.u64.u16	%rd5778, %rs11;
	shl.b64 	%rd5779, %rd5778, 1;
	add.s64 	%rd5780, %rd5766, %rd5779;
	ld.u16 	%rs1809, [%rd5780];
	cvt.u32.u16	%r6228, %rs1809;
	add.s32 	%r6229, %r6227, %r6228;
	cvt.s64.s32	%rd5781, %r6229;
	shl.b64 	%rd5782, %rd5781, 2;
	add.s64 	%rd5783, %rd13, %rd5782;
	ld.f32 	%f1077, [%rd5783];
	cvt.u32.u16	%r6230, %rs1;
	cvt.u32.u16	%r6231, %rs30;
	mul.lo.s32 	%r6232, %r6230, %r6231;
	ld.u16 	%rs1810, [%SP+42];
	cvt.u32.u16	%r6233, %rs1810;
	mul.lo.s32 	%r6234, %r6233, 5;
	add.s32 	%r6235, %r6232, %r6234;
	cvt.u64.u16	%rd5784, %rs11;
	shl.b64 	%rd5785, %rd5784, 1;
	add.s64 	%rd5786, %rd5766, %rd5785;
	ld.u16 	%rs1811, [%rd5786];
	cvt.u32.u16	%r6236, %rs1811;
	add.s32 	%r6237, %r6235, %r6236;
	cvt.s64.s32	%rd5787, %r6237;
	shl.b64 	%rd5788, %rd5787, 2;
	add.s64 	%rd5789, %rd13, %rd5788;
	ld.f32 	%f1078, [%rd5789];
	ld.f32 	%f1079, [%SP+692];
	add.u64 	%rd5790, %SP, 1048;
	add.u64 	%rd5791, %SP, 1060;
	// Callseq Start 192
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5790;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5791;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1074;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5763;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1075;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1076;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1077;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1078;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1079;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 192
tmp1171:

BB46_364:
	.loc	1 407 1
	cvt.u32.u16	%r6238, %rs11;
	ld.u16 	%rs1812, [%SP+16];
	cvt.u32.u16	%r6239, %rs1812;
	mul.lo.s32 	%r6240, %r6239, 3;
	add.s32 	%r6241, %r6238, %r6240;
	cvt.s64.s32	%rd5792, %r6241;
	shl.b64 	%rd5793, %rd5792, 1;
	mov.u64 	%rd5794, cBoolModel;
	cvta.const.u64 	%rd5795, %rd5794;
	add.s64 	%rd5796, %rd5795, %rd5793;
	ld.u16 	%rs1813, [%rd5796];
	setp.ne.s16	%p360, %rs1813, 0;
	not.pred 	%p361, %p360;
	@%p361 bra 	BB46_366;
	bra.uni 	BB46_365;

BB46_365:
	.loc	1 407 1
tmp1172:
	cvt.ftz.f64.f32	%fd279, %f2210;
	add.f64 	%fd280, %fd279, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1080, %fd280;
	add.u64 	%rd5797, %SP, 660;
	add.s64 	%rd5798, %rd5797, 16;
	cvt.u32.u16	%r6242, %rs1;
	cvt.u32.u16	%r6243, %rs30;
	mul.lo.s32 	%r6244, %r6242, %r6243;
	ld.u16 	%rs1814, [%SP+42];
	cvt.u32.u16	%r6245, %rs1814;
	mul.lo.s32 	%r6246, %r6245, 6;
	add.s32 	%r6247, %r6244, %r6246;
	cvt.u64.u16	%rd5799, %rs11;
	mov.u64 	%rd5800, cSegToComp;
	cvta.const.u64 	%rd5801, %rd5800;
	shl.b64 	%rd5802, %rd5799, 1;
	add.s64 	%rd5803, %rd5801, %rd5802;
	ld.u16 	%rs1815, [%rd5803];
	cvt.u32.u16	%r6248, %rs1815;
	add.s32 	%r6249, %r6247, %r6248;
	cvt.s64.s32	%rd5804, %r6249;
	shl.b64 	%rd5805, %rd5804, 2;
	add.s64 	%rd5806, %rd13, %rd5805;
	ld.f32 	%f1081, [%rd5806];
	cvt.u32.u16	%r6250, %rs1;
	cvt.u32.u16	%r6251, %rs30;
	mul.lo.s32 	%r6252, %r6250, %r6251;
	ld.u16 	%rs1816, [%SP+42];
	cvt.u32.u16	%r6253, %rs1816;
	mul.lo.s32 	%r6254, %r6253, 7;
	add.s32 	%r6255, %r6252, %r6254;
	cvt.u64.u16	%rd5807, %rs11;
	shl.b64 	%rd5808, %rd5807, 1;
	add.s64 	%rd5809, %rd5801, %rd5808;
	ld.u16 	%rs1817, [%rd5809];
	cvt.u32.u16	%r6256, %rs1817;
	add.s32 	%r6257, %r6255, %r6256;
	cvt.s64.s32	%rd5810, %r6257;
	shl.b64 	%rd5811, %rd5810, 2;
	add.s64 	%rd5812, %rd13, %rd5811;
	ld.f32 	%f1082, [%rd5812];
	cvt.u32.u16	%r6258, %rs1;
	cvt.u32.u16	%r6259, %rs30;
	mul.lo.s32 	%r6260, %r6258, %r6259;
	ld.u16 	%rs1818, [%SP+42];
	cvt.u32.u16	%r6261, %rs1818;
	mul.lo.s32 	%r6262, %r6261, 8;
	add.s32 	%r6263, %r6260, %r6262;
	cvt.u64.u16	%rd5813, %rs11;
	shl.b64 	%rd5814, %rd5813, 1;
	add.s64 	%rd5815, %rd5801, %rd5814;
	ld.u16 	%rs1819, [%rd5815];
	cvt.u32.u16	%r6264, %rs1819;
	add.s32 	%r6265, %r6263, %r6264;
	cvt.s64.s32	%rd5816, %r6265;
	shl.b64 	%rd5817, %rd5816, 2;
	add.s64 	%rd5818, %rd13, %rd5817;
	ld.f32 	%f1083, [%rd5818];
	cvt.u32.u16	%r6266, %rs1;
	cvt.u32.u16	%r6267, %rs30;
	mul.lo.s32 	%r6268, %r6266, %r6267;
	ld.u16 	%rs1820, [%SP+42];
	cvt.u32.u16	%r6269, %rs1820;
	mul.lo.s32 	%r6270, %r6269, 9;
	add.s32 	%r6271, %r6268, %r6270;
	cvt.u64.u16	%rd5819, %rs11;
	shl.b64 	%rd5820, %rd5819, 1;
	add.s64 	%rd5821, %rd5801, %rd5820;
	ld.u16 	%rs1821, [%rd5821];
	cvt.u32.u16	%r6272, %rs1821;
	add.s32 	%r6273, %r6271, %r6272;
	cvt.s64.s32	%rd5822, %r6273;
	shl.b64 	%rd5823, %rd5822, 2;
	add.s64 	%rd5824, %rd13, %rd5823;
	ld.f32 	%f1084, [%rd5824];
	cvt.u32.u16	%r6274, %rs1;
	cvt.u32.u16	%r6275, %rs30;
	mul.lo.s32 	%r6276, %r6274, %r6275;
	ld.u16 	%rs1822, [%SP+42];
	cvt.u32.u16	%r6277, %rs1822;
	mul.lo.s32 	%r6278, %r6277, 10;
	add.s32 	%r6279, %r6276, %r6278;
	cvt.u64.u16	%rd5825, %rs11;
	shl.b64 	%rd5826, %rd5825, 1;
	add.s64 	%rd5827, %rd5801, %rd5826;
	ld.u16 	%rs1823, [%rd5827];
	cvt.u32.u16	%r6280, %rs1823;
	add.s32 	%r6281, %r6279, %r6280;
	cvt.s64.s32	%rd5828, %r6281;
	shl.b64 	%rd5829, %rd5828, 2;
	add.s64 	%rd5830, %rd13, %rd5829;
	ld.f32 	%f1085, [%rd5830];
	add.u64 	%rd5831, %SP, 1048;
	add.u64 	%rd5832, %SP, 1060;
	// Callseq Start 193
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5831;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5832;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1080;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5798;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1081;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1082;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1083;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1084;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1085;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 193
tmp1173:

BB46_366:
	.loc	1 407 1
	cvt.u32.u16	%r6282, %rs11;
	ld.u16 	%rs1824, [%SP+16];
	cvt.u32.u16	%r6283, %rs1824;
	mul.lo.s32 	%r6284, %r6283, 4;
	add.s32 	%r6285, %r6282, %r6284;
	cvt.s64.s32	%rd5833, %r6285;
	shl.b64 	%rd5834, %rd5833, 1;
	mov.u64 	%rd5835, cBoolModel;
	cvta.const.u64 	%rd5836, %rd5835;
	add.s64 	%rd5837, %rd5836, %rd5834;
	ld.u16 	%rs1825, [%rd5837];
	setp.ne.s16	%p362, %rs1825, 0;
	not.pred 	%p363, %p362;
	@%p363 bra 	BB46_368;
	bra.uni 	BB46_367;

BB46_367:
	.loc	1 407 1
tmp1174:
	cvt.ftz.f64.f32	%fd281, %f2210;
	add.f64 	%fd282, %fd281, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1086, %fd282;
	add.u64 	%rd5838, %SP, 660;
	add.s64 	%rd5839, %rd5838, 20;
	cvt.u32.u16	%r6286, %rs1;
	cvt.u32.u16	%r6287, %rs30;
	mul.lo.s32 	%r6288, %r6286, %r6287;
	ld.u16 	%rs1826, [%SP+42];
	cvt.u32.u16	%r6289, %rs1826;
	mul.lo.s32 	%r6290, %r6289, 11;
	add.s32 	%r6291, %r6288, %r6290;
	cvt.u64.u16	%rd5840, %rs11;
	mov.u64 	%rd5841, cSegToComp;
	cvta.const.u64 	%rd5842, %rd5841;
	shl.b64 	%rd5843, %rd5840, 1;
	add.s64 	%rd5844, %rd5842, %rd5843;
	ld.u16 	%rs1827, [%rd5844];
	cvt.u32.u16	%r6292, %rs1827;
	add.s32 	%r6293, %r6291, %r6292;
	cvt.s64.s32	%rd5845, %r6293;
	shl.b64 	%rd5846, %rd5845, 2;
	add.s64 	%rd5847, %rd13, %rd5846;
	ld.f32 	%f1087, [%rd5847];
	cvt.u32.u16	%r6294, %rs1;
	cvt.u32.u16	%r6295, %rs30;
	mul.lo.s32 	%r6296, %r6294, %r6295;
	ld.u16 	%rs1828, [%SP+42];
	cvt.u32.u16	%r6297, %rs1828;
	mul.lo.s32 	%r6298, %r6297, 12;
	add.s32 	%r6299, %r6296, %r6298;
	cvt.u64.u16	%rd5848, %rs11;
	shl.b64 	%rd5849, %rd5848, 1;
	add.s64 	%rd5850, %rd5842, %rd5849;
	ld.u16 	%rs1829, [%rd5850];
	cvt.u32.u16	%r6300, %rs1829;
	add.s32 	%r6301, %r6299, %r6300;
	cvt.s64.s32	%rd5851, %r6301;
	shl.b64 	%rd5852, %rd5851, 2;
	add.s64 	%rd5853, %rd13, %rd5852;
	ld.f32 	%f1088, [%rd5853];
	cvt.u32.u16	%r6302, %rs1;
	cvt.u32.u16	%r6303, %rs30;
	mul.lo.s32 	%r6304, %r6302, %r6303;
	ld.u16 	%rs1830, [%SP+42];
	cvt.u32.u16	%r6305, %rs1830;
	mul.lo.s32 	%r6306, %r6305, 13;
	add.s32 	%r6307, %r6304, %r6306;
	cvt.u64.u16	%rd5854, %rs11;
	shl.b64 	%rd5855, %rd5854, 1;
	add.s64 	%rd5856, %rd5842, %rd5855;
	ld.u16 	%rs1831, [%rd5856];
	cvt.u32.u16	%r6308, %rs1831;
	add.s32 	%r6309, %r6307, %r6308;
	cvt.s64.s32	%rd5857, %r6309;
	shl.b64 	%rd5858, %rd5857, 2;
	add.s64 	%rd5859, %rd13, %rd5858;
	ld.f32 	%f1089, [%rd5859];
	cvt.u32.u16	%r6310, %rs1;
	cvt.u32.u16	%r6311, %rs30;
	mul.lo.s32 	%r6312, %r6310, %r6311;
	ld.u16 	%rs1832, [%SP+42];
	cvt.u32.u16	%r6313, %rs1832;
	mul.lo.s32 	%r6314, %r6313, 14;
	add.s32 	%r6315, %r6312, %r6314;
	cvt.u64.u16	%rd5860, %rs11;
	shl.b64 	%rd5861, %rd5860, 1;
	add.s64 	%rd5862, %rd5842, %rd5861;
	ld.u16 	%rs1833, [%rd5862];
	cvt.u32.u16	%r6316, %rs1833;
	add.s32 	%r6317, %r6315, %r6316;
	cvt.s64.s32	%rd5863, %r6317;
	shl.b64 	%rd5864, %rd5863, 2;
	add.s64 	%rd5865, %rd13, %rd5864;
	ld.f32 	%f1090, [%rd5865];
	cvt.u32.u16	%r6318, %rs1;
	cvt.u32.u16	%r6319, %rs30;
	mul.lo.s32 	%r6320, %r6318, %r6319;
	ld.u16 	%rs1834, [%SP+42];
	cvt.u32.u16	%r6321, %rs1834;
	mul.lo.s32 	%r6322, %r6321, 15;
	add.s32 	%r6323, %r6320, %r6322;
	cvt.u64.u16	%rd5866, %rs11;
	shl.b64 	%rd5867, %rd5866, 1;
	add.s64 	%rd5868, %rd5842, %rd5867;
	ld.u16 	%rs1835, [%rd5868];
	cvt.u32.u16	%r6324, %rs1835;
	add.s32 	%r6325, %r6323, %r6324;
	cvt.s64.s32	%rd5869, %r6325;
	shl.b64 	%rd5870, %rd5869, 2;
	add.s64 	%rd5871, %rd13, %rd5870;
	ld.f32 	%f1091, [%rd5871];
	add.u64 	%rd5872, %SP, 1048;
	add.u64 	%rd5873, %SP, 1060;
	// Callseq Start 194
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5872;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5873;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1086;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5839;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1087;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1088;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1089;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1090;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1091;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 194
tmp1175:

BB46_368:
	.loc	1 407 1
	cvt.u32.u16	%r6326, %rs11;
	ld.u16 	%rs1836, [%SP+16];
	cvt.u32.u16	%r6327, %rs1836;
	mul.lo.s32 	%r6328, %r6327, 5;
	add.s32 	%r6329, %r6326, %r6328;
	cvt.s64.s32	%rd5874, %r6329;
	shl.b64 	%rd5875, %rd5874, 1;
	mov.u64 	%rd5876, cBoolModel;
	cvta.const.u64 	%rd5877, %rd5876;
	add.s64 	%rd5878, %rd5877, %rd5875;
	ld.u16 	%rs1837, [%rd5878];
	setp.ne.s16	%p364, %rs1837, 0;
	not.pred 	%p365, %p364;
	@%p365 bra 	BB46_370;
	bra.uni 	BB46_369;

BB46_369:
	.loc	1 407 1
tmp1176:
	cvt.ftz.f64.f32	%fd283, %f2210;
	add.f64 	%fd284, %fd283, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1092, %fd284;
	add.u64 	%rd5879, %SP, 660;
	add.s64 	%rd5880, %rd5879, 24;
	add.s64 	%rd5881, %rd5879, 28;
	cvt.u32.u16	%r6330, %rs1;
	cvt.u32.u16	%r6331, %rs30;
	mul.lo.s32 	%r6332, %r6330, %r6331;
	ld.u16 	%rs1838, [%SP+42];
	cvt.u32.u16	%r6333, %rs1838;
	mul.lo.s32 	%r6334, %r6333, 16;
	add.s32 	%r6335, %r6332, %r6334;
	cvt.u64.u16	%rd5882, %rs11;
	mov.u64 	%rd5883, cSegToComp;
	cvta.const.u64 	%rd5884, %rd5883;
	shl.b64 	%rd5885, %rd5882, 1;
	add.s64 	%rd5886, %rd5884, %rd5885;
	ld.u16 	%rs1839, [%rd5886];
	cvt.u32.u16	%r6336, %rs1839;
	add.s32 	%r6337, %r6335, %r6336;
	cvt.s64.s32	%rd5887, %r6337;
	shl.b64 	%rd5888, %rd5887, 2;
	add.s64 	%rd5889, %rd13, %rd5888;
	ld.f32 	%f1093, [%rd5889];
	cvt.u32.u16	%r6338, %rs1;
	cvt.u32.u16	%r6339, %rs30;
	mul.lo.s32 	%r6340, %r6338, %r6339;
	ld.u16 	%rs1840, [%SP+42];
	cvt.u32.u16	%r6341, %rs1840;
	mul.lo.s32 	%r6342, %r6341, 17;
	add.s32 	%r6343, %r6340, %r6342;
	cvt.u64.u16	%rd5890, %rs11;
	shl.b64 	%rd5891, %rd5890, 1;
	add.s64 	%rd5892, %rd5884, %rd5891;
	ld.u16 	%rs1841, [%rd5892];
	cvt.u32.u16	%r6344, %rs1841;
	add.s32 	%r6345, %r6343, %r6344;
	cvt.s64.s32	%rd5893, %r6345;
	shl.b64 	%rd5894, %rd5893, 2;
	add.s64 	%rd5895, %rd13, %rd5894;
	ld.f32 	%f1094, [%rd5895];
	cvt.u32.u16	%r6346, %rs1;
	cvt.u32.u16	%r6347, %rs30;
	mul.lo.s32 	%r6348, %r6346, %r6347;
	ld.u16 	%rs1842, [%SP+42];
	cvt.u32.u16	%r6349, %rs1842;
	mul.lo.s32 	%r6350, %r6349, 18;
	add.s32 	%r6351, %r6348, %r6350;
	cvt.u64.u16	%rd5896, %rs11;
	shl.b64 	%rd5897, %rd5896, 1;
	add.s64 	%rd5898, %rd5884, %rd5897;
	ld.u16 	%rs1843, [%rd5898];
	cvt.u32.u16	%r6352, %rs1843;
	add.s32 	%r6353, %r6351, %r6352;
	cvt.s64.s32	%rd5899, %r6353;
	shl.b64 	%rd5900, %rd5899, 2;
	add.s64 	%rd5901, %rd13, %rd5900;
	ld.f32 	%f1095, [%rd5901];
	cvt.u32.u16	%r6354, %rs1;
	cvt.u32.u16	%r6355, %rs30;
	mul.lo.s32 	%r6356, %r6354, %r6355;
	ld.u16 	%rs1844, [%SP+42];
	cvt.u32.u16	%r6357, %rs1844;
	mul.lo.s32 	%r6358, %r6357, 19;
	add.s32 	%r6359, %r6356, %r6358;
	cvt.u64.u16	%rd5902, %rs11;
	shl.b64 	%rd5903, %rd5902, 1;
	add.s64 	%rd5904, %rd5884, %rd5903;
	ld.u16 	%rs1845, [%rd5904];
	cvt.u32.u16	%r6360, %rs1845;
	add.s32 	%r6361, %r6359, %r6360;
	cvt.s64.s32	%rd5905, %r6361;
	shl.b64 	%rd5906, %rd5905, 2;
	add.s64 	%rd5907, %rd13, %rd5906;
	ld.f32 	%f1096, [%rd5907];
	cvt.u32.u16	%r6362, %rs1;
	cvt.u32.u16	%r6363, %rs30;
	mul.lo.s32 	%r6364, %r6362, %r6363;
	ld.u16 	%rs1846, [%SP+42];
	cvt.u32.u16	%r6365, %rs1846;
	mul.lo.s32 	%r6366, %r6365, 20;
	add.s32 	%r6367, %r6364, %r6366;
	cvt.u64.u16	%rd5908, %rs11;
	shl.b64 	%rd5909, %rd5908, 1;
	add.s64 	%rd5910, %rd5884, %rd5909;
	ld.u16 	%rs1847, [%rd5910];
	cvt.u32.u16	%r6368, %rs1847;
	add.s32 	%r6369, %r6367, %r6368;
	cvt.s64.s32	%rd5911, %r6369;
	shl.b64 	%rd5912, %rd5911, 2;
	add.s64 	%rd5913, %rd13, %rd5912;
	ld.f32 	%f1097, [%rd5913];
	cvt.u32.u16	%r6370, %rs1;
	cvt.u32.u16	%r6371, %rs30;
	mul.lo.s32 	%r6372, %r6370, %r6371;
	ld.u16 	%rs1848, [%SP+42];
	cvt.u32.u16	%r6373, %rs1848;
	mul.lo.s32 	%r6374, %r6373, 21;
	add.s32 	%r6375, %r6372, %r6374;
	cvt.u64.u16	%rd5914, %rs11;
	shl.b64 	%rd5915, %rd5914, 1;
	add.s64 	%rd5916, %rd5884, %rd5915;
	ld.u16 	%rs1849, [%rd5916];
	cvt.u32.u16	%r6376, %rs1849;
	add.s32 	%r6377, %r6375, %r6376;
	cvt.s64.s32	%rd5917, %r6377;
	shl.b64 	%rd5918, %rd5917, 2;
	add.s64 	%rd5919, %rd13, %rd5918;
	ld.f32 	%f1098, [%rd5919];
	cvt.u32.u16	%r6378, %rs1;
	cvt.u32.u16	%r6379, %rs30;
	mul.lo.s32 	%r6380, %r6378, %r6379;
	ld.u16 	%rs1850, [%SP+42];
	cvt.u32.u16	%r6381, %rs1850;
	mul.lo.s32 	%r6382, %r6381, 22;
	add.s32 	%r6383, %r6380, %r6382;
	cvt.u64.u16	%rd5920, %rs11;
	shl.b64 	%rd5921, %rd5920, 1;
	add.s64 	%rd5922, %rd5884, %rd5921;
	ld.u16 	%rs1851, [%rd5922];
	cvt.u32.u16	%r6384, %rs1851;
	add.s32 	%r6385, %r6383, %r6384;
	cvt.s64.s32	%rd5923, %r6385;
	shl.b64 	%rd5924, %rd5923, 2;
	add.s64 	%rd5925, %rd13, %rd5924;
	ld.f32 	%f1099, [%rd5925];
	cvt.u32.u16	%r6386, %rs1;
	cvt.u32.u16	%r6387, %rs30;
	mul.lo.s32 	%r6388, %r6386, %r6387;
	ld.u16 	%rs1852, [%SP+42];
	cvt.u32.u16	%r6389, %rs1852;
	mul.lo.s32 	%r6390, %r6389, 23;
	add.s32 	%r6391, %r6388, %r6390;
	cvt.u64.u16	%rd5926, %rs11;
	shl.b64 	%rd5927, %rd5926, 1;
	add.s64 	%rd5928, %rd5884, %rd5927;
	ld.u16 	%rs1853, [%rd5928];
	cvt.u32.u16	%r6392, %rs1853;
	add.s32 	%r6393, %r6391, %r6392;
	cvt.s64.s32	%rd5929, %r6393;
	shl.b64 	%rd5930, %rd5929, 2;
	add.s64 	%rd5931, %rd13, %rd5930;
	ld.f32 	%f1100, [%rd5931];
	cvt.u32.u16	%r6394, %rs1;
	cvt.u32.u16	%r6395, %rs30;
	mul.lo.s32 	%r6396, %r6394, %r6395;
	ld.u16 	%rs1854, [%SP+42];
	cvt.u32.u16	%r6397, %rs1854;
	mul.lo.s32 	%r6398, %r6397, 24;
	add.s32 	%r6399, %r6396, %r6398;
	cvt.u64.u16	%rd5932, %rs11;
	shl.b64 	%rd5933, %rd5932, 1;
	add.s64 	%rd5934, %rd5884, %rd5933;
	ld.u16 	%rs1855, [%rd5934];
	cvt.u32.u16	%r6400, %rs1855;
	add.s32 	%r6401, %r6399, %r6400;
	cvt.s64.s32	%rd5935, %r6401;
	shl.b64 	%rd5936, %rd5935, 2;
	add.s64 	%rd5937, %rd13, %rd5936;
	ld.f32 	%f1101, [%rd5937];
	cvt.u32.u16	%r6402, %rs1;
	cvt.u32.u16	%r6403, %rs30;
	mul.lo.s32 	%r6404, %r6402, %r6403;
	ld.u16 	%rs1856, [%SP+42];
	cvt.u32.u16	%r6405, %rs1856;
	mul.lo.s32 	%r6406, %r6405, 25;
	add.s32 	%r6407, %r6404, %r6406;
	cvt.u64.u16	%rd5938, %rs11;
	shl.b64 	%rd5939, %rd5938, 1;
	add.s64 	%rd5940, %rd5884, %rd5939;
	ld.u16 	%rs1857, [%rd5940];
	cvt.u32.u16	%r6408, %rs1857;
	add.s32 	%r6409, %r6407, %r6408;
	cvt.s64.s32	%rd5941, %r6409;
	shl.b64 	%rd5942, %rd5941, 2;
	add.s64 	%rd5943, %rd13, %rd5942;
	ld.f32 	%f1102, [%rd5943];
	cvt.u32.u16	%r6410, %rs1;
	cvt.u32.u16	%r6411, %rs30;
	mul.lo.s32 	%r6412, %r6410, %r6411;
	ld.u16 	%rs1858, [%SP+42];
	cvt.u32.u16	%r6413, %rs1858;
	mul.lo.s32 	%r6414, %r6413, 26;
	add.s32 	%r6415, %r6412, %r6414;
	cvt.u64.u16	%rd5944, %rs11;
	shl.b64 	%rd5945, %rd5944, 1;
	add.s64 	%rd5946, %rd5884, %rd5945;
	ld.u16 	%rs1859, [%rd5946];
	cvt.u32.u16	%r6416, %rs1859;
	add.s32 	%r6417, %r6415, %r6416;
	cvt.s64.s32	%rd5947, %r6417;
	shl.b64 	%rd5948, %rd5947, 2;
	add.s64 	%rd5949, %rd13, %rd5948;
	ld.f32 	%f1103, [%rd5949];
	cvt.u32.u16	%r6418, %rs1;
	cvt.u32.u16	%r6419, %rs30;
	mul.lo.s32 	%r6420, %r6418, %r6419;
	ld.u16 	%rs1860, [%SP+42];
	cvt.u32.u16	%r6421, %rs1860;
	mul.lo.s32 	%r6422, %r6421, 27;
	add.s32 	%r6423, %r6420, %r6422;
	cvt.u64.u16	%rd5950, %rs11;
	shl.b64 	%rd5951, %rd5950, 1;
	add.s64 	%rd5952, %rd5884, %rd5951;
	ld.u16 	%rs1861, [%rd5952];
	cvt.u32.u16	%r6424, %rs1861;
	add.s32 	%r6425, %r6423, %r6424;
	cvt.s64.s32	%rd5953, %r6425;
	shl.b64 	%rd5954, %rd5953, 2;
	add.s64 	%rd5955, %rd13, %rd5954;
	ld.f32 	%f1104, [%rd5955];
	add.u64 	%rd5956, %SP, 1048;
	add.u64 	%rd5957, %SP, 1060;
	// Callseq Start 195
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5956;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5957;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1092;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5880;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5881;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1093;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1094;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1095;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1096;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1097;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1098;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1099;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1100;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1101;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1102;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1103;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1104;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 195
tmp1177:

BB46_370:
	.loc	1 407 1
	cvt.u32.u16	%r6426, %rs11;
	ld.u16 	%rs1862, [%SP+16];
	cvt.u32.u16	%r6427, %rs1862;
	mul.lo.s32 	%r6428, %r6427, 6;
	add.s32 	%r6429, %r6426, %r6428;
	cvt.s64.s32	%rd5958, %r6429;
	shl.b64 	%rd5959, %rd5958, 1;
	mov.u64 	%rd5960, cBoolModel;
	cvta.const.u64 	%rd5961, %rd5960;
	add.s64 	%rd5962, %rd5961, %rd5959;
	ld.u16 	%rs1863, [%rd5962];
	setp.ne.s16	%p366, %rs1863, 0;
	not.pred 	%p367, %p366;
	@%p367 bra 	BB46_372;
	bra.uni 	BB46_371;

BB46_371:
	.loc	1 407 1
tmp1178:
	cvt.ftz.f64.f32	%fd285, %f2210;
	add.f64 	%fd286, %fd285, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1105, %fd286;
	cvt.u32.u16	%r6430, %rs1;
	cvt.u32.u16	%r6431, %rs30;
	mul.lo.s32 	%r6432, %r6430, %r6431;
	ld.u16 	%rs1864, [%SP+42];
	cvt.u32.u16	%r6433, %rs1864;
	mul.lo.s32 	%r6434, %r6433, 28;
	add.s32 	%r6435, %r6432, %r6434;
	cvt.u64.u16	%rd5963, %rs11;
	mov.u64 	%rd5964, cSegToComp;
	cvta.const.u64 	%rd5965, %rd5964;
	shl.b64 	%rd5966, %rd5963, 1;
	add.s64 	%rd5967, %rd5965, %rd5966;
	ld.u16 	%rs1865, [%rd5967];
	cvt.u32.u16	%r6436, %rs1865;
	add.s32 	%r6437, %r6435, %r6436;
	cvt.s64.s32	%rd5968, %r6437;
	shl.b64 	%rd5969, %rd5968, 2;
	add.s64 	%rd5970, %rd13, %rd5969;
	ld.f32 	%f1106, [%rd5970];
	cvt.u32.u16	%r6438, %rs1;
	cvt.u32.u16	%r6439, %rs30;
	mul.lo.s32 	%r6440, %r6438, %r6439;
	ld.u16 	%rs1866, [%SP+42];
	cvt.u32.u16	%r6441, %rs1866;
	mul.lo.s32 	%r6442, %r6441, 29;
	add.s32 	%r6443, %r6440, %r6442;
	cvt.u64.u16	%rd5971, %rs11;
	shl.b64 	%rd5972, %rd5971, 1;
	add.s64 	%rd5973, %rd5965, %rd5972;
	ld.u16 	%rs1867, [%rd5973];
	cvt.u32.u16	%r6444, %rs1867;
	add.s32 	%r6445, %r6443, %r6444;
	cvt.s64.s32	%rd5974, %r6445;
	shl.b64 	%rd5975, %rd5974, 2;
	add.s64 	%rd5976, %rd13, %rd5975;
	ld.f32 	%f1107, [%rd5976];
	add.u64 	%rd5977, %SP, 1048;
	add.u64 	%rd5978, %SP, 1060;
	// Callseq Start 196
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5977;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5978;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1105;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1106;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1107;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 196
tmp1179:

BB46_372:
	.loc	1 407 1
	cvt.u32.u16	%r6446, %rs12;
	ld.u16 	%rs1868, [%SP+16];
	cvt.u32.u16	%r6447, %rs1868;
	mul.lo.s32 	%r6448, %r6447, 0;
	add.s32 	%r6449, %r6446, %r6448;
	cvt.s64.s32	%rd5979, %r6449;
	shl.b64 	%rd5980, %rd5979, 1;
	mov.u64 	%rd5981, cBoolModel;
	cvta.const.u64 	%rd5982, %rd5981;
	add.s64 	%rd5983, %rd5982, %rd5980;
	ld.u16 	%rs1869, [%rd5983];
	setp.ne.s16	%p368, %rs1869, 0;
	not.pred 	%p369, %p368;
	@%p369 bra 	BB46_374;
	bra.uni 	BB46_373;

BB46_373:
	.loc	1 407 1
tmp1180:
	cvt.ftz.f64.f32	%fd287, %f2212;
	add.f64 	%fd288, %fd287, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1108, %fd288;
	add.u64 	%rd5984, %SP, 700;
	add.s64 	%rd5985, %rd5984, 4;
	cvt.u32.u16	%r6450, %rs1;
	cvt.u32.u16	%r6451, %rs30;
	mul.lo.s32 	%r6452, %r6450, %r6451;
	ld.u16 	%rs1870, [%SP+42];
	cvt.u32.u16	%r6453, %rs1870;
	mul.lo.s32 	%r6454, %r6453, 0;
	add.s32 	%r6455, %r6452, %r6454;
	cvt.u64.u16	%rd5986, %rs12;
	mov.u64 	%rd5987, cSegToComp;
	cvta.const.u64 	%rd5988, %rd5987;
	shl.b64 	%rd5989, %rd5986, 1;
	add.s64 	%rd5990, %rd5988, %rd5989;
	ld.u16 	%rs1871, [%rd5990];
	cvt.u32.u16	%r6456, %rs1871;
	add.s32 	%r6457, %r6455, %r6456;
	cvt.s64.s32	%rd5991, %r6457;
	shl.b64 	%rd5992, %rd5991, 2;
	add.s64 	%rd5993, %rd13, %rd5992;
	ld.f32 	%f1109, [%rd5993];
	cvt.u32.u16	%r6458, %rs1;
	cvt.u32.u16	%r6459, %rs30;
	mul.lo.s32 	%r6460, %r6458, %r6459;
	ld.u16 	%rs1872, [%SP+42];
	cvt.u32.u16	%r6461, %rs1872;
	mul.lo.s32 	%r6462, %r6461, 1;
	add.s32 	%r6463, %r6460, %r6462;
	cvt.u64.u16	%rd5994, %rs12;
	shl.b64 	%rd5995, %rd5994, 1;
	add.s64 	%rd5996, %rd5988, %rd5995;
	ld.u16 	%rs1873, [%rd5996];
	cvt.u32.u16	%r6464, %rs1873;
	add.s32 	%r6465, %r6463, %r6464;
	cvt.s64.s32	%rd5997, %r6465;
	shl.b64 	%rd5998, %rd5997, 2;
	add.s64 	%rd5999, %rd13, %rd5998;
	ld.f32 	%f1110, [%rd5999];
	ld.f32 	%f1111, [%SP+732];
	add.s64 	%rd6000, %rd5984, 36;
	add.u64 	%rd6001, %SP, 1072;
	add.u64 	%rd6002, %SP, 1084;
	// Callseq Start 197
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6001;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6002;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1108;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5984;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5985;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1109;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1110;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1111;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6000;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 197
tmp1181:

BB46_374:
	.loc	1 407 1
	cvt.u32.u16	%r6466, %rs12;
	ld.u16 	%rs1874, [%SP+16];
	cvt.u32.u16	%r6467, %rs1874;
	mul.lo.s32 	%r6468, %r6467, 1;
	add.s32 	%r6469, %r6466, %r6468;
	cvt.s64.s32	%rd6003, %r6469;
	shl.b64 	%rd6004, %rd6003, 1;
	mov.u64 	%rd6005, cBoolModel;
	cvta.const.u64 	%rd6006, %rd6005;
	add.s64 	%rd6007, %rd6006, %rd6004;
	ld.u16 	%rs1875, [%rd6007];
	setp.ne.s16	%p370, %rs1875, 0;
	not.pred 	%p371, %p370;
	@%p371 bra 	BB46_376;
	bra.uni 	BB46_375;

BB46_375:
	.loc	1 407 1
tmp1182:
	cvt.ftz.f64.f32	%fd289, %f2212;
	add.f64 	%fd290, %fd289, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1112, %fd290;
	add.u64 	%rd6008, %SP, 700;
	add.s64 	%rd6009, %rd6008, 8;
	ld.f32 	%f1113, [%SP+736];
	add.s64 	%rd6010, %rd6008, 32;
	add.u64 	%rd6011, %SP, 1072;
	add.u64 	%rd6012, %SP, 1084;
	// Callseq Start 198
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6011;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6012;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1112;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6009;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1113;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6010;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 198
tmp1183:

BB46_376:
	.loc	1 407 1
	cvt.u32.u16	%r6470, %rs12;
	ld.u16 	%rs1876, [%SP+16];
	cvt.u32.u16	%r6471, %rs1876;
	mul.lo.s32 	%r6472, %r6471, 2;
	add.s32 	%r6473, %r6470, %r6472;
	cvt.s64.s32	%rd6013, %r6473;
	shl.b64 	%rd6014, %rd6013, 1;
	mov.u64 	%rd6015, cBoolModel;
	cvta.const.u64 	%rd6016, %rd6015;
	add.s64 	%rd6017, %rd6016, %rd6014;
	ld.u16 	%rs1877, [%rd6017];
	setp.ne.s16	%p372, %rs1877, 0;
	not.pred 	%p373, %p372;
	@%p373 bra 	BB46_378;
	bra.uni 	BB46_377;

BB46_377:
	.loc	1 407 1
tmp1184:
	cvt.ftz.f64.f32	%fd291, %f2212;
	add.f64 	%fd292, %fd291, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1114, %fd292;
	add.u64 	%rd6018, %SP, 700;
	add.s64 	%rd6019, %rd6018, 12;
	cvt.u32.u16	%r6474, %rs1;
	cvt.u32.u16	%r6475, %rs30;
	mul.lo.s32 	%r6476, %r6474, %r6475;
	ld.u16 	%rs1878, [%SP+42];
	cvt.u32.u16	%r6477, %rs1878;
	mul.lo.s32 	%r6478, %r6477, 2;
	add.s32 	%r6479, %r6476, %r6478;
	cvt.u64.u16	%rd6020, %rs12;
	mov.u64 	%rd6021, cSegToComp;
	cvta.const.u64 	%rd6022, %rd6021;
	shl.b64 	%rd6023, %rd6020, 1;
	add.s64 	%rd6024, %rd6022, %rd6023;
	ld.u16 	%rs1879, [%rd6024];
	cvt.u32.u16	%r6480, %rs1879;
	add.s32 	%r6481, %r6479, %r6480;
	cvt.s64.s32	%rd6025, %r6481;
	shl.b64 	%rd6026, %rd6025, 2;
	add.s64 	%rd6027, %rd13, %rd6026;
	ld.f32 	%f1115, [%rd6027];
	cvt.u32.u16	%r6482, %rs1;
	cvt.u32.u16	%r6483, %rs30;
	mul.lo.s32 	%r6484, %r6482, %r6483;
	ld.u16 	%rs1880, [%SP+42];
	cvt.u32.u16	%r6485, %rs1880;
	mul.lo.s32 	%r6486, %r6485, 3;
	add.s32 	%r6487, %r6484, %r6486;
	cvt.u64.u16	%rd6028, %rs12;
	shl.b64 	%rd6029, %rd6028, 1;
	add.s64 	%rd6030, %rd6022, %rd6029;
	ld.u16 	%rs1881, [%rd6030];
	cvt.u32.u16	%r6488, %rs1881;
	add.s32 	%r6489, %r6487, %r6488;
	cvt.s64.s32	%rd6031, %r6489;
	shl.b64 	%rd6032, %rd6031, 2;
	add.s64 	%rd6033, %rd13, %rd6032;
	ld.f32 	%f1116, [%rd6033];
	cvt.u32.u16	%r6490, %rs1;
	cvt.u32.u16	%r6491, %rs30;
	mul.lo.s32 	%r6492, %r6490, %r6491;
	ld.u16 	%rs1882, [%SP+42];
	cvt.u32.u16	%r6493, %rs1882;
	mul.lo.s32 	%r6494, %r6493, 4;
	add.s32 	%r6495, %r6492, %r6494;
	cvt.u64.u16	%rd6034, %rs12;
	shl.b64 	%rd6035, %rd6034, 1;
	add.s64 	%rd6036, %rd6022, %rd6035;
	ld.u16 	%rs1883, [%rd6036];
	cvt.u32.u16	%r6496, %rs1883;
	add.s32 	%r6497, %r6495, %r6496;
	cvt.s64.s32	%rd6037, %r6497;
	shl.b64 	%rd6038, %rd6037, 2;
	add.s64 	%rd6039, %rd13, %rd6038;
	ld.f32 	%f1117, [%rd6039];
	cvt.u32.u16	%r6498, %rs1;
	cvt.u32.u16	%r6499, %rs30;
	mul.lo.s32 	%r6500, %r6498, %r6499;
	ld.u16 	%rs1884, [%SP+42];
	cvt.u32.u16	%r6501, %rs1884;
	mul.lo.s32 	%r6502, %r6501, 5;
	add.s32 	%r6503, %r6500, %r6502;
	cvt.u64.u16	%rd6040, %rs12;
	shl.b64 	%rd6041, %rd6040, 1;
	add.s64 	%rd6042, %rd6022, %rd6041;
	ld.u16 	%rs1885, [%rd6042];
	cvt.u32.u16	%r6504, %rs1885;
	add.s32 	%r6505, %r6503, %r6504;
	cvt.s64.s32	%rd6043, %r6505;
	shl.b64 	%rd6044, %rd6043, 2;
	add.s64 	%rd6045, %rd13, %rd6044;
	ld.f32 	%f1118, [%rd6045];
	ld.f32 	%f1119, [%SP+732];
	add.u64 	%rd6046, %SP, 1072;
	add.u64 	%rd6047, %SP, 1084;
	// Callseq Start 199
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6046;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6047;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1114;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6019;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1115;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1116;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1117;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1118;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1119;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 199
tmp1185:

BB46_378:
	.loc	1 407 1
	cvt.u32.u16	%r6506, %rs12;
	ld.u16 	%rs1886, [%SP+16];
	cvt.u32.u16	%r6507, %rs1886;
	mul.lo.s32 	%r6508, %r6507, 3;
	add.s32 	%r6509, %r6506, %r6508;
	cvt.s64.s32	%rd6048, %r6509;
	shl.b64 	%rd6049, %rd6048, 1;
	mov.u64 	%rd6050, cBoolModel;
	cvta.const.u64 	%rd6051, %rd6050;
	add.s64 	%rd6052, %rd6051, %rd6049;
	ld.u16 	%rs1887, [%rd6052];
	setp.ne.s16	%p374, %rs1887, 0;
	not.pred 	%p375, %p374;
	@%p375 bra 	BB46_380;
	bra.uni 	BB46_379;

BB46_379:
	.loc	1 407 1
tmp1186:
	cvt.ftz.f64.f32	%fd293, %f2212;
	add.f64 	%fd294, %fd293, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1120, %fd294;
	add.u64 	%rd6053, %SP, 700;
	add.s64 	%rd6054, %rd6053, 16;
	cvt.u32.u16	%r6510, %rs1;
	cvt.u32.u16	%r6511, %rs30;
	mul.lo.s32 	%r6512, %r6510, %r6511;
	ld.u16 	%rs1888, [%SP+42];
	cvt.u32.u16	%r6513, %rs1888;
	mul.lo.s32 	%r6514, %r6513, 6;
	add.s32 	%r6515, %r6512, %r6514;
	cvt.u64.u16	%rd6055, %rs12;
	mov.u64 	%rd6056, cSegToComp;
	cvta.const.u64 	%rd6057, %rd6056;
	shl.b64 	%rd6058, %rd6055, 1;
	add.s64 	%rd6059, %rd6057, %rd6058;
	ld.u16 	%rs1889, [%rd6059];
	cvt.u32.u16	%r6516, %rs1889;
	add.s32 	%r6517, %r6515, %r6516;
	cvt.s64.s32	%rd6060, %r6517;
	shl.b64 	%rd6061, %rd6060, 2;
	add.s64 	%rd6062, %rd13, %rd6061;
	ld.f32 	%f1121, [%rd6062];
	cvt.u32.u16	%r6518, %rs1;
	cvt.u32.u16	%r6519, %rs30;
	mul.lo.s32 	%r6520, %r6518, %r6519;
	ld.u16 	%rs1890, [%SP+42];
	cvt.u32.u16	%r6521, %rs1890;
	mul.lo.s32 	%r6522, %r6521, 7;
	add.s32 	%r6523, %r6520, %r6522;
	cvt.u64.u16	%rd6063, %rs12;
	shl.b64 	%rd6064, %rd6063, 1;
	add.s64 	%rd6065, %rd6057, %rd6064;
	ld.u16 	%rs1891, [%rd6065];
	cvt.u32.u16	%r6524, %rs1891;
	add.s32 	%r6525, %r6523, %r6524;
	cvt.s64.s32	%rd6066, %r6525;
	shl.b64 	%rd6067, %rd6066, 2;
	add.s64 	%rd6068, %rd13, %rd6067;
	ld.f32 	%f1122, [%rd6068];
	cvt.u32.u16	%r6526, %rs1;
	cvt.u32.u16	%r6527, %rs30;
	mul.lo.s32 	%r6528, %r6526, %r6527;
	ld.u16 	%rs1892, [%SP+42];
	cvt.u32.u16	%r6529, %rs1892;
	mul.lo.s32 	%r6530, %r6529, 8;
	add.s32 	%r6531, %r6528, %r6530;
	cvt.u64.u16	%rd6069, %rs12;
	shl.b64 	%rd6070, %rd6069, 1;
	add.s64 	%rd6071, %rd6057, %rd6070;
	ld.u16 	%rs1893, [%rd6071];
	cvt.u32.u16	%r6532, %rs1893;
	add.s32 	%r6533, %r6531, %r6532;
	cvt.s64.s32	%rd6072, %r6533;
	shl.b64 	%rd6073, %rd6072, 2;
	add.s64 	%rd6074, %rd13, %rd6073;
	ld.f32 	%f1123, [%rd6074];
	cvt.u32.u16	%r6534, %rs1;
	cvt.u32.u16	%r6535, %rs30;
	mul.lo.s32 	%r6536, %r6534, %r6535;
	ld.u16 	%rs1894, [%SP+42];
	cvt.u32.u16	%r6537, %rs1894;
	mul.lo.s32 	%r6538, %r6537, 9;
	add.s32 	%r6539, %r6536, %r6538;
	cvt.u64.u16	%rd6075, %rs12;
	shl.b64 	%rd6076, %rd6075, 1;
	add.s64 	%rd6077, %rd6057, %rd6076;
	ld.u16 	%rs1895, [%rd6077];
	cvt.u32.u16	%r6540, %rs1895;
	add.s32 	%r6541, %r6539, %r6540;
	cvt.s64.s32	%rd6078, %r6541;
	shl.b64 	%rd6079, %rd6078, 2;
	add.s64 	%rd6080, %rd13, %rd6079;
	ld.f32 	%f1124, [%rd6080];
	cvt.u32.u16	%r6542, %rs1;
	cvt.u32.u16	%r6543, %rs30;
	mul.lo.s32 	%r6544, %r6542, %r6543;
	ld.u16 	%rs1896, [%SP+42];
	cvt.u32.u16	%r6545, %rs1896;
	mul.lo.s32 	%r6546, %r6545, 10;
	add.s32 	%r6547, %r6544, %r6546;
	cvt.u64.u16	%rd6081, %rs12;
	shl.b64 	%rd6082, %rd6081, 1;
	add.s64 	%rd6083, %rd6057, %rd6082;
	ld.u16 	%rs1897, [%rd6083];
	cvt.u32.u16	%r6548, %rs1897;
	add.s32 	%r6549, %r6547, %r6548;
	cvt.s64.s32	%rd6084, %r6549;
	shl.b64 	%rd6085, %rd6084, 2;
	add.s64 	%rd6086, %rd13, %rd6085;
	ld.f32 	%f1125, [%rd6086];
	add.u64 	%rd6087, %SP, 1072;
	add.u64 	%rd6088, %SP, 1084;
	// Callseq Start 200
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6087;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6088;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1120;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6054;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1121;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1122;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1123;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1124;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1125;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 200
tmp1187:

BB46_380:
	.loc	1 407 1
	cvt.u32.u16	%r6550, %rs12;
	ld.u16 	%rs1898, [%SP+16];
	cvt.u32.u16	%r6551, %rs1898;
	mul.lo.s32 	%r6552, %r6551, 4;
	add.s32 	%r6553, %r6550, %r6552;
	cvt.s64.s32	%rd6089, %r6553;
	shl.b64 	%rd6090, %rd6089, 1;
	mov.u64 	%rd6091, cBoolModel;
	cvta.const.u64 	%rd6092, %rd6091;
	add.s64 	%rd6093, %rd6092, %rd6090;
	ld.u16 	%rs1899, [%rd6093];
	setp.ne.s16	%p376, %rs1899, 0;
	not.pred 	%p377, %p376;
	@%p377 bra 	BB46_382;
	bra.uni 	BB46_381;

BB46_381:
	.loc	1 407 1
tmp1188:
	cvt.ftz.f64.f32	%fd295, %f2212;
	add.f64 	%fd296, %fd295, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1126, %fd296;
	add.u64 	%rd6094, %SP, 700;
	add.s64 	%rd6095, %rd6094, 20;
	cvt.u32.u16	%r6554, %rs1;
	cvt.u32.u16	%r6555, %rs30;
	mul.lo.s32 	%r6556, %r6554, %r6555;
	ld.u16 	%rs1900, [%SP+42];
	cvt.u32.u16	%r6557, %rs1900;
	mul.lo.s32 	%r6558, %r6557, 11;
	add.s32 	%r6559, %r6556, %r6558;
	cvt.u64.u16	%rd6096, %rs12;
	mov.u64 	%rd6097, cSegToComp;
	cvta.const.u64 	%rd6098, %rd6097;
	shl.b64 	%rd6099, %rd6096, 1;
	add.s64 	%rd6100, %rd6098, %rd6099;
	ld.u16 	%rs1901, [%rd6100];
	cvt.u32.u16	%r6560, %rs1901;
	add.s32 	%r6561, %r6559, %r6560;
	cvt.s64.s32	%rd6101, %r6561;
	shl.b64 	%rd6102, %rd6101, 2;
	add.s64 	%rd6103, %rd13, %rd6102;
	ld.f32 	%f1127, [%rd6103];
	cvt.u32.u16	%r6562, %rs1;
	cvt.u32.u16	%r6563, %rs30;
	mul.lo.s32 	%r6564, %r6562, %r6563;
	ld.u16 	%rs1902, [%SP+42];
	cvt.u32.u16	%r6565, %rs1902;
	mul.lo.s32 	%r6566, %r6565, 12;
	add.s32 	%r6567, %r6564, %r6566;
	cvt.u64.u16	%rd6104, %rs12;
	shl.b64 	%rd6105, %rd6104, 1;
	add.s64 	%rd6106, %rd6098, %rd6105;
	ld.u16 	%rs1903, [%rd6106];
	cvt.u32.u16	%r6568, %rs1903;
	add.s32 	%r6569, %r6567, %r6568;
	cvt.s64.s32	%rd6107, %r6569;
	shl.b64 	%rd6108, %rd6107, 2;
	add.s64 	%rd6109, %rd13, %rd6108;
	ld.f32 	%f1128, [%rd6109];
	cvt.u32.u16	%r6570, %rs1;
	cvt.u32.u16	%r6571, %rs30;
	mul.lo.s32 	%r6572, %r6570, %r6571;
	ld.u16 	%rs1904, [%SP+42];
	cvt.u32.u16	%r6573, %rs1904;
	mul.lo.s32 	%r6574, %r6573, 13;
	add.s32 	%r6575, %r6572, %r6574;
	cvt.u64.u16	%rd6110, %rs12;
	shl.b64 	%rd6111, %rd6110, 1;
	add.s64 	%rd6112, %rd6098, %rd6111;
	ld.u16 	%rs1905, [%rd6112];
	cvt.u32.u16	%r6576, %rs1905;
	add.s32 	%r6577, %r6575, %r6576;
	cvt.s64.s32	%rd6113, %r6577;
	shl.b64 	%rd6114, %rd6113, 2;
	add.s64 	%rd6115, %rd13, %rd6114;
	ld.f32 	%f1129, [%rd6115];
	cvt.u32.u16	%r6578, %rs1;
	cvt.u32.u16	%r6579, %rs30;
	mul.lo.s32 	%r6580, %r6578, %r6579;
	ld.u16 	%rs1906, [%SP+42];
	cvt.u32.u16	%r6581, %rs1906;
	mul.lo.s32 	%r6582, %r6581, 14;
	add.s32 	%r6583, %r6580, %r6582;
	cvt.u64.u16	%rd6116, %rs12;
	shl.b64 	%rd6117, %rd6116, 1;
	add.s64 	%rd6118, %rd6098, %rd6117;
	ld.u16 	%rs1907, [%rd6118];
	cvt.u32.u16	%r6584, %rs1907;
	add.s32 	%r6585, %r6583, %r6584;
	cvt.s64.s32	%rd6119, %r6585;
	shl.b64 	%rd6120, %rd6119, 2;
	add.s64 	%rd6121, %rd13, %rd6120;
	ld.f32 	%f1130, [%rd6121];
	cvt.u32.u16	%r6586, %rs1;
	cvt.u32.u16	%r6587, %rs30;
	mul.lo.s32 	%r6588, %r6586, %r6587;
	ld.u16 	%rs1908, [%SP+42];
	cvt.u32.u16	%r6589, %rs1908;
	mul.lo.s32 	%r6590, %r6589, 15;
	add.s32 	%r6591, %r6588, %r6590;
	cvt.u64.u16	%rd6122, %rs12;
	shl.b64 	%rd6123, %rd6122, 1;
	add.s64 	%rd6124, %rd6098, %rd6123;
	ld.u16 	%rs1909, [%rd6124];
	cvt.u32.u16	%r6592, %rs1909;
	add.s32 	%r6593, %r6591, %r6592;
	cvt.s64.s32	%rd6125, %r6593;
	shl.b64 	%rd6126, %rd6125, 2;
	add.s64 	%rd6127, %rd13, %rd6126;
	ld.f32 	%f1131, [%rd6127];
	add.u64 	%rd6128, %SP, 1072;
	add.u64 	%rd6129, %SP, 1084;
	// Callseq Start 201
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6128;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6129;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1126;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6095;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1127;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1128;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1129;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1130;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1131;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 201
tmp1189:

BB46_382:
	.loc	1 407 1
	cvt.u32.u16	%r6594, %rs12;
	ld.u16 	%rs1910, [%SP+16];
	cvt.u32.u16	%r6595, %rs1910;
	mul.lo.s32 	%r6596, %r6595, 5;
	add.s32 	%r6597, %r6594, %r6596;
	cvt.s64.s32	%rd6130, %r6597;
	shl.b64 	%rd6131, %rd6130, 1;
	mov.u64 	%rd6132, cBoolModel;
	cvta.const.u64 	%rd6133, %rd6132;
	add.s64 	%rd6134, %rd6133, %rd6131;
	ld.u16 	%rs1911, [%rd6134];
	setp.ne.s16	%p378, %rs1911, 0;
	not.pred 	%p379, %p378;
	@%p379 bra 	BB46_384;
	bra.uni 	BB46_383;

BB46_383:
	.loc	1 407 1
tmp1190:
	cvt.ftz.f64.f32	%fd297, %f2212;
	add.f64 	%fd298, %fd297, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1132, %fd298;
	add.u64 	%rd6135, %SP, 700;
	add.s64 	%rd6136, %rd6135, 24;
	add.s64 	%rd6137, %rd6135, 28;
	cvt.u32.u16	%r6598, %rs1;
	cvt.u32.u16	%r6599, %rs30;
	mul.lo.s32 	%r6600, %r6598, %r6599;
	ld.u16 	%rs1912, [%SP+42];
	cvt.u32.u16	%r6601, %rs1912;
	mul.lo.s32 	%r6602, %r6601, 16;
	add.s32 	%r6603, %r6600, %r6602;
	cvt.u64.u16	%rd6138, %rs12;
	mov.u64 	%rd6139, cSegToComp;
	cvta.const.u64 	%rd6140, %rd6139;
	shl.b64 	%rd6141, %rd6138, 1;
	add.s64 	%rd6142, %rd6140, %rd6141;
	ld.u16 	%rs1913, [%rd6142];
	cvt.u32.u16	%r6604, %rs1913;
	add.s32 	%r6605, %r6603, %r6604;
	cvt.s64.s32	%rd6143, %r6605;
	shl.b64 	%rd6144, %rd6143, 2;
	add.s64 	%rd6145, %rd13, %rd6144;
	ld.f32 	%f1133, [%rd6145];
	cvt.u32.u16	%r6606, %rs1;
	cvt.u32.u16	%r6607, %rs30;
	mul.lo.s32 	%r6608, %r6606, %r6607;
	ld.u16 	%rs1914, [%SP+42];
	cvt.u32.u16	%r6609, %rs1914;
	mul.lo.s32 	%r6610, %r6609, 17;
	add.s32 	%r6611, %r6608, %r6610;
	cvt.u64.u16	%rd6146, %rs12;
	shl.b64 	%rd6147, %rd6146, 1;
	add.s64 	%rd6148, %rd6140, %rd6147;
	ld.u16 	%rs1915, [%rd6148];
	cvt.u32.u16	%r6612, %rs1915;
	add.s32 	%r6613, %r6611, %r6612;
	cvt.s64.s32	%rd6149, %r6613;
	shl.b64 	%rd6150, %rd6149, 2;
	add.s64 	%rd6151, %rd13, %rd6150;
	ld.f32 	%f1134, [%rd6151];
	cvt.u32.u16	%r6614, %rs1;
	cvt.u32.u16	%r6615, %rs30;
	mul.lo.s32 	%r6616, %r6614, %r6615;
	ld.u16 	%rs1916, [%SP+42];
	cvt.u32.u16	%r6617, %rs1916;
	mul.lo.s32 	%r6618, %r6617, 18;
	add.s32 	%r6619, %r6616, %r6618;
	cvt.u64.u16	%rd6152, %rs12;
	shl.b64 	%rd6153, %rd6152, 1;
	add.s64 	%rd6154, %rd6140, %rd6153;
	ld.u16 	%rs1917, [%rd6154];
	cvt.u32.u16	%r6620, %rs1917;
	add.s32 	%r6621, %r6619, %r6620;
	cvt.s64.s32	%rd6155, %r6621;
	shl.b64 	%rd6156, %rd6155, 2;
	add.s64 	%rd6157, %rd13, %rd6156;
	ld.f32 	%f1135, [%rd6157];
	cvt.u32.u16	%r6622, %rs1;
	cvt.u32.u16	%r6623, %rs30;
	mul.lo.s32 	%r6624, %r6622, %r6623;
	ld.u16 	%rs1918, [%SP+42];
	cvt.u32.u16	%r6625, %rs1918;
	mul.lo.s32 	%r6626, %r6625, 19;
	add.s32 	%r6627, %r6624, %r6626;
	cvt.u64.u16	%rd6158, %rs12;
	shl.b64 	%rd6159, %rd6158, 1;
	add.s64 	%rd6160, %rd6140, %rd6159;
	ld.u16 	%rs1919, [%rd6160];
	cvt.u32.u16	%r6628, %rs1919;
	add.s32 	%r6629, %r6627, %r6628;
	cvt.s64.s32	%rd6161, %r6629;
	shl.b64 	%rd6162, %rd6161, 2;
	add.s64 	%rd6163, %rd13, %rd6162;
	ld.f32 	%f1136, [%rd6163];
	cvt.u32.u16	%r6630, %rs1;
	cvt.u32.u16	%r6631, %rs30;
	mul.lo.s32 	%r6632, %r6630, %r6631;
	ld.u16 	%rs1920, [%SP+42];
	cvt.u32.u16	%r6633, %rs1920;
	mul.lo.s32 	%r6634, %r6633, 20;
	add.s32 	%r6635, %r6632, %r6634;
	cvt.u64.u16	%rd6164, %rs12;
	shl.b64 	%rd6165, %rd6164, 1;
	add.s64 	%rd6166, %rd6140, %rd6165;
	ld.u16 	%rs1921, [%rd6166];
	cvt.u32.u16	%r6636, %rs1921;
	add.s32 	%r6637, %r6635, %r6636;
	cvt.s64.s32	%rd6167, %r6637;
	shl.b64 	%rd6168, %rd6167, 2;
	add.s64 	%rd6169, %rd13, %rd6168;
	ld.f32 	%f1137, [%rd6169];
	cvt.u32.u16	%r6638, %rs1;
	cvt.u32.u16	%r6639, %rs30;
	mul.lo.s32 	%r6640, %r6638, %r6639;
	ld.u16 	%rs1922, [%SP+42];
	cvt.u32.u16	%r6641, %rs1922;
	mul.lo.s32 	%r6642, %r6641, 21;
	add.s32 	%r6643, %r6640, %r6642;
	cvt.u64.u16	%rd6170, %rs12;
	shl.b64 	%rd6171, %rd6170, 1;
	add.s64 	%rd6172, %rd6140, %rd6171;
	ld.u16 	%rs1923, [%rd6172];
	cvt.u32.u16	%r6644, %rs1923;
	add.s32 	%r6645, %r6643, %r6644;
	cvt.s64.s32	%rd6173, %r6645;
	shl.b64 	%rd6174, %rd6173, 2;
	add.s64 	%rd6175, %rd13, %rd6174;
	ld.f32 	%f1138, [%rd6175];
	cvt.u32.u16	%r6646, %rs1;
	cvt.u32.u16	%r6647, %rs30;
	mul.lo.s32 	%r6648, %r6646, %r6647;
	ld.u16 	%rs1924, [%SP+42];
	cvt.u32.u16	%r6649, %rs1924;
	mul.lo.s32 	%r6650, %r6649, 22;
	add.s32 	%r6651, %r6648, %r6650;
	cvt.u64.u16	%rd6176, %rs12;
	shl.b64 	%rd6177, %rd6176, 1;
	add.s64 	%rd6178, %rd6140, %rd6177;
	ld.u16 	%rs1925, [%rd6178];
	cvt.u32.u16	%r6652, %rs1925;
	add.s32 	%r6653, %r6651, %r6652;
	cvt.s64.s32	%rd6179, %r6653;
	shl.b64 	%rd6180, %rd6179, 2;
	add.s64 	%rd6181, %rd13, %rd6180;
	ld.f32 	%f1139, [%rd6181];
	cvt.u32.u16	%r6654, %rs1;
	cvt.u32.u16	%r6655, %rs30;
	mul.lo.s32 	%r6656, %r6654, %r6655;
	ld.u16 	%rs1926, [%SP+42];
	cvt.u32.u16	%r6657, %rs1926;
	mul.lo.s32 	%r6658, %r6657, 23;
	add.s32 	%r6659, %r6656, %r6658;
	cvt.u64.u16	%rd6182, %rs12;
	shl.b64 	%rd6183, %rd6182, 1;
	add.s64 	%rd6184, %rd6140, %rd6183;
	ld.u16 	%rs1927, [%rd6184];
	cvt.u32.u16	%r6660, %rs1927;
	add.s32 	%r6661, %r6659, %r6660;
	cvt.s64.s32	%rd6185, %r6661;
	shl.b64 	%rd6186, %rd6185, 2;
	add.s64 	%rd6187, %rd13, %rd6186;
	ld.f32 	%f1140, [%rd6187];
	cvt.u32.u16	%r6662, %rs1;
	cvt.u32.u16	%r6663, %rs30;
	mul.lo.s32 	%r6664, %r6662, %r6663;
	ld.u16 	%rs1928, [%SP+42];
	cvt.u32.u16	%r6665, %rs1928;
	mul.lo.s32 	%r6666, %r6665, 24;
	add.s32 	%r6667, %r6664, %r6666;
	cvt.u64.u16	%rd6188, %rs12;
	shl.b64 	%rd6189, %rd6188, 1;
	add.s64 	%rd6190, %rd6140, %rd6189;
	ld.u16 	%rs1929, [%rd6190];
	cvt.u32.u16	%r6668, %rs1929;
	add.s32 	%r6669, %r6667, %r6668;
	cvt.s64.s32	%rd6191, %r6669;
	shl.b64 	%rd6192, %rd6191, 2;
	add.s64 	%rd6193, %rd13, %rd6192;
	ld.f32 	%f1141, [%rd6193];
	cvt.u32.u16	%r6670, %rs1;
	cvt.u32.u16	%r6671, %rs30;
	mul.lo.s32 	%r6672, %r6670, %r6671;
	ld.u16 	%rs1930, [%SP+42];
	cvt.u32.u16	%r6673, %rs1930;
	mul.lo.s32 	%r6674, %r6673, 25;
	add.s32 	%r6675, %r6672, %r6674;
	cvt.u64.u16	%rd6194, %rs12;
	shl.b64 	%rd6195, %rd6194, 1;
	add.s64 	%rd6196, %rd6140, %rd6195;
	ld.u16 	%rs1931, [%rd6196];
	cvt.u32.u16	%r6676, %rs1931;
	add.s32 	%r6677, %r6675, %r6676;
	cvt.s64.s32	%rd6197, %r6677;
	shl.b64 	%rd6198, %rd6197, 2;
	add.s64 	%rd6199, %rd13, %rd6198;
	ld.f32 	%f1142, [%rd6199];
	cvt.u32.u16	%r6678, %rs1;
	cvt.u32.u16	%r6679, %rs30;
	mul.lo.s32 	%r6680, %r6678, %r6679;
	ld.u16 	%rs1932, [%SP+42];
	cvt.u32.u16	%r6681, %rs1932;
	mul.lo.s32 	%r6682, %r6681, 26;
	add.s32 	%r6683, %r6680, %r6682;
	cvt.u64.u16	%rd6200, %rs12;
	shl.b64 	%rd6201, %rd6200, 1;
	add.s64 	%rd6202, %rd6140, %rd6201;
	ld.u16 	%rs1933, [%rd6202];
	cvt.u32.u16	%r6684, %rs1933;
	add.s32 	%r6685, %r6683, %r6684;
	cvt.s64.s32	%rd6203, %r6685;
	shl.b64 	%rd6204, %rd6203, 2;
	add.s64 	%rd6205, %rd13, %rd6204;
	ld.f32 	%f1143, [%rd6205];
	cvt.u32.u16	%r6686, %rs1;
	cvt.u32.u16	%r6687, %rs30;
	mul.lo.s32 	%r6688, %r6686, %r6687;
	ld.u16 	%rs1934, [%SP+42];
	cvt.u32.u16	%r6689, %rs1934;
	mul.lo.s32 	%r6690, %r6689, 27;
	add.s32 	%r6691, %r6688, %r6690;
	cvt.u64.u16	%rd6206, %rs12;
	shl.b64 	%rd6207, %rd6206, 1;
	add.s64 	%rd6208, %rd6140, %rd6207;
	ld.u16 	%rs1935, [%rd6208];
	cvt.u32.u16	%r6692, %rs1935;
	add.s32 	%r6693, %r6691, %r6692;
	cvt.s64.s32	%rd6209, %r6693;
	shl.b64 	%rd6210, %rd6209, 2;
	add.s64 	%rd6211, %rd13, %rd6210;
	ld.f32 	%f1144, [%rd6211];
	add.u64 	%rd6212, %SP, 1072;
	add.u64 	%rd6213, %SP, 1084;
	// Callseq Start 202
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6212;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6213;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1132;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6136;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6137;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1133;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1134;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1135;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1136;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1137;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1138;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1139;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1140;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1141;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1142;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1143;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1144;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 202
tmp1191:

BB46_384:
	.loc	1 407 1
	cvt.u32.u16	%r6694, %rs12;
	ld.u16 	%rs1936, [%SP+16];
	cvt.u32.u16	%r6695, %rs1936;
	mul.lo.s32 	%r6696, %r6695, 6;
	add.s32 	%r6697, %r6694, %r6696;
	cvt.s64.s32	%rd6214, %r6697;
	shl.b64 	%rd6215, %rd6214, 1;
	mov.u64 	%rd6216, cBoolModel;
	cvta.const.u64 	%rd6217, %rd6216;
	add.s64 	%rd6218, %rd6217, %rd6215;
	ld.u16 	%rs1937, [%rd6218];
	setp.ne.s16	%p380, %rs1937, 0;
	not.pred 	%p381, %p380;
	@%p381 bra 	BB46_386;
	bra.uni 	BB46_385;

BB46_385:
	.loc	1 407 1
tmp1192:
	cvt.ftz.f64.f32	%fd299, %f2212;
	add.f64 	%fd300, %fd299, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1145, %fd300;
	cvt.u32.u16	%r6698, %rs1;
	cvt.u32.u16	%r6699, %rs30;
	mul.lo.s32 	%r6700, %r6698, %r6699;
	ld.u16 	%rs1938, [%SP+42];
	cvt.u32.u16	%r6701, %rs1938;
	mul.lo.s32 	%r6702, %r6701, 28;
	add.s32 	%r6703, %r6700, %r6702;
	cvt.u64.u16	%rd6219, %rs12;
	mov.u64 	%rd6220, cSegToComp;
	cvta.const.u64 	%rd6221, %rd6220;
	shl.b64 	%rd6222, %rd6219, 1;
	add.s64 	%rd6223, %rd6221, %rd6222;
	ld.u16 	%rs1939, [%rd6223];
	cvt.u32.u16	%r6704, %rs1939;
	add.s32 	%r6705, %r6703, %r6704;
	cvt.s64.s32	%rd6224, %r6705;
	shl.b64 	%rd6225, %rd6224, 2;
	add.s64 	%rd6226, %rd13, %rd6225;
	ld.f32 	%f1146, [%rd6226];
	cvt.u32.u16	%r6706, %rs1;
	cvt.u32.u16	%r6707, %rs30;
	mul.lo.s32 	%r6708, %r6706, %r6707;
	ld.u16 	%rs1940, [%SP+42];
	cvt.u32.u16	%r6709, %rs1940;
	mul.lo.s32 	%r6710, %r6709, 29;
	add.s32 	%r6711, %r6708, %r6710;
	cvt.u64.u16	%rd6227, %rs12;
	shl.b64 	%rd6228, %rd6227, 1;
	add.s64 	%rd6229, %rd6221, %rd6228;
	ld.u16 	%rs1941, [%rd6229];
	cvt.u32.u16	%r6712, %rs1941;
	add.s32 	%r6713, %r6711, %r6712;
	cvt.s64.s32	%rd6230, %r6713;
	shl.b64 	%rd6231, %rd6230, 2;
	add.s64 	%rd6232, %rd13, %rd6231;
	ld.f32 	%f1147, [%rd6232];
	add.u64 	%rd6233, %SP, 1072;
	add.u64 	%rd6234, %SP, 1084;
	// Callseq Start 203
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6233;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6234;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1145;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1146;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1147;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 203
tmp1193:

BB46_386:
	.loc	1 407 1
	cvt.u32.u16	%r6714, %rs13;
	ld.u16 	%rs1942, [%SP+16];
	cvt.u32.u16	%r6715, %rs1942;
	mul.lo.s32 	%r6716, %r6715, 0;
	add.s32 	%r6717, %r6714, %r6716;
	cvt.s64.s32	%rd6235, %r6717;
	shl.b64 	%rd6236, %rd6235, 1;
	mov.u64 	%rd6237, cBoolModel;
	cvta.const.u64 	%rd6238, %rd6237;
	add.s64 	%rd6239, %rd6238, %rd6236;
	ld.u16 	%rs1943, [%rd6239];
	setp.ne.s16	%p382, %rs1943, 0;
	not.pred 	%p383, %p382;
	@%p383 bra 	BB46_388;
	bra.uni 	BB46_387;

BB46_387:
	.loc	1 407 1
tmp1194:
	cvt.ftz.f64.f32	%fd301, %f2214;
	add.f64 	%fd302, %fd301, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1148, %fd302;
	add.u64 	%rd6240, %SP, 740;
	add.s64 	%rd6241, %rd6240, 4;
	cvt.u32.u16	%r6718, %rs1;
	cvt.u32.u16	%r6719, %rs30;
	mul.lo.s32 	%r6720, %r6718, %r6719;
	ld.u16 	%rs1944, [%SP+42];
	cvt.u32.u16	%r6721, %rs1944;
	mul.lo.s32 	%r6722, %r6721, 0;
	add.s32 	%r6723, %r6720, %r6722;
	cvt.u64.u16	%rd6242, %rs13;
	mov.u64 	%rd6243, cSegToComp;
	cvta.const.u64 	%rd6244, %rd6243;
	shl.b64 	%rd6245, %rd6242, 1;
	add.s64 	%rd6246, %rd6244, %rd6245;
	ld.u16 	%rs1945, [%rd6246];
	cvt.u32.u16	%r6724, %rs1945;
	add.s32 	%r6725, %r6723, %r6724;
	cvt.s64.s32	%rd6247, %r6725;
	shl.b64 	%rd6248, %rd6247, 2;
	add.s64 	%rd6249, %rd13, %rd6248;
	ld.f32 	%f1149, [%rd6249];
	cvt.u32.u16	%r6726, %rs1;
	cvt.u32.u16	%r6727, %rs30;
	mul.lo.s32 	%r6728, %r6726, %r6727;
	ld.u16 	%rs1946, [%SP+42];
	cvt.u32.u16	%r6729, %rs1946;
	mul.lo.s32 	%r6730, %r6729, 1;
	add.s32 	%r6731, %r6728, %r6730;
	cvt.u64.u16	%rd6250, %rs13;
	shl.b64 	%rd6251, %rd6250, 1;
	add.s64 	%rd6252, %rd6244, %rd6251;
	ld.u16 	%rs1947, [%rd6252];
	cvt.u32.u16	%r6732, %rs1947;
	add.s32 	%r6733, %r6731, %r6732;
	cvt.s64.s32	%rd6253, %r6733;
	shl.b64 	%rd6254, %rd6253, 2;
	add.s64 	%rd6255, %rd13, %rd6254;
	ld.f32 	%f1150, [%rd6255];
	ld.f32 	%f1151, [%SP+772];
	add.s64 	%rd6256, %rd6240, 36;
	add.u64 	%rd6257, %SP, 1096;
	add.u64 	%rd6258, %SP, 1108;
	// Callseq Start 204
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6257;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6258;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1148;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6240;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6241;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1149;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1150;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1151;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6256;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 204
tmp1195:

BB46_388:
	.loc	1 407 1
	cvt.u32.u16	%r6734, %rs13;
	ld.u16 	%rs1948, [%SP+16];
	cvt.u32.u16	%r6735, %rs1948;
	mul.lo.s32 	%r6736, %r6735, 1;
	add.s32 	%r6737, %r6734, %r6736;
	cvt.s64.s32	%rd6259, %r6737;
	shl.b64 	%rd6260, %rd6259, 1;
	mov.u64 	%rd6261, cBoolModel;
	cvta.const.u64 	%rd6262, %rd6261;
	add.s64 	%rd6263, %rd6262, %rd6260;
	ld.u16 	%rs1949, [%rd6263];
	setp.ne.s16	%p384, %rs1949, 0;
	not.pred 	%p385, %p384;
	@%p385 bra 	BB46_390;
	bra.uni 	BB46_389;

BB46_389:
	.loc	1 407 1
tmp1196:
	cvt.ftz.f64.f32	%fd303, %f2214;
	add.f64 	%fd304, %fd303, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1152, %fd304;
	add.u64 	%rd6264, %SP, 740;
	add.s64 	%rd6265, %rd6264, 8;
	ld.f32 	%f1153, [%SP+776];
	add.s64 	%rd6266, %rd6264, 32;
	add.u64 	%rd6267, %SP, 1096;
	add.u64 	%rd6268, %SP, 1108;
	// Callseq Start 205
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6267;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6268;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1152;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6265;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1153;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6266;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 205
tmp1197:

BB46_390:
	.loc	1 407 1
	cvt.u32.u16	%r6738, %rs13;
	ld.u16 	%rs1950, [%SP+16];
	cvt.u32.u16	%r6739, %rs1950;
	mul.lo.s32 	%r6740, %r6739, 2;
	add.s32 	%r6741, %r6738, %r6740;
	cvt.s64.s32	%rd6269, %r6741;
	shl.b64 	%rd6270, %rd6269, 1;
	mov.u64 	%rd6271, cBoolModel;
	cvta.const.u64 	%rd6272, %rd6271;
	add.s64 	%rd6273, %rd6272, %rd6270;
	ld.u16 	%rs1951, [%rd6273];
	setp.ne.s16	%p386, %rs1951, 0;
	not.pred 	%p387, %p386;
	@%p387 bra 	BB46_392;
	bra.uni 	BB46_391;

BB46_391:
	.loc	1 407 1
tmp1198:
	cvt.ftz.f64.f32	%fd305, %f2214;
	add.f64 	%fd306, %fd305, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1154, %fd306;
	add.u64 	%rd6274, %SP, 740;
	add.s64 	%rd6275, %rd6274, 12;
	cvt.u32.u16	%r6742, %rs1;
	cvt.u32.u16	%r6743, %rs30;
	mul.lo.s32 	%r6744, %r6742, %r6743;
	ld.u16 	%rs1952, [%SP+42];
	cvt.u32.u16	%r6745, %rs1952;
	mul.lo.s32 	%r6746, %r6745, 2;
	add.s32 	%r6747, %r6744, %r6746;
	cvt.u64.u16	%rd6276, %rs13;
	mov.u64 	%rd6277, cSegToComp;
	cvta.const.u64 	%rd6278, %rd6277;
	shl.b64 	%rd6279, %rd6276, 1;
	add.s64 	%rd6280, %rd6278, %rd6279;
	ld.u16 	%rs1953, [%rd6280];
	cvt.u32.u16	%r6748, %rs1953;
	add.s32 	%r6749, %r6747, %r6748;
	cvt.s64.s32	%rd6281, %r6749;
	shl.b64 	%rd6282, %rd6281, 2;
	add.s64 	%rd6283, %rd13, %rd6282;
	ld.f32 	%f1155, [%rd6283];
	cvt.u32.u16	%r6750, %rs1;
	cvt.u32.u16	%r6751, %rs30;
	mul.lo.s32 	%r6752, %r6750, %r6751;
	ld.u16 	%rs1954, [%SP+42];
	cvt.u32.u16	%r6753, %rs1954;
	mul.lo.s32 	%r6754, %r6753, 3;
	add.s32 	%r6755, %r6752, %r6754;
	cvt.u64.u16	%rd6284, %rs13;
	shl.b64 	%rd6285, %rd6284, 1;
	add.s64 	%rd6286, %rd6278, %rd6285;
	ld.u16 	%rs1955, [%rd6286];
	cvt.u32.u16	%r6756, %rs1955;
	add.s32 	%r6757, %r6755, %r6756;
	cvt.s64.s32	%rd6287, %r6757;
	shl.b64 	%rd6288, %rd6287, 2;
	add.s64 	%rd6289, %rd13, %rd6288;
	ld.f32 	%f1156, [%rd6289];
	cvt.u32.u16	%r6758, %rs1;
	cvt.u32.u16	%r6759, %rs30;
	mul.lo.s32 	%r6760, %r6758, %r6759;
	ld.u16 	%rs1956, [%SP+42];
	cvt.u32.u16	%r6761, %rs1956;
	mul.lo.s32 	%r6762, %r6761, 4;
	add.s32 	%r6763, %r6760, %r6762;
	cvt.u64.u16	%rd6290, %rs13;
	shl.b64 	%rd6291, %rd6290, 1;
	add.s64 	%rd6292, %rd6278, %rd6291;
	ld.u16 	%rs1957, [%rd6292];
	cvt.u32.u16	%r6764, %rs1957;
	add.s32 	%r6765, %r6763, %r6764;
	cvt.s64.s32	%rd6293, %r6765;
	shl.b64 	%rd6294, %rd6293, 2;
	add.s64 	%rd6295, %rd13, %rd6294;
	ld.f32 	%f1157, [%rd6295];
	cvt.u32.u16	%r6766, %rs1;
	cvt.u32.u16	%r6767, %rs30;
	mul.lo.s32 	%r6768, %r6766, %r6767;
	ld.u16 	%rs1958, [%SP+42];
	cvt.u32.u16	%r6769, %rs1958;
	mul.lo.s32 	%r6770, %r6769, 5;
	add.s32 	%r6771, %r6768, %r6770;
	cvt.u64.u16	%rd6296, %rs13;
	shl.b64 	%rd6297, %rd6296, 1;
	add.s64 	%rd6298, %rd6278, %rd6297;
	ld.u16 	%rs1959, [%rd6298];
	cvt.u32.u16	%r6772, %rs1959;
	add.s32 	%r6773, %r6771, %r6772;
	cvt.s64.s32	%rd6299, %r6773;
	shl.b64 	%rd6300, %rd6299, 2;
	add.s64 	%rd6301, %rd13, %rd6300;
	ld.f32 	%f1158, [%rd6301];
	ld.f32 	%f1159, [%SP+772];
	add.u64 	%rd6302, %SP, 1096;
	add.u64 	%rd6303, %SP, 1108;
	// Callseq Start 206
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6302;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6303;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1154;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6275;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1155;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1156;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1157;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1158;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1159;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 206
tmp1199:

BB46_392:
	.loc	1 407 1
	cvt.u32.u16	%r6774, %rs13;
	ld.u16 	%rs1960, [%SP+16];
	cvt.u32.u16	%r6775, %rs1960;
	mul.lo.s32 	%r6776, %r6775, 3;
	add.s32 	%r6777, %r6774, %r6776;
	cvt.s64.s32	%rd6304, %r6777;
	shl.b64 	%rd6305, %rd6304, 1;
	mov.u64 	%rd6306, cBoolModel;
	cvta.const.u64 	%rd6307, %rd6306;
	add.s64 	%rd6308, %rd6307, %rd6305;
	ld.u16 	%rs1961, [%rd6308];
	setp.ne.s16	%p388, %rs1961, 0;
	not.pred 	%p389, %p388;
	@%p389 bra 	BB46_394;
	bra.uni 	BB46_393;

BB46_393:
	.loc	1 407 1
tmp1200:
	cvt.ftz.f64.f32	%fd307, %f2214;
	add.f64 	%fd308, %fd307, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1160, %fd308;
	add.u64 	%rd6309, %SP, 740;
	add.s64 	%rd6310, %rd6309, 16;
	cvt.u32.u16	%r6778, %rs1;
	cvt.u32.u16	%r6779, %rs30;
	mul.lo.s32 	%r6780, %r6778, %r6779;
	ld.u16 	%rs1962, [%SP+42];
	cvt.u32.u16	%r6781, %rs1962;
	mul.lo.s32 	%r6782, %r6781, 6;
	add.s32 	%r6783, %r6780, %r6782;
	cvt.u64.u16	%rd6311, %rs13;
	mov.u64 	%rd6312, cSegToComp;
	cvta.const.u64 	%rd6313, %rd6312;
	shl.b64 	%rd6314, %rd6311, 1;
	add.s64 	%rd6315, %rd6313, %rd6314;
	ld.u16 	%rs1963, [%rd6315];
	cvt.u32.u16	%r6784, %rs1963;
	add.s32 	%r6785, %r6783, %r6784;
	cvt.s64.s32	%rd6316, %r6785;
	shl.b64 	%rd6317, %rd6316, 2;
	add.s64 	%rd6318, %rd13, %rd6317;
	ld.f32 	%f1161, [%rd6318];
	cvt.u32.u16	%r6786, %rs1;
	cvt.u32.u16	%r6787, %rs30;
	mul.lo.s32 	%r6788, %r6786, %r6787;
	ld.u16 	%rs1964, [%SP+42];
	cvt.u32.u16	%r6789, %rs1964;
	mul.lo.s32 	%r6790, %r6789, 7;
	add.s32 	%r6791, %r6788, %r6790;
	cvt.u64.u16	%rd6319, %rs13;
	shl.b64 	%rd6320, %rd6319, 1;
	add.s64 	%rd6321, %rd6313, %rd6320;
	ld.u16 	%rs1965, [%rd6321];
	cvt.u32.u16	%r6792, %rs1965;
	add.s32 	%r6793, %r6791, %r6792;
	cvt.s64.s32	%rd6322, %r6793;
	shl.b64 	%rd6323, %rd6322, 2;
	add.s64 	%rd6324, %rd13, %rd6323;
	ld.f32 	%f1162, [%rd6324];
	cvt.u32.u16	%r6794, %rs1;
	cvt.u32.u16	%r6795, %rs30;
	mul.lo.s32 	%r6796, %r6794, %r6795;
	ld.u16 	%rs1966, [%SP+42];
	cvt.u32.u16	%r6797, %rs1966;
	mul.lo.s32 	%r6798, %r6797, 8;
	add.s32 	%r6799, %r6796, %r6798;
	cvt.u64.u16	%rd6325, %rs13;
	shl.b64 	%rd6326, %rd6325, 1;
	add.s64 	%rd6327, %rd6313, %rd6326;
	ld.u16 	%rs1967, [%rd6327];
	cvt.u32.u16	%r6800, %rs1967;
	add.s32 	%r6801, %r6799, %r6800;
	cvt.s64.s32	%rd6328, %r6801;
	shl.b64 	%rd6329, %rd6328, 2;
	add.s64 	%rd6330, %rd13, %rd6329;
	ld.f32 	%f1163, [%rd6330];
	cvt.u32.u16	%r6802, %rs1;
	cvt.u32.u16	%r6803, %rs30;
	mul.lo.s32 	%r6804, %r6802, %r6803;
	ld.u16 	%rs1968, [%SP+42];
	cvt.u32.u16	%r6805, %rs1968;
	mul.lo.s32 	%r6806, %r6805, 9;
	add.s32 	%r6807, %r6804, %r6806;
	cvt.u64.u16	%rd6331, %rs13;
	shl.b64 	%rd6332, %rd6331, 1;
	add.s64 	%rd6333, %rd6313, %rd6332;
	ld.u16 	%rs1969, [%rd6333];
	cvt.u32.u16	%r6808, %rs1969;
	add.s32 	%r6809, %r6807, %r6808;
	cvt.s64.s32	%rd6334, %r6809;
	shl.b64 	%rd6335, %rd6334, 2;
	add.s64 	%rd6336, %rd13, %rd6335;
	ld.f32 	%f1164, [%rd6336];
	cvt.u32.u16	%r6810, %rs1;
	cvt.u32.u16	%r6811, %rs30;
	mul.lo.s32 	%r6812, %r6810, %r6811;
	ld.u16 	%rs1970, [%SP+42];
	cvt.u32.u16	%r6813, %rs1970;
	mul.lo.s32 	%r6814, %r6813, 10;
	add.s32 	%r6815, %r6812, %r6814;
	cvt.u64.u16	%rd6337, %rs13;
	shl.b64 	%rd6338, %rd6337, 1;
	add.s64 	%rd6339, %rd6313, %rd6338;
	ld.u16 	%rs1971, [%rd6339];
	cvt.u32.u16	%r6816, %rs1971;
	add.s32 	%r6817, %r6815, %r6816;
	cvt.s64.s32	%rd6340, %r6817;
	shl.b64 	%rd6341, %rd6340, 2;
	add.s64 	%rd6342, %rd13, %rd6341;
	ld.f32 	%f1165, [%rd6342];
	add.u64 	%rd6343, %SP, 1096;
	add.u64 	%rd6344, %SP, 1108;
	// Callseq Start 207
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6343;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6344;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1160;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6310;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1161;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1162;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1163;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1164;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1165;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 207
tmp1201:

BB46_394:
	.loc	1 407 1
	cvt.u32.u16	%r6818, %rs13;
	ld.u16 	%rs1972, [%SP+16];
	cvt.u32.u16	%r6819, %rs1972;
	mul.lo.s32 	%r6820, %r6819, 4;
	add.s32 	%r6821, %r6818, %r6820;
	cvt.s64.s32	%rd6345, %r6821;
	shl.b64 	%rd6346, %rd6345, 1;
	mov.u64 	%rd6347, cBoolModel;
	cvta.const.u64 	%rd6348, %rd6347;
	add.s64 	%rd6349, %rd6348, %rd6346;
	ld.u16 	%rs1973, [%rd6349];
	setp.ne.s16	%p390, %rs1973, 0;
	not.pred 	%p391, %p390;
	@%p391 bra 	BB46_396;
	bra.uni 	BB46_395;

BB46_395:
	.loc	1 407 1
tmp1202:
	cvt.ftz.f64.f32	%fd309, %f2214;
	add.f64 	%fd310, %fd309, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1166, %fd310;
	add.u64 	%rd6350, %SP, 740;
	add.s64 	%rd6351, %rd6350, 20;
	cvt.u32.u16	%r6822, %rs1;
	cvt.u32.u16	%r6823, %rs30;
	mul.lo.s32 	%r6824, %r6822, %r6823;
	ld.u16 	%rs1974, [%SP+42];
	cvt.u32.u16	%r6825, %rs1974;
	mul.lo.s32 	%r6826, %r6825, 11;
	add.s32 	%r6827, %r6824, %r6826;
	cvt.u64.u16	%rd6352, %rs13;
	mov.u64 	%rd6353, cSegToComp;
	cvta.const.u64 	%rd6354, %rd6353;
	shl.b64 	%rd6355, %rd6352, 1;
	add.s64 	%rd6356, %rd6354, %rd6355;
	ld.u16 	%rs1975, [%rd6356];
	cvt.u32.u16	%r6828, %rs1975;
	add.s32 	%r6829, %r6827, %r6828;
	cvt.s64.s32	%rd6357, %r6829;
	shl.b64 	%rd6358, %rd6357, 2;
	add.s64 	%rd6359, %rd13, %rd6358;
	ld.f32 	%f1167, [%rd6359];
	cvt.u32.u16	%r6830, %rs1;
	cvt.u32.u16	%r6831, %rs30;
	mul.lo.s32 	%r6832, %r6830, %r6831;
	ld.u16 	%rs1976, [%SP+42];
	cvt.u32.u16	%r6833, %rs1976;
	mul.lo.s32 	%r6834, %r6833, 12;
	add.s32 	%r6835, %r6832, %r6834;
	cvt.u64.u16	%rd6360, %rs13;
	shl.b64 	%rd6361, %rd6360, 1;
	add.s64 	%rd6362, %rd6354, %rd6361;
	ld.u16 	%rs1977, [%rd6362];
	cvt.u32.u16	%r6836, %rs1977;
	add.s32 	%r6837, %r6835, %r6836;
	cvt.s64.s32	%rd6363, %r6837;
	shl.b64 	%rd6364, %rd6363, 2;
	add.s64 	%rd6365, %rd13, %rd6364;
	ld.f32 	%f1168, [%rd6365];
	cvt.u32.u16	%r6838, %rs1;
	cvt.u32.u16	%r6839, %rs30;
	mul.lo.s32 	%r6840, %r6838, %r6839;
	ld.u16 	%rs1978, [%SP+42];
	cvt.u32.u16	%r6841, %rs1978;
	mul.lo.s32 	%r6842, %r6841, 13;
	add.s32 	%r6843, %r6840, %r6842;
	cvt.u64.u16	%rd6366, %rs13;
	shl.b64 	%rd6367, %rd6366, 1;
	add.s64 	%rd6368, %rd6354, %rd6367;
	ld.u16 	%rs1979, [%rd6368];
	cvt.u32.u16	%r6844, %rs1979;
	add.s32 	%r6845, %r6843, %r6844;
	cvt.s64.s32	%rd6369, %r6845;
	shl.b64 	%rd6370, %rd6369, 2;
	add.s64 	%rd6371, %rd13, %rd6370;
	ld.f32 	%f1169, [%rd6371];
	cvt.u32.u16	%r6846, %rs1;
	cvt.u32.u16	%r6847, %rs30;
	mul.lo.s32 	%r6848, %r6846, %r6847;
	ld.u16 	%rs1980, [%SP+42];
	cvt.u32.u16	%r6849, %rs1980;
	mul.lo.s32 	%r6850, %r6849, 14;
	add.s32 	%r6851, %r6848, %r6850;
	cvt.u64.u16	%rd6372, %rs13;
	shl.b64 	%rd6373, %rd6372, 1;
	add.s64 	%rd6374, %rd6354, %rd6373;
	ld.u16 	%rs1981, [%rd6374];
	cvt.u32.u16	%r6852, %rs1981;
	add.s32 	%r6853, %r6851, %r6852;
	cvt.s64.s32	%rd6375, %r6853;
	shl.b64 	%rd6376, %rd6375, 2;
	add.s64 	%rd6377, %rd13, %rd6376;
	ld.f32 	%f1170, [%rd6377];
	cvt.u32.u16	%r6854, %rs1;
	cvt.u32.u16	%r6855, %rs30;
	mul.lo.s32 	%r6856, %r6854, %r6855;
	ld.u16 	%rs1982, [%SP+42];
	cvt.u32.u16	%r6857, %rs1982;
	mul.lo.s32 	%r6858, %r6857, 15;
	add.s32 	%r6859, %r6856, %r6858;
	cvt.u64.u16	%rd6378, %rs13;
	shl.b64 	%rd6379, %rd6378, 1;
	add.s64 	%rd6380, %rd6354, %rd6379;
	ld.u16 	%rs1983, [%rd6380];
	cvt.u32.u16	%r6860, %rs1983;
	add.s32 	%r6861, %r6859, %r6860;
	cvt.s64.s32	%rd6381, %r6861;
	shl.b64 	%rd6382, %rd6381, 2;
	add.s64 	%rd6383, %rd13, %rd6382;
	ld.f32 	%f1171, [%rd6383];
	add.u64 	%rd6384, %SP, 1096;
	add.u64 	%rd6385, %SP, 1108;
	// Callseq Start 208
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6384;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6385;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1166;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6351;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1167;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1168;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1169;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1170;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1171;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 208
tmp1203:

BB46_396:
	.loc	1 407 1
	cvt.u32.u16	%r6862, %rs13;
	ld.u16 	%rs1984, [%SP+16];
	cvt.u32.u16	%r6863, %rs1984;
	mul.lo.s32 	%r6864, %r6863, 5;
	add.s32 	%r6865, %r6862, %r6864;
	cvt.s64.s32	%rd6386, %r6865;
	shl.b64 	%rd6387, %rd6386, 1;
	mov.u64 	%rd6388, cBoolModel;
	cvta.const.u64 	%rd6389, %rd6388;
	add.s64 	%rd6390, %rd6389, %rd6387;
	ld.u16 	%rs1985, [%rd6390];
	setp.ne.s16	%p392, %rs1985, 0;
	not.pred 	%p393, %p392;
	@%p393 bra 	BB46_398;
	bra.uni 	BB46_397;

BB46_397:
	.loc	1 407 1
tmp1204:
	cvt.ftz.f64.f32	%fd311, %f2214;
	add.f64 	%fd312, %fd311, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1172, %fd312;
	add.u64 	%rd6391, %SP, 740;
	add.s64 	%rd6392, %rd6391, 24;
	add.s64 	%rd6393, %rd6391, 28;
	cvt.u32.u16	%r6866, %rs1;
	cvt.u32.u16	%r6867, %rs30;
	mul.lo.s32 	%r6868, %r6866, %r6867;
	ld.u16 	%rs1986, [%SP+42];
	cvt.u32.u16	%r6869, %rs1986;
	mul.lo.s32 	%r6870, %r6869, 16;
	add.s32 	%r6871, %r6868, %r6870;
	cvt.u64.u16	%rd6394, %rs13;
	mov.u64 	%rd6395, cSegToComp;
	cvta.const.u64 	%rd6396, %rd6395;
	shl.b64 	%rd6397, %rd6394, 1;
	add.s64 	%rd6398, %rd6396, %rd6397;
	ld.u16 	%rs1987, [%rd6398];
	cvt.u32.u16	%r6872, %rs1987;
	add.s32 	%r6873, %r6871, %r6872;
	cvt.s64.s32	%rd6399, %r6873;
	shl.b64 	%rd6400, %rd6399, 2;
	add.s64 	%rd6401, %rd13, %rd6400;
	ld.f32 	%f1173, [%rd6401];
	cvt.u32.u16	%r6874, %rs1;
	cvt.u32.u16	%r6875, %rs30;
	mul.lo.s32 	%r6876, %r6874, %r6875;
	ld.u16 	%rs1988, [%SP+42];
	cvt.u32.u16	%r6877, %rs1988;
	mul.lo.s32 	%r6878, %r6877, 17;
	add.s32 	%r6879, %r6876, %r6878;
	cvt.u64.u16	%rd6402, %rs13;
	shl.b64 	%rd6403, %rd6402, 1;
	add.s64 	%rd6404, %rd6396, %rd6403;
	ld.u16 	%rs1989, [%rd6404];
	cvt.u32.u16	%r6880, %rs1989;
	add.s32 	%r6881, %r6879, %r6880;
	cvt.s64.s32	%rd6405, %r6881;
	shl.b64 	%rd6406, %rd6405, 2;
	add.s64 	%rd6407, %rd13, %rd6406;
	ld.f32 	%f1174, [%rd6407];
	cvt.u32.u16	%r6882, %rs1;
	cvt.u32.u16	%r6883, %rs30;
	mul.lo.s32 	%r6884, %r6882, %r6883;
	ld.u16 	%rs1990, [%SP+42];
	cvt.u32.u16	%r6885, %rs1990;
	mul.lo.s32 	%r6886, %r6885, 18;
	add.s32 	%r6887, %r6884, %r6886;
	cvt.u64.u16	%rd6408, %rs13;
	shl.b64 	%rd6409, %rd6408, 1;
	add.s64 	%rd6410, %rd6396, %rd6409;
	ld.u16 	%rs1991, [%rd6410];
	cvt.u32.u16	%r6888, %rs1991;
	add.s32 	%r6889, %r6887, %r6888;
	cvt.s64.s32	%rd6411, %r6889;
	shl.b64 	%rd6412, %rd6411, 2;
	add.s64 	%rd6413, %rd13, %rd6412;
	ld.f32 	%f1175, [%rd6413];
	cvt.u32.u16	%r6890, %rs1;
	cvt.u32.u16	%r6891, %rs30;
	mul.lo.s32 	%r6892, %r6890, %r6891;
	ld.u16 	%rs1992, [%SP+42];
	cvt.u32.u16	%r6893, %rs1992;
	mul.lo.s32 	%r6894, %r6893, 19;
	add.s32 	%r6895, %r6892, %r6894;
	cvt.u64.u16	%rd6414, %rs13;
	shl.b64 	%rd6415, %rd6414, 1;
	add.s64 	%rd6416, %rd6396, %rd6415;
	ld.u16 	%rs1993, [%rd6416];
	cvt.u32.u16	%r6896, %rs1993;
	add.s32 	%r6897, %r6895, %r6896;
	cvt.s64.s32	%rd6417, %r6897;
	shl.b64 	%rd6418, %rd6417, 2;
	add.s64 	%rd6419, %rd13, %rd6418;
	ld.f32 	%f1176, [%rd6419];
	cvt.u32.u16	%r6898, %rs1;
	cvt.u32.u16	%r6899, %rs30;
	mul.lo.s32 	%r6900, %r6898, %r6899;
	ld.u16 	%rs1994, [%SP+42];
	cvt.u32.u16	%r6901, %rs1994;
	mul.lo.s32 	%r6902, %r6901, 20;
	add.s32 	%r6903, %r6900, %r6902;
	cvt.u64.u16	%rd6420, %rs13;
	shl.b64 	%rd6421, %rd6420, 1;
	add.s64 	%rd6422, %rd6396, %rd6421;
	ld.u16 	%rs1995, [%rd6422];
	cvt.u32.u16	%r6904, %rs1995;
	add.s32 	%r6905, %r6903, %r6904;
	cvt.s64.s32	%rd6423, %r6905;
	shl.b64 	%rd6424, %rd6423, 2;
	add.s64 	%rd6425, %rd13, %rd6424;
	ld.f32 	%f1177, [%rd6425];
	cvt.u32.u16	%r6906, %rs1;
	cvt.u32.u16	%r6907, %rs30;
	mul.lo.s32 	%r6908, %r6906, %r6907;
	ld.u16 	%rs1996, [%SP+42];
	cvt.u32.u16	%r6909, %rs1996;
	mul.lo.s32 	%r6910, %r6909, 21;
	add.s32 	%r6911, %r6908, %r6910;
	cvt.u64.u16	%rd6426, %rs13;
	shl.b64 	%rd6427, %rd6426, 1;
	add.s64 	%rd6428, %rd6396, %rd6427;
	ld.u16 	%rs1997, [%rd6428];
	cvt.u32.u16	%r6912, %rs1997;
	add.s32 	%r6913, %r6911, %r6912;
	cvt.s64.s32	%rd6429, %r6913;
	shl.b64 	%rd6430, %rd6429, 2;
	add.s64 	%rd6431, %rd13, %rd6430;
	ld.f32 	%f1178, [%rd6431];
	cvt.u32.u16	%r6914, %rs1;
	cvt.u32.u16	%r6915, %rs30;
	mul.lo.s32 	%r6916, %r6914, %r6915;
	ld.u16 	%rs1998, [%SP+42];
	cvt.u32.u16	%r6917, %rs1998;
	mul.lo.s32 	%r6918, %r6917, 22;
	add.s32 	%r6919, %r6916, %r6918;
	cvt.u64.u16	%rd6432, %rs13;
	shl.b64 	%rd6433, %rd6432, 1;
	add.s64 	%rd6434, %rd6396, %rd6433;
	ld.u16 	%rs1999, [%rd6434];
	cvt.u32.u16	%r6920, %rs1999;
	add.s32 	%r6921, %r6919, %r6920;
	cvt.s64.s32	%rd6435, %r6921;
	shl.b64 	%rd6436, %rd6435, 2;
	add.s64 	%rd6437, %rd13, %rd6436;
	ld.f32 	%f1179, [%rd6437];
	cvt.u32.u16	%r6922, %rs1;
	cvt.u32.u16	%r6923, %rs30;
	mul.lo.s32 	%r6924, %r6922, %r6923;
	ld.u16 	%rs2000, [%SP+42];
	cvt.u32.u16	%r6925, %rs2000;
	mul.lo.s32 	%r6926, %r6925, 23;
	add.s32 	%r6927, %r6924, %r6926;
	cvt.u64.u16	%rd6438, %rs13;
	shl.b64 	%rd6439, %rd6438, 1;
	add.s64 	%rd6440, %rd6396, %rd6439;
	ld.u16 	%rs2001, [%rd6440];
	cvt.u32.u16	%r6928, %rs2001;
	add.s32 	%r6929, %r6927, %r6928;
	cvt.s64.s32	%rd6441, %r6929;
	shl.b64 	%rd6442, %rd6441, 2;
	add.s64 	%rd6443, %rd13, %rd6442;
	ld.f32 	%f1180, [%rd6443];
	cvt.u32.u16	%r6930, %rs1;
	cvt.u32.u16	%r6931, %rs30;
	mul.lo.s32 	%r6932, %r6930, %r6931;
	ld.u16 	%rs2002, [%SP+42];
	cvt.u32.u16	%r6933, %rs2002;
	mul.lo.s32 	%r6934, %r6933, 24;
	add.s32 	%r6935, %r6932, %r6934;
	cvt.u64.u16	%rd6444, %rs13;
	shl.b64 	%rd6445, %rd6444, 1;
	add.s64 	%rd6446, %rd6396, %rd6445;
	ld.u16 	%rs2003, [%rd6446];
	cvt.u32.u16	%r6936, %rs2003;
	add.s32 	%r6937, %r6935, %r6936;
	cvt.s64.s32	%rd6447, %r6937;
	shl.b64 	%rd6448, %rd6447, 2;
	add.s64 	%rd6449, %rd13, %rd6448;
	ld.f32 	%f1181, [%rd6449];
	cvt.u32.u16	%r6938, %rs1;
	cvt.u32.u16	%r6939, %rs30;
	mul.lo.s32 	%r6940, %r6938, %r6939;
	ld.u16 	%rs2004, [%SP+42];
	cvt.u32.u16	%r6941, %rs2004;
	mul.lo.s32 	%r6942, %r6941, 25;
	add.s32 	%r6943, %r6940, %r6942;
	cvt.u64.u16	%rd6450, %rs13;
	shl.b64 	%rd6451, %rd6450, 1;
	add.s64 	%rd6452, %rd6396, %rd6451;
	ld.u16 	%rs2005, [%rd6452];
	cvt.u32.u16	%r6944, %rs2005;
	add.s32 	%r6945, %r6943, %r6944;
	cvt.s64.s32	%rd6453, %r6945;
	shl.b64 	%rd6454, %rd6453, 2;
	add.s64 	%rd6455, %rd13, %rd6454;
	ld.f32 	%f1182, [%rd6455];
	cvt.u32.u16	%r6946, %rs1;
	cvt.u32.u16	%r6947, %rs30;
	mul.lo.s32 	%r6948, %r6946, %r6947;
	ld.u16 	%rs2006, [%SP+42];
	cvt.u32.u16	%r6949, %rs2006;
	mul.lo.s32 	%r6950, %r6949, 26;
	add.s32 	%r6951, %r6948, %r6950;
	cvt.u64.u16	%rd6456, %rs13;
	shl.b64 	%rd6457, %rd6456, 1;
	add.s64 	%rd6458, %rd6396, %rd6457;
	ld.u16 	%rs2007, [%rd6458];
	cvt.u32.u16	%r6952, %rs2007;
	add.s32 	%r6953, %r6951, %r6952;
	cvt.s64.s32	%rd6459, %r6953;
	shl.b64 	%rd6460, %rd6459, 2;
	add.s64 	%rd6461, %rd13, %rd6460;
	ld.f32 	%f1183, [%rd6461];
	cvt.u32.u16	%r6954, %rs1;
	cvt.u32.u16	%r6955, %rs30;
	mul.lo.s32 	%r6956, %r6954, %r6955;
	ld.u16 	%rs2008, [%SP+42];
	cvt.u32.u16	%r6957, %rs2008;
	mul.lo.s32 	%r6958, %r6957, 27;
	add.s32 	%r6959, %r6956, %r6958;
	cvt.u64.u16	%rd6462, %rs13;
	shl.b64 	%rd6463, %rd6462, 1;
	add.s64 	%rd6464, %rd6396, %rd6463;
	ld.u16 	%rs2009, [%rd6464];
	cvt.u32.u16	%r6960, %rs2009;
	add.s32 	%r6961, %r6959, %r6960;
	cvt.s64.s32	%rd6465, %r6961;
	shl.b64 	%rd6466, %rd6465, 2;
	add.s64 	%rd6467, %rd13, %rd6466;
	ld.f32 	%f1184, [%rd6467];
	add.u64 	%rd6468, %SP, 1096;
	add.u64 	%rd6469, %SP, 1108;
	// Callseq Start 209
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6468;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6469;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1172;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6392;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6393;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1173;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1174;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1175;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1176;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1177;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1178;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1179;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1180;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1181;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1182;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1183;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1184;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 209
tmp1205:

BB46_398:
	.loc	1 407 1
	cvt.u32.u16	%r6962, %rs13;
	ld.u16 	%rs2010, [%SP+16];
	cvt.u32.u16	%r6963, %rs2010;
	mul.lo.s32 	%r6964, %r6963, 6;
	add.s32 	%r6965, %r6962, %r6964;
	cvt.s64.s32	%rd6470, %r6965;
	shl.b64 	%rd6471, %rd6470, 1;
	mov.u64 	%rd6472, cBoolModel;
	cvta.const.u64 	%rd6473, %rd6472;
	add.s64 	%rd6474, %rd6473, %rd6471;
	ld.u16 	%rs2011, [%rd6474];
	setp.ne.s16	%p394, %rs2011, 0;
	not.pred 	%p395, %p394;
	@%p395 bra 	BB46_400;
	bra.uni 	BB46_399;

BB46_399:
	.loc	1 407 1
tmp1206:
	cvt.ftz.f64.f32	%fd313, %f2214;
	add.f64 	%fd314, %fd313, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1185, %fd314;
	cvt.u32.u16	%r6966, %rs1;
	cvt.u32.u16	%r6967, %rs30;
	mul.lo.s32 	%r6968, %r6966, %r6967;
	ld.u16 	%rs2012, [%SP+42];
	cvt.u32.u16	%r6969, %rs2012;
	mul.lo.s32 	%r6970, %r6969, 28;
	add.s32 	%r6971, %r6968, %r6970;
	cvt.u64.u16	%rd6475, %rs13;
	mov.u64 	%rd6476, cSegToComp;
	cvta.const.u64 	%rd6477, %rd6476;
	shl.b64 	%rd6478, %rd6475, 1;
	add.s64 	%rd6479, %rd6477, %rd6478;
	ld.u16 	%rs2013, [%rd6479];
	cvt.u32.u16	%r6972, %rs2013;
	add.s32 	%r6973, %r6971, %r6972;
	cvt.s64.s32	%rd6480, %r6973;
	shl.b64 	%rd6481, %rd6480, 2;
	add.s64 	%rd6482, %rd13, %rd6481;
	ld.f32 	%f1186, [%rd6482];
	cvt.u32.u16	%r6974, %rs1;
	cvt.u32.u16	%r6975, %rs30;
	mul.lo.s32 	%r6976, %r6974, %r6975;
	ld.u16 	%rs2014, [%SP+42];
	cvt.u32.u16	%r6977, %rs2014;
	mul.lo.s32 	%r6978, %r6977, 29;
	add.s32 	%r6979, %r6976, %r6978;
	cvt.u64.u16	%rd6483, %rs13;
	shl.b64 	%rd6484, %rd6483, 1;
	add.s64 	%rd6485, %rd6477, %rd6484;
	ld.u16 	%rs2015, [%rd6485];
	cvt.u32.u16	%r6980, %rs2015;
	add.s32 	%r6981, %r6979, %r6980;
	cvt.s64.s32	%rd6486, %r6981;
	shl.b64 	%rd6487, %rd6486, 2;
	add.s64 	%rd6488, %rd13, %rd6487;
	ld.f32 	%f1187, [%rd6488];
	add.u64 	%rd6489, %SP, 1096;
	add.u64 	%rd6490, %SP, 1108;
	// Callseq Start 210
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6489;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6490;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1185;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1186;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1187;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 210
tmp1207:

BB46_400:
	.loc	1 407 1
	cvt.u32.u16	%r6982, %rs14;
	ld.u16 	%rs2016, [%SP+16];
	cvt.u32.u16	%r6983, %rs2016;
	mul.lo.s32 	%r6984, %r6983, 0;
	add.s32 	%r6985, %r6982, %r6984;
	cvt.s64.s32	%rd6491, %r6985;
	shl.b64 	%rd6492, %rd6491, 1;
	mov.u64 	%rd6493, cBoolModel;
	cvta.const.u64 	%rd6494, %rd6493;
	add.s64 	%rd6495, %rd6494, %rd6492;
	ld.u16 	%rs2017, [%rd6495];
	setp.ne.s16	%p396, %rs2017, 0;
	not.pred 	%p397, %p396;
	@%p397 bra 	BB46_402;
	bra.uni 	BB46_401;

BB46_401:
	.loc	1 407 1
tmp1208:
	cvt.ftz.f64.f32	%fd315, %f2216;
	add.f64 	%fd316, %fd315, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1188, %fd316;
	add.u64 	%rd6496, %SP, 780;
	add.s64 	%rd6497, %rd6496, 4;
	cvt.u32.u16	%r6986, %rs1;
	cvt.u32.u16	%r6987, %rs30;
	mul.lo.s32 	%r6988, %r6986, %r6987;
	ld.u16 	%rs2018, [%SP+42];
	cvt.u32.u16	%r6989, %rs2018;
	mul.lo.s32 	%r6990, %r6989, 0;
	add.s32 	%r6991, %r6988, %r6990;
	cvt.u64.u16	%rd6498, %rs14;
	mov.u64 	%rd6499, cSegToComp;
	cvta.const.u64 	%rd6500, %rd6499;
	shl.b64 	%rd6501, %rd6498, 1;
	add.s64 	%rd6502, %rd6500, %rd6501;
	ld.u16 	%rs2019, [%rd6502];
	cvt.u32.u16	%r6992, %rs2019;
	add.s32 	%r6993, %r6991, %r6992;
	cvt.s64.s32	%rd6503, %r6993;
	shl.b64 	%rd6504, %rd6503, 2;
	add.s64 	%rd6505, %rd13, %rd6504;
	ld.f32 	%f1189, [%rd6505];
	cvt.u32.u16	%r6994, %rs1;
	cvt.u32.u16	%r6995, %rs30;
	mul.lo.s32 	%r6996, %r6994, %r6995;
	ld.u16 	%rs2020, [%SP+42];
	cvt.u32.u16	%r6997, %rs2020;
	mul.lo.s32 	%r6998, %r6997, 1;
	add.s32 	%r6999, %r6996, %r6998;
	cvt.u64.u16	%rd6506, %rs14;
	shl.b64 	%rd6507, %rd6506, 1;
	add.s64 	%rd6508, %rd6500, %rd6507;
	ld.u16 	%rs2021, [%rd6508];
	cvt.u32.u16	%r7000, %rs2021;
	add.s32 	%r7001, %r6999, %r7000;
	cvt.s64.s32	%rd6509, %r7001;
	shl.b64 	%rd6510, %rd6509, 2;
	add.s64 	%rd6511, %rd13, %rd6510;
	ld.f32 	%f1190, [%rd6511];
	ld.f32 	%f1191, [%SP+812];
	add.s64 	%rd6512, %rd6496, 36;
	add.u64 	%rd6513, %SP, 1120;
	add.u64 	%rd6514, %SP, 1132;
	// Callseq Start 211
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6513;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6514;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1188;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6496;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6497;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1189;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1190;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1191;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6512;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 211
tmp1209:

BB46_402:
	.loc	1 407 1
	cvt.u32.u16	%r7002, %rs14;
	ld.u16 	%rs2022, [%SP+16];
	cvt.u32.u16	%r7003, %rs2022;
	mul.lo.s32 	%r7004, %r7003, 1;
	add.s32 	%r7005, %r7002, %r7004;
	cvt.s64.s32	%rd6515, %r7005;
	shl.b64 	%rd6516, %rd6515, 1;
	mov.u64 	%rd6517, cBoolModel;
	cvta.const.u64 	%rd6518, %rd6517;
	add.s64 	%rd6519, %rd6518, %rd6516;
	ld.u16 	%rs2023, [%rd6519];
	setp.ne.s16	%p398, %rs2023, 0;
	not.pred 	%p399, %p398;
	@%p399 bra 	BB46_404;
	bra.uni 	BB46_403;

BB46_403:
	.loc	1 407 1
tmp1210:
	cvt.ftz.f64.f32	%fd317, %f2216;
	add.f64 	%fd318, %fd317, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1192, %fd318;
	add.u64 	%rd6520, %SP, 780;
	add.s64 	%rd6521, %rd6520, 8;
	ld.f32 	%f1193, [%SP+816];
	add.s64 	%rd6522, %rd6520, 32;
	add.u64 	%rd6523, %SP, 1120;
	add.u64 	%rd6524, %SP, 1132;
	// Callseq Start 212
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6523;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6524;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6521;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1193;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6522;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 212
tmp1211:

BB46_404:
	.loc	1 407 1
	cvt.u32.u16	%r7006, %rs14;
	ld.u16 	%rs2024, [%SP+16];
	cvt.u32.u16	%r7007, %rs2024;
	mul.lo.s32 	%r7008, %r7007, 2;
	add.s32 	%r7009, %r7006, %r7008;
	cvt.s64.s32	%rd6525, %r7009;
	shl.b64 	%rd6526, %rd6525, 1;
	mov.u64 	%rd6527, cBoolModel;
	cvta.const.u64 	%rd6528, %rd6527;
	add.s64 	%rd6529, %rd6528, %rd6526;
	ld.u16 	%rs2025, [%rd6529];
	setp.ne.s16	%p400, %rs2025, 0;
	not.pred 	%p401, %p400;
	@%p401 bra 	BB46_406;
	bra.uni 	BB46_405;

BB46_405:
	.loc	1 407 1
tmp1212:
	cvt.ftz.f64.f32	%fd319, %f2216;
	add.f64 	%fd320, %fd319, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1194, %fd320;
	add.u64 	%rd6530, %SP, 780;
	add.s64 	%rd6531, %rd6530, 12;
	cvt.u32.u16	%r7010, %rs1;
	cvt.u32.u16	%r7011, %rs30;
	mul.lo.s32 	%r7012, %r7010, %r7011;
	ld.u16 	%rs2026, [%SP+42];
	cvt.u32.u16	%r7013, %rs2026;
	mul.lo.s32 	%r7014, %r7013, 2;
	add.s32 	%r7015, %r7012, %r7014;
	cvt.u64.u16	%rd6532, %rs14;
	mov.u64 	%rd6533, cSegToComp;
	cvta.const.u64 	%rd6534, %rd6533;
	shl.b64 	%rd6535, %rd6532, 1;
	add.s64 	%rd6536, %rd6534, %rd6535;
	ld.u16 	%rs2027, [%rd6536];
	cvt.u32.u16	%r7016, %rs2027;
	add.s32 	%r7017, %r7015, %r7016;
	cvt.s64.s32	%rd6537, %r7017;
	shl.b64 	%rd6538, %rd6537, 2;
	add.s64 	%rd6539, %rd13, %rd6538;
	ld.f32 	%f1195, [%rd6539];
	cvt.u32.u16	%r7018, %rs1;
	cvt.u32.u16	%r7019, %rs30;
	mul.lo.s32 	%r7020, %r7018, %r7019;
	ld.u16 	%rs2028, [%SP+42];
	cvt.u32.u16	%r7021, %rs2028;
	mul.lo.s32 	%r7022, %r7021, 3;
	add.s32 	%r7023, %r7020, %r7022;
	cvt.u64.u16	%rd6540, %rs14;
	shl.b64 	%rd6541, %rd6540, 1;
	add.s64 	%rd6542, %rd6534, %rd6541;
	ld.u16 	%rs2029, [%rd6542];
	cvt.u32.u16	%r7024, %rs2029;
	add.s32 	%r7025, %r7023, %r7024;
	cvt.s64.s32	%rd6543, %r7025;
	shl.b64 	%rd6544, %rd6543, 2;
	add.s64 	%rd6545, %rd13, %rd6544;
	ld.f32 	%f1196, [%rd6545];
	cvt.u32.u16	%r7026, %rs1;
	cvt.u32.u16	%r7027, %rs30;
	mul.lo.s32 	%r7028, %r7026, %r7027;
	ld.u16 	%rs2030, [%SP+42];
	cvt.u32.u16	%r7029, %rs2030;
	mul.lo.s32 	%r7030, %r7029, 4;
	add.s32 	%r7031, %r7028, %r7030;
	cvt.u64.u16	%rd6546, %rs14;
	shl.b64 	%rd6547, %rd6546, 1;
	add.s64 	%rd6548, %rd6534, %rd6547;
	ld.u16 	%rs2031, [%rd6548];
	cvt.u32.u16	%r7032, %rs2031;
	add.s32 	%r7033, %r7031, %r7032;
	cvt.s64.s32	%rd6549, %r7033;
	shl.b64 	%rd6550, %rd6549, 2;
	add.s64 	%rd6551, %rd13, %rd6550;
	ld.f32 	%f1197, [%rd6551];
	cvt.u32.u16	%r7034, %rs1;
	cvt.u32.u16	%r7035, %rs30;
	mul.lo.s32 	%r7036, %r7034, %r7035;
	ld.u16 	%rs2032, [%SP+42];
	cvt.u32.u16	%r7037, %rs2032;
	mul.lo.s32 	%r7038, %r7037, 5;
	add.s32 	%r7039, %r7036, %r7038;
	cvt.u64.u16	%rd6552, %rs14;
	shl.b64 	%rd6553, %rd6552, 1;
	add.s64 	%rd6554, %rd6534, %rd6553;
	ld.u16 	%rs2033, [%rd6554];
	cvt.u32.u16	%r7040, %rs2033;
	add.s32 	%r7041, %r7039, %r7040;
	cvt.s64.s32	%rd6555, %r7041;
	shl.b64 	%rd6556, %rd6555, 2;
	add.s64 	%rd6557, %rd13, %rd6556;
	ld.f32 	%f1198, [%rd6557];
	ld.f32 	%f1199, [%SP+812];
	add.u64 	%rd6558, %SP, 1120;
	add.u64 	%rd6559, %SP, 1132;
	// Callseq Start 213
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6558;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6559;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6531;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1195;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1196;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1197;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1198;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1199;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 213
tmp1213:

BB46_406:
	.loc	1 407 1
	cvt.u32.u16	%r7042, %rs14;
	ld.u16 	%rs2034, [%SP+16];
	cvt.u32.u16	%r7043, %rs2034;
	mul.lo.s32 	%r7044, %r7043, 3;
	add.s32 	%r7045, %r7042, %r7044;
	cvt.s64.s32	%rd6560, %r7045;
	shl.b64 	%rd6561, %rd6560, 1;
	mov.u64 	%rd6562, cBoolModel;
	cvta.const.u64 	%rd6563, %rd6562;
	add.s64 	%rd6564, %rd6563, %rd6561;
	ld.u16 	%rs2035, [%rd6564];
	setp.ne.s16	%p402, %rs2035, 0;
	not.pred 	%p403, %p402;
	@%p403 bra 	BB46_408;
	bra.uni 	BB46_407;

BB46_407:
	.loc	1 407 1
tmp1214:
	cvt.ftz.f64.f32	%fd321, %f2216;
	add.f64 	%fd322, %fd321, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1200, %fd322;
	add.u64 	%rd6565, %SP, 780;
	add.s64 	%rd6566, %rd6565, 16;
	cvt.u32.u16	%r7046, %rs1;
	cvt.u32.u16	%r7047, %rs30;
	mul.lo.s32 	%r7048, %r7046, %r7047;
	ld.u16 	%rs2036, [%SP+42];
	cvt.u32.u16	%r7049, %rs2036;
	mul.lo.s32 	%r7050, %r7049, 6;
	add.s32 	%r7051, %r7048, %r7050;
	cvt.u64.u16	%rd6567, %rs14;
	mov.u64 	%rd6568, cSegToComp;
	cvta.const.u64 	%rd6569, %rd6568;
	shl.b64 	%rd6570, %rd6567, 1;
	add.s64 	%rd6571, %rd6569, %rd6570;
	ld.u16 	%rs2037, [%rd6571];
	cvt.u32.u16	%r7052, %rs2037;
	add.s32 	%r7053, %r7051, %r7052;
	cvt.s64.s32	%rd6572, %r7053;
	shl.b64 	%rd6573, %rd6572, 2;
	add.s64 	%rd6574, %rd13, %rd6573;
	ld.f32 	%f1201, [%rd6574];
	cvt.u32.u16	%r7054, %rs1;
	cvt.u32.u16	%r7055, %rs30;
	mul.lo.s32 	%r7056, %r7054, %r7055;
	ld.u16 	%rs2038, [%SP+42];
	cvt.u32.u16	%r7057, %rs2038;
	mul.lo.s32 	%r7058, %r7057, 7;
	add.s32 	%r7059, %r7056, %r7058;
	cvt.u64.u16	%rd6575, %rs14;
	shl.b64 	%rd6576, %rd6575, 1;
	add.s64 	%rd6577, %rd6569, %rd6576;
	ld.u16 	%rs2039, [%rd6577];
	cvt.u32.u16	%r7060, %rs2039;
	add.s32 	%r7061, %r7059, %r7060;
	cvt.s64.s32	%rd6578, %r7061;
	shl.b64 	%rd6579, %rd6578, 2;
	add.s64 	%rd6580, %rd13, %rd6579;
	ld.f32 	%f1202, [%rd6580];
	cvt.u32.u16	%r7062, %rs1;
	cvt.u32.u16	%r7063, %rs30;
	mul.lo.s32 	%r7064, %r7062, %r7063;
	ld.u16 	%rs2040, [%SP+42];
	cvt.u32.u16	%r7065, %rs2040;
	mul.lo.s32 	%r7066, %r7065, 8;
	add.s32 	%r7067, %r7064, %r7066;
	cvt.u64.u16	%rd6581, %rs14;
	shl.b64 	%rd6582, %rd6581, 1;
	add.s64 	%rd6583, %rd6569, %rd6582;
	ld.u16 	%rs2041, [%rd6583];
	cvt.u32.u16	%r7068, %rs2041;
	add.s32 	%r7069, %r7067, %r7068;
	cvt.s64.s32	%rd6584, %r7069;
	shl.b64 	%rd6585, %rd6584, 2;
	add.s64 	%rd6586, %rd13, %rd6585;
	ld.f32 	%f1203, [%rd6586];
	cvt.u32.u16	%r7070, %rs1;
	cvt.u32.u16	%r7071, %rs30;
	mul.lo.s32 	%r7072, %r7070, %r7071;
	ld.u16 	%rs2042, [%SP+42];
	cvt.u32.u16	%r7073, %rs2042;
	mul.lo.s32 	%r7074, %r7073, 9;
	add.s32 	%r7075, %r7072, %r7074;
	cvt.u64.u16	%rd6587, %rs14;
	shl.b64 	%rd6588, %rd6587, 1;
	add.s64 	%rd6589, %rd6569, %rd6588;
	ld.u16 	%rs2043, [%rd6589];
	cvt.u32.u16	%r7076, %rs2043;
	add.s32 	%r7077, %r7075, %r7076;
	cvt.s64.s32	%rd6590, %r7077;
	shl.b64 	%rd6591, %rd6590, 2;
	add.s64 	%rd6592, %rd13, %rd6591;
	ld.f32 	%f1204, [%rd6592];
	cvt.u32.u16	%r7078, %rs1;
	cvt.u32.u16	%r7079, %rs30;
	mul.lo.s32 	%r7080, %r7078, %r7079;
	ld.u16 	%rs2044, [%SP+42];
	cvt.u32.u16	%r7081, %rs2044;
	mul.lo.s32 	%r7082, %r7081, 10;
	add.s32 	%r7083, %r7080, %r7082;
	cvt.u64.u16	%rd6593, %rs14;
	shl.b64 	%rd6594, %rd6593, 1;
	add.s64 	%rd6595, %rd6569, %rd6594;
	ld.u16 	%rs2045, [%rd6595];
	cvt.u32.u16	%r7084, %rs2045;
	add.s32 	%r7085, %r7083, %r7084;
	cvt.s64.s32	%rd6596, %r7085;
	shl.b64 	%rd6597, %rd6596, 2;
	add.s64 	%rd6598, %rd13, %rd6597;
	ld.f32 	%f1205, [%rd6598];
	add.u64 	%rd6599, %SP, 1120;
	add.u64 	%rd6600, %SP, 1132;
	// Callseq Start 214
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6599;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6600;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6566;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1201;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1202;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1203;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1204;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1205;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 214
tmp1215:

BB46_408:
	.loc	1 407 1
	cvt.u32.u16	%r7086, %rs14;
	ld.u16 	%rs2046, [%SP+16];
	cvt.u32.u16	%r7087, %rs2046;
	mul.lo.s32 	%r7088, %r7087, 4;
	add.s32 	%r7089, %r7086, %r7088;
	cvt.s64.s32	%rd6601, %r7089;
	shl.b64 	%rd6602, %rd6601, 1;
	mov.u64 	%rd6603, cBoolModel;
	cvta.const.u64 	%rd6604, %rd6603;
	add.s64 	%rd6605, %rd6604, %rd6602;
	ld.u16 	%rs2047, [%rd6605];
	setp.ne.s16	%p404, %rs2047, 0;
	not.pred 	%p405, %p404;
	@%p405 bra 	BB46_410;
	bra.uni 	BB46_409;

BB46_409:
	.loc	1 407 1
tmp1216:
	cvt.ftz.f64.f32	%fd323, %f2216;
	add.f64 	%fd324, %fd323, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1206, %fd324;
	add.u64 	%rd6606, %SP, 780;
	add.s64 	%rd6607, %rd6606, 20;
	cvt.u32.u16	%r7090, %rs1;
	cvt.u32.u16	%r7091, %rs30;
	mul.lo.s32 	%r7092, %r7090, %r7091;
	ld.u16 	%rs2048, [%SP+42];
	cvt.u32.u16	%r7093, %rs2048;
	mul.lo.s32 	%r7094, %r7093, 11;
	add.s32 	%r7095, %r7092, %r7094;
	cvt.u64.u16	%rd6608, %rs14;
	mov.u64 	%rd6609, cSegToComp;
	cvta.const.u64 	%rd6610, %rd6609;
	shl.b64 	%rd6611, %rd6608, 1;
	add.s64 	%rd6612, %rd6610, %rd6611;
	ld.u16 	%rs2049, [%rd6612];
	cvt.u32.u16	%r7096, %rs2049;
	add.s32 	%r7097, %r7095, %r7096;
	cvt.s64.s32	%rd6613, %r7097;
	shl.b64 	%rd6614, %rd6613, 2;
	add.s64 	%rd6615, %rd13, %rd6614;
	ld.f32 	%f1207, [%rd6615];
	cvt.u32.u16	%r7098, %rs1;
	cvt.u32.u16	%r7099, %rs30;
	mul.lo.s32 	%r7100, %r7098, %r7099;
	ld.u16 	%rs2050, [%SP+42];
	cvt.u32.u16	%r7101, %rs2050;
	mul.lo.s32 	%r7102, %r7101, 12;
	add.s32 	%r7103, %r7100, %r7102;
	cvt.u64.u16	%rd6616, %rs14;
	shl.b64 	%rd6617, %rd6616, 1;
	add.s64 	%rd6618, %rd6610, %rd6617;
	ld.u16 	%rs2051, [%rd6618];
	cvt.u32.u16	%r7104, %rs2051;
	add.s32 	%r7105, %r7103, %r7104;
	cvt.s64.s32	%rd6619, %r7105;
	shl.b64 	%rd6620, %rd6619, 2;
	add.s64 	%rd6621, %rd13, %rd6620;
	ld.f32 	%f1208, [%rd6621];
	cvt.u32.u16	%r7106, %rs1;
	cvt.u32.u16	%r7107, %rs30;
	mul.lo.s32 	%r7108, %r7106, %r7107;
	ld.u16 	%rs2052, [%SP+42];
	cvt.u32.u16	%r7109, %rs2052;
	mul.lo.s32 	%r7110, %r7109, 13;
	add.s32 	%r7111, %r7108, %r7110;
	cvt.u64.u16	%rd6622, %rs14;
	shl.b64 	%rd6623, %rd6622, 1;
	add.s64 	%rd6624, %rd6610, %rd6623;
	ld.u16 	%rs2053, [%rd6624];
	cvt.u32.u16	%r7112, %rs2053;
	add.s32 	%r7113, %r7111, %r7112;
	cvt.s64.s32	%rd6625, %r7113;
	shl.b64 	%rd6626, %rd6625, 2;
	add.s64 	%rd6627, %rd13, %rd6626;
	ld.f32 	%f1209, [%rd6627];
	cvt.u32.u16	%r7114, %rs1;
	cvt.u32.u16	%r7115, %rs30;
	mul.lo.s32 	%r7116, %r7114, %r7115;
	ld.u16 	%rs2054, [%SP+42];
	cvt.u32.u16	%r7117, %rs2054;
	mul.lo.s32 	%r7118, %r7117, 14;
	add.s32 	%r7119, %r7116, %r7118;
	cvt.u64.u16	%rd6628, %rs14;
	shl.b64 	%rd6629, %rd6628, 1;
	add.s64 	%rd6630, %rd6610, %rd6629;
	ld.u16 	%rs2055, [%rd6630];
	cvt.u32.u16	%r7120, %rs2055;
	add.s32 	%r7121, %r7119, %r7120;
	cvt.s64.s32	%rd6631, %r7121;
	shl.b64 	%rd6632, %rd6631, 2;
	add.s64 	%rd6633, %rd13, %rd6632;
	ld.f32 	%f1210, [%rd6633];
	cvt.u32.u16	%r7122, %rs1;
	cvt.u32.u16	%r7123, %rs30;
	mul.lo.s32 	%r7124, %r7122, %r7123;
	ld.u16 	%rs2056, [%SP+42];
	cvt.u32.u16	%r7125, %rs2056;
	mul.lo.s32 	%r7126, %r7125, 15;
	add.s32 	%r7127, %r7124, %r7126;
	cvt.u64.u16	%rd6634, %rs14;
	shl.b64 	%rd6635, %rd6634, 1;
	add.s64 	%rd6636, %rd6610, %rd6635;
	ld.u16 	%rs2057, [%rd6636];
	cvt.u32.u16	%r7128, %rs2057;
	add.s32 	%r7129, %r7127, %r7128;
	cvt.s64.s32	%rd6637, %r7129;
	shl.b64 	%rd6638, %rd6637, 2;
	add.s64 	%rd6639, %rd13, %rd6638;
	ld.f32 	%f1211, [%rd6639];
	add.u64 	%rd6640, %SP, 1120;
	add.u64 	%rd6641, %SP, 1132;
	// Callseq Start 215
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6640;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6641;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6607;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1207;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1208;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1209;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1210;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1211;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 215
tmp1217:

BB46_410:
	.loc	1 407 1
	cvt.u32.u16	%r7130, %rs14;
	ld.u16 	%rs2058, [%SP+16];
	cvt.u32.u16	%r7131, %rs2058;
	mul.lo.s32 	%r7132, %r7131, 5;
	add.s32 	%r7133, %r7130, %r7132;
	cvt.s64.s32	%rd6642, %r7133;
	shl.b64 	%rd6643, %rd6642, 1;
	mov.u64 	%rd6644, cBoolModel;
	cvta.const.u64 	%rd6645, %rd6644;
	add.s64 	%rd6646, %rd6645, %rd6643;
	ld.u16 	%rs2059, [%rd6646];
	setp.ne.s16	%p406, %rs2059, 0;
	not.pred 	%p407, %p406;
	@%p407 bra 	BB46_412;
	bra.uni 	BB46_411;

BB46_411:
	.loc	1 407 1
tmp1218:
	cvt.ftz.f64.f32	%fd325, %f2216;
	add.f64 	%fd326, %fd325, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1212, %fd326;
	add.u64 	%rd6647, %SP, 780;
	add.s64 	%rd6648, %rd6647, 24;
	add.s64 	%rd6649, %rd6647, 28;
	cvt.u32.u16	%r7134, %rs1;
	cvt.u32.u16	%r7135, %rs30;
	mul.lo.s32 	%r7136, %r7134, %r7135;
	ld.u16 	%rs2060, [%SP+42];
	cvt.u32.u16	%r7137, %rs2060;
	mul.lo.s32 	%r7138, %r7137, 16;
	add.s32 	%r7139, %r7136, %r7138;
	cvt.u64.u16	%rd6650, %rs14;
	mov.u64 	%rd6651, cSegToComp;
	cvta.const.u64 	%rd6652, %rd6651;
	shl.b64 	%rd6653, %rd6650, 1;
	add.s64 	%rd6654, %rd6652, %rd6653;
	ld.u16 	%rs2061, [%rd6654];
	cvt.u32.u16	%r7140, %rs2061;
	add.s32 	%r7141, %r7139, %r7140;
	cvt.s64.s32	%rd6655, %r7141;
	shl.b64 	%rd6656, %rd6655, 2;
	add.s64 	%rd6657, %rd13, %rd6656;
	ld.f32 	%f1213, [%rd6657];
	cvt.u32.u16	%r7142, %rs1;
	cvt.u32.u16	%r7143, %rs30;
	mul.lo.s32 	%r7144, %r7142, %r7143;
	ld.u16 	%rs2062, [%SP+42];
	cvt.u32.u16	%r7145, %rs2062;
	mul.lo.s32 	%r7146, %r7145, 17;
	add.s32 	%r7147, %r7144, %r7146;
	cvt.u64.u16	%rd6658, %rs14;
	shl.b64 	%rd6659, %rd6658, 1;
	add.s64 	%rd6660, %rd6652, %rd6659;
	ld.u16 	%rs2063, [%rd6660];
	cvt.u32.u16	%r7148, %rs2063;
	add.s32 	%r7149, %r7147, %r7148;
	cvt.s64.s32	%rd6661, %r7149;
	shl.b64 	%rd6662, %rd6661, 2;
	add.s64 	%rd6663, %rd13, %rd6662;
	ld.f32 	%f1214, [%rd6663];
	cvt.u32.u16	%r7150, %rs1;
	cvt.u32.u16	%r7151, %rs30;
	mul.lo.s32 	%r7152, %r7150, %r7151;
	ld.u16 	%rs2064, [%SP+42];
	cvt.u32.u16	%r7153, %rs2064;
	mul.lo.s32 	%r7154, %r7153, 18;
	add.s32 	%r7155, %r7152, %r7154;
	cvt.u64.u16	%rd6664, %rs14;
	shl.b64 	%rd6665, %rd6664, 1;
	add.s64 	%rd6666, %rd6652, %rd6665;
	ld.u16 	%rs2065, [%rd6666];
	cvt.u32.u16	%r7156, %rs2065;
	add.s32 	%r7157, %r7155, %r7156;
	cvt.s64.s32	%rd6667, %r7157;
	shl.b64 	%rd6668, %rd6667, 2;
	add.s64 	%rd6669, %rd13, %rd6668;
	ld.f32 	%f1215, [%rd6669];
	cvt.u32.u16	%r7158, %rs1;
	cvt.u32.u16	%r7159, %rs30;
	mul.lo.s32 	%r7160, %r7158, %r7159;
	ld.u16 	%rs2066, [%SP+42];
	cvt.u32.u16	%r7161, %rs2066;
	mul.lo.s32 	%r7162, %r7161, 19;
	add.s32 	%r7163, %r7160, %r7162;
	cvt.u64.u16	%rd6670, %rs14;
	shl.b64 	%rd6671, %rd6670, 1;
	add.s64 	%rd6672, %rd6652, %rd6671;
	ld.u16 	%rs2067, [%rd6672];
	cvt.u32.u16	%r7164, %rs2067;
	add.s32 	%r7165, %r7163, %r7164;
	cvt.s64.s32	%rd6673, %r7165;
	shl.b64 	%rd6674, %rd6673, 2;
	add.s64 	%rd6675, %rd13, %rd6674;
	ld.f32 	%f1216, [%rd6675];
	cvt.u32.u16	%r7166, %rs1;
	cvt.u32.u16	%r7167, %rs30;
	mul.lo.s32 	%r7168, %r7166, %r7167;
	ld.u16 	%rs2068, [%SP+42];
	cvt.u32.u16	%r7169, %rs2068;
	mul.lo.s32 	%r7170, %r7169, 20;
	add.s32 	%r7171, %r7168, %r7170;
	cvt.u64.u16	%rd6676, %rs14;
	shl.b64 	%rd6677, %rd6676, 1;
	add.s64 	%rd6678, %rd6652, %rd6677;
	ld.u16 	%rs2069, [%rd6678];
	cvt.u32.u16	%r7172, %rs2069;
	add.s32 	%r7173, %r7171, %r7172;
	cvt.s64.s32	%rd6679, %r7173;
	shl.b64 	%rd6680, %rd6679, 2;
	add.s64 	%rd6681, %rd13, %rd6680;
	ld.f32 	%f1217, [%rd6681];
	cvt.u32.u16	%r7174, %rs1;
	cvt.u32.u16	%r7175, %rs30;
	mul.lo.s32 	%r7176, %r7174, %r7175;
	ld.u16 	%rs2070, [%SP+42];
	cvt.u32.u16	%r7177, %rs2070;
	mul.lo.s32 	%r7178, %r7177, 21;
	add.s32 	%r7179, %r7176, %r7178;
	cvt.u64.u16	%rd6682, %rs14;
	shl.b64 	%rd6683, %rd6682, 1;
	add.s64 	%rd6684, %rd6652, %rd6683;
	ld.u16 	%rs2071, [%rd6684];
	cvt.u32.u16	%r7180, %rs2071;
	add.s32 	%r7181, %r7179, %r7180;
	cvt.s64.s32	%rd6685, %r7181;
	shl.b64 	%rd6686, %rd6685, 2;
	add.s64 	%rd6687, %rd13, %rd6686;
	ld.f32 	%f1218, [%rd6687];
	cvt.u32.u16	%r7182, %rs1;
	cvt.u32.u16	%r7183, %rs30;
	mul.lo.s32 	%r7184, %r7182, %r7183;
	ld.u16 	%rs2072, [%SP+42];
	cvt.u32.u16	%r7185, %rs2072;
	mul.lo.s32 	%r7186, %r7185, 22;
	add.s32 	%r7187, %r7184, %r7186;
	cvt.u64.u16	%rd6688, %rs14;
	shl.b64 	%rd6689, %rd6688, 1;
	add.s64 	%rd6690, %rd6652, %rd6689;
	ld.u16 	%rs2073, [%rd6690];
	cvt.u32.u16	%r7188, %rs2073;
	add.s32 	%r7189, %r7187, %r7188;
	cvt.s64.s32	%rd6691, %r7189;
	shl.b64 	%rd6692, %rd6691, 2;
	add.s64 	%rd6693, %rd13, %rd6692;
	ld.f32 	%f1219, [%rd6693];
	cvt.u32.u16	%r7190, %rs1;
	cvt.u32.u16	%r7191, %rs30;
	mul.lo.s32 	%r7192, %r7190, %r7191;
	ld.u16 	%rs2074, [%SP+42];
	cvt.u32.u16	%r7193, %rs2074;
	mul.lo.s32 	%r7194, %r7193, 23;
	add.s32 	%r7195, %r7192, %r7194;
	cvt.u64.u16	%rd6694, %rs14;
	shl.b64 	%rd6695, %rd6694, 1;
	add.s64 	%rd6696, %rd6652, %rd6695;
	ld.u16 	%rs2075, [%rd6696];
	cvt.u32.u16	%r7196, %rs2075;
	add.s32 	%r7197, %r7195, %r7196;
	cvt.s64.s32	%rd6697, %r7197;
	shl.b64 	%rd6698, %rd6697, 2;
	add.s64 	%rd6699, %rd13, %rd6698;
	ld.f32 	%f1220, [%rd6699];
	cvt.u32.u16	%r7198, %rs1;
	cvt.u32.u16	%r7199, %rs30;
	mul.lo.s32 	%r7200, %r7198, %r7199;
	ld.u16 	%rs2076, [%SP+42];
	cvt.u32.u16	%r7201, %rs2076;
	mul.lo.s32 	%r7202, %r7201, 24;
	add.s32 	%r7203, %r7200, %r7202;
	cvt.u64.u16	%rd6700, %rs14;
	shl.b64 	%rd6701, %rd6700, 1;
	add.s64 	%rd6702, %rd6652, %rd6701;
	ld.u16 	%rs2077, [%rd6702];
	cvt.u32.u16	%r7204, %rs2077;
	add.s32 	%r7205, %r7203, %r7204;
	cvt.s64.s32	%rd6703, %r7205;
	shl.b64 	%rd6704, %rd6703, 2;
	add.s64 	%rd6705, %rd13, %rd6704;
	ld.f32 	%f1221, [%rd6705];
	cvt.u32.u16	%r7206, %rs1;
	cvt.u32.u16	%r7207, %rs30;
	mul.lo.s32 	%r7208, %r7206, %r7207;
	ld.u16 	%rs2078, [%SP+42];
	cvt.u32.u16	%r7209, %rs2078;
	mul.lo.s32 	%r7210, %r7209, 25;
	add.s32 	%r7211, %r7208, %r7210;
	cvt.u64.u16	%rd6706, %rs14;
	shl.b64 	%rd6707, %rd6706, 1;
	add.s64 	%rd6708, %rd6652, %rd6707;
	ld.u16 	%rs2079, [%rd6708];
	cvt.u32.u16	%r7212, %rs2079;
	add.s32 	%r7213, %r7211, %r7212;
	cvt.s64.s32	%rd6709, %r7213;
	shl.b64 	%rd6710, %rd6709, 2;
	add.s64 	%rd6711, %rd13, %rd6710;
	ld.f32 	%f1222, [%rd6711];
	cvt.u32.u16	%r7214, %rs1;
	cvt.u32.u16	%r7215, %rs30;
	mul.lo.s32 	%r7216, %r7214, %r7215;
	ld.u16 	%rs2080, [%SP+42];
	cvt.u32.u16	%r7217, %rs2080;
	mul.lo.s32 	%r7218, %r7217, 26;
	add.s32 	%r7219, %r7216, %r7218;
	cvt.u64.u16	%rd6712, %rs14;
	shl.b64 	%rd6713, %rd6712, 1;
	add.s64 	%rd6714, %rd6652, %rd6713;
	ld.u16 	%rs2081, [%rd6714];
	cvt.u32.u16	%r7220, %rs2081;
	add.s32 	%r7221, %r7219, %r7220;
	cvt.s64.s32	%rd6715, %r7221;
	shl.b64 	%rd6716, %rd6715, 2;
	add.s64 	%rd6717, %rd13, %rd6716;
	ld.f32 	%f1223, [%rd6717];
	cvt.u32.u16	%r7222, %rs1;
	cvt.u32.u16	%r7223, %rs30;
	mul.lo.s32 	%r7224, %r7222, %r7223;
	ld.u16 	%rs2082, [%SP+42];
	cvt.u32.u16	%r7225, %rs2082;
	mul.lo.s32 	%r7226, %r7225, 27;
	add.s32 	%r7227, %r7224, %r7226;
	cvt.u64.u16	%rd6718, %rs14;
	shl.b64 	%rd6719, %rd6718, 1;
	add.s64 	%rd6720, %rd6652, %rd6719;
	ld.u16 	%rs2083, [%rd6720];
	cvt.u32.u16	%r7228, %rs2083;
	add.s32 	%r7229, %r7227, %r7228;
	cvt.s64.s32	%rd6721, %r7229;
	shl.b64 	%rd6722, %rd6721, 2;
	add.s64 	%rd6723, %rd13, %rd6722;
	ld.f32 	%f1224, [%rd6723];
	add.u64 	%rd6724, %SP, 1120;
	add.u64 	%rd6725, %SP, 1132;
	// Callseq Start 216
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6724;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6725;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6648;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6649;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1213;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1214;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1215;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1216;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1217;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1218;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1219;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1220;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1221;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1222;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1223;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1224;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 216
tmp1219:

BB46_412:
	.loc	1 407 1
	cvt.u32.u16	%r7230, %rs14;
	ld.u16 	%rs2084, [%SP+16];
	cvt.u32.u16	%r7231, %rs2084;
	mul.lo.s32 	%r7232, %r7231, 6;
	add.s32 	%r7233, %r7230, %r7232;
	cvt.s64.s32	%rd6726, %r7233;
	shl.b64 	%rd6727, %rd6726, 1;
	mov.u64 	%rd6728, cBoolModel;
	cvta.const.u64 	%rd6729, %rd6728;
	add.s64 	%rd6730, %rd6729, %rd6727;
	ld.u16 	%rs2085, [%rd6730];
	setp.ne.s16	%p408, %rs2085, 0;
	not.pred 	%p409, %p408;
	@%p409 bra 	BB46_414;
	bra.uni 	BB46_413;

BB46_413:
	.loc	1 407 1
tmp1220:
	cvt.ftz.f64.f32	%fd327, %f2216;
	add.f64 	%fd328, %fd327, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1225, %fd328;
	cvt.u32.u16	%r7234, %rs1;
	cvt.u32.u16	%r7235, %rs30;
	mul.lo.s32 	%r7236, %r7234, %r7235;
	ld.u16 	%rs2086, [%SP+42];
	cvt.u32.u16	%r7237, %rs2086;
	mul.lo.s32 	%r7238, %r7237, 28;
	add.s32 	%r7239, %r7236, %r7238;
	cvt.u64.u16	%rd6731, %rs14;
	mov.u64 	%rd6732, cSegToComp;
	cvta.const.u64 	%rd6733, %rd6732;
	shl.b64 	%rd6734, %rd6731, 1;
	add.s64 	%rd6735, %rd6733, %rd6734;
	ld.u16 	%rs2087, [%rd6735];
	cvt.u32.u16	%r7240, %rs2087;
	add.s32 	%r7241, %r7239, %r7240;
	cvt.s64.s32	%rd6736, %r7241;
	shl.b64 	%rd6737, %rd6736, 2;
	add.s64 	%rd6738, %rd13, %rd6737;
	ld.f32 	%f1226, [%rd6738];
	cvt.u32.u16	%r7242, %rs1;
	cvt.u32.u16	%r7243, %rs30;
	mul.lo.s32 	%r7244, %r7242, %r7243;
	ld.u16 	%rs2088, [%SP+42];
	cvt.u32.u16	%r7245, %rs2088;
	mul.lo.s32 	%r7246, %r7245, 29;
	add.s32 	%r7247, %r7244, %r7246;
	cvt.u64.u16	%rd6739, %rs14;
	shl.b64 	%rd6740, %rd6739, 1;
	add.s64 	%rd6741, %rd6733, %rd6740;
	ld.u16 	%rs2089, [%rd6741];
	cvt.u32.u16	%r7248, %rs2089;
	add.s32 	%r7249, %r7247, %r7248;
	cvt.s64.s32	%rd6742, %r7249;
	shl.b64 	%rd6743, %rd6742, 2;
	add.s64 	%rd6744, %rd13, %rd6743;
	ld.f32 	%f1227, [%rd6744];
	add.u64 	%rd6745, %SP, 1120;
	add.u64 	%rd6746, %SP, 1132;
	// Callseq Start 217
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6745;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6746;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1225;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1226;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1227;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 217
tmp1221:

BB46_414:
	.loc	1 408 1
	cvt.u32.u16	%r7250, %rs2;
	ld.u16 	%rs2090, [%SP+16];
	cvt.u32.u16	%r7251, %rs2090;
	mul.lo.s32 	%r7252, %r7251, 0;
	add.s32 	%r7253, %r7250, %r7252;
	cvt.s64.s32	%rd6747, %r7253;
	shl.b64 	%rd6748, %rd6747, 1;
	mov.u64 	%rd6749, cBoolModel;
	cvta.const.u64 	%rd6750, %rd6749;
	add.s64 	%rd6751, %rd6750, %rd6748;
	ld.u16 	%rs2091, [%rd6751];
	setp.ne.s16	%p410, %rs2091, 0;
	not.pred 	%p411, %p410;
	@%p411 bra 	BB46_416;
	bra.uni 	BB46_415;

BB46_415:
	add.u64 	%rd6752, %SP, 300;
	.loc	1 408 1
tmp1222:
	add.s64 	%rd6753, %rd6752, 4;
	cvt.u32.u16	%r7254, %rs1;
	cvt.u32.u16	%r7255, %rs30;
	mul.lo.s32 	%r7256, %r7254, %r7255;
	ld.u16 	%rs2092, [%SP+42];
	cvt.u32.u16	%r7257, %rs2092;
	mul.lo.s32 	%r7258, %r7257, 0;
	add.s32 	%r7259, %r7256, %r7258;
	cvt.u64.u16	%rd6754, %rs2;
	mov.u64 	%rd6755, cSegToComp;
	cvta.const.u64 	%rd6756, %rd6755;
	shl.b64 	%rd6757, %rd6754, 1;
	add.s64 	%rd6758, %rd6756, %rd6757;
	ld.u16 	%rs2093, [%rd6758];
	cvt.u32.u16	%r7260, %rs2093;
	add.s32 	%r7261, %r7259, %r7260;
	cvt.s64.s32	%rd6759, %r7261;
	shl.b64 	%rd6760, %rd6759, 2;
	add.s64 	%rd6761, %rd13, %rd6760;
	ld.f32 	%f1228, [%rd6761];
	cvt.u32.u16	%r7262, %rs1;
	cvt.u32.u16	%r7263, %rs30;
	mul.lo.s32 	%r7264, %r7262, %r7263;
	ld.u16 	%rs2094, [%SP+42];
	cvt.u32.u16	%r7265, %rs2094;
	mul.lo.s32 	%r7266, %r7265, 1;
	add.s32 	%r7267, %r7264, %r7266;
	cvt.u64.u16	%rd6762, %rs2;
	shl.b64 	%rd6763, %rd6762, 1;
	add.s64 	%rd6764, %rd6756, %rd6763;
	ld.u16 	%rs2095, [%rd6764];
	cvt.u32.u16	%r7268, %rs2095;
	add.s32 	%r7269, %r7267, %r7268;
	cvt.s64.s32	%rd6765, %r7269;
	shl.b64 	%rd6766, %rd6765, 2;
	add.s64 	%rd6767, %rd13, %rd6766;
	ld.f32 	%f1229, [%rd6767];
	ld.f32 	%f1230, [%SP+332];
	add.s64 	%rd6768, %rd6752, 36;
	add.u64 	%rd6769, %SP, 824;
	add.u64 	%rd6770, %SP, 840;
	// Callseq Start 218
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6769;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6770;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6752;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6753;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1228;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1229;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1230;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6768;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 218
tmp1223:

BB46_416:
	.loc	1 408 1
	cvt.u32.u16	%r7270, %rs2;
	ld.u16 	%rs2096, [%SP+16];
	cvt.u32.u16	%r7271, %rs2096;
	mul.lo.s32 	%r7272, %r7271, 1;
	add.s32 	%r7273, %r7270, %r7272;
	cvt.s64.s32	%rd6771, %r7273;
	shl.b64 	%rd6772, %rd6771, 1;
	mov.u64 	%rd6773, cBoolModel;
	cvta.const.u64 	%rd6774, %rd6773;
	add.s64 	%rd6775, %rd6774, %rd6772;
	ld.u16 	%rs2097, [%rd6775];
	setp.ne.s16	%p412, %rs2097, 0;
	not.pred 	%p413, %p412;
	@%p413 bra 	BB46_418;
	bra.uni 	BB46_417;

BB46_417:
	add.u64 	%rd6776, %SP, 300;
	.loc	1 408 1
tmp1224:
	add.s64 	%rd6777, %rd6776, 8;
	ld.f32 	%f1231, [%SP+336];
	add.s64 	%rd6778, %rd6776, 32;
	add.u64 	%rd6779, %SP, 824;
	add.u64 	%rd6780, %SP, 840;
	// Callseq Start 219
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6779;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6780;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6777;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1231;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6778;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 219
tmp1225:

BB46_418:
	.loc	1 408 1
	cvt.u32.u16	%r7274, %rs2;
	ld.u16 	%rs2098, [%SP+16];
	cvt.u32.u16	%r7275, %rs2098;
	mul.lo.s32 	%r7276, %r7275, 2;
	add.s32 	%r7277, %r7274, %r7276;
	cvt.s64.s32	%rd6781, %r7277;
	shl.b64 	%rd6782, %rd6781, 1;
	mov.u64 	%rd6783, cBoolModel;
	cvta.const.u64 	%rd6784, %rd6783;
	add.s64 	%rd6785, %rd6784, %rd6782;
	ld.u16 	%rs2099, [%rd6785];
	setp.ne.s16	%p414, %rs2099, 0;
	not.pred 	%p415, %p414;
	@%p415 bra 	BB46_420;
	bra.uni 	BB46_419;

BB46_419:
	add.u64 	%rd6786, %SP, 300;
	.loc	1 408 1
tmp1226:
	add.s64 	%rd6787, %rd6786, 12;
	cvt.u32.u16	%r7278, %rs1;
	cvt.u32.u16	%r7279, %rs30;
	mul.lo.s32 	%r7280, %r7278, %r7279;
	ld.u16 	%rs2100, [%SP+42];
	cvt.u32.u16	%r7281, %rs2100;
	mul.lo.s32 	%r7282, %r7281, 2;
	add.s32 	%r7283, %r7280, %r7282;
	cvt.u64.u16	%rd6788, %rs2;
	mov.u64 	%rd6789, cSegToComp;
	cvta.const.u64 	%rd6790, %rd6789;
	shl.b64 	%rd6791, %rd6788, 1;
	add.s64 	%rd6792, %rd6790, %rd6791;
	ld.u16 	%rs2101, [%rd6792];
	cvt.u32.u16	%r7284, %rs2101;
	add.s32 	%r7285, %r7283, %r7284;
	cvt.s64.s32	%rd6793, %r7285;
	shl.b64 	%rd6794, %rd6793, 2;
	add.s64 	%rd6795, %rd13, %rd6794;
	ld.f32 	%f1232, [%rd6795];
	cvt.u32.u16	%r7286, %rs1;
	cvt.u32.u16	%r7287, %rs30;
	mul.lo.s32 	%r7288, %r7286, %r7287;
	ld.u16 	%rs2102, [%SP+42];
	cvt.u32.u16	%r7289, %rs2102;
	mul.lo.s32 	%r7290, %r7289, 3;
	add.s32 	%r7291, %r7288, %r7290;
	cvt.u64.u16	%rd6796, %rs2;
	shl.b64 	%rd6797, %rd6796, 1;
	add.s64 	%rd6798, %rd6790, %rd6797;
	ld.u16 	%rs2103, [%rd6798];
	cvt.u32.u16	%r7292, %rs2103;
	add.s32 	%r7293, %r7291, %r7292;
	cvt.s64.s32	%rd6799, %r7293;
	shl.b64 	%rd6800, %rd6799, 2;
	add.s64 	%rd6801, %rd13, %rd6800;
	ld.f32 	%f1233, [%rd6801];
	cvt.u32.u16	%r7294, %rs1;
	cvt.u32.u16	%r7295, %rs30;
	mul.lo.s32 	%r7296, %r7294, %r7295;
	ld.u16 	%rs2104, [%SP+42];
	cvt.u32.u16	%r7297, %rs2104;
	mul.lo.s32 	%r7298, %r7297, 4;
	add.s32 	%r7299, %r7296, %r7298;
	cvt.u64.u16	%rd6802, %rs2;
	shl.b64 	%rd6803, %rd6802, 1;
	add.s64 	%rd6804, %rd6790, %rd6803;
	ld.u16 	%rs2105, [%rd6804];
	cvt.u32.u16	%r7300, %rs2105;
	add.s32 	%r7301, %r7299, %r7300;
	cvt.s64.s32	%rd6805, %r7301;
	shl.b64 	%rd6806, %rd6805, 2;
	add.s64 	%rd6807, %rd13, %rd6806;
	ld.f32 	%f1234, [%rd6807];
	cvt.u32.u16	%r7302, %rs1;
	cvt.u32.u16	%r7303, %rs30;
	mul.lo.s32 	%r7304, %r7302, %r7303;
	ld.u16 	%rs2106, [%SP+42];
	cvt.u32.u16	%r7305, %rs2106;
	mul.lo.s32 	%r7306, %r7305, 5;
	add.s32 	%r7307, %r7304, %r7306;
	cvt.u64.u16	%rd6808, %rs2;
	shl.b64 	%rd6809, %rd6808, 1;
	add.s64 	%rd6810, %rd6790, %rd6809;
	ld.u16 	%rs2107, [%rd6810];
	cvt.u32.u16	%r7308, %rs2107;
	add.s32 	%r7309, %r7307, %r7308;
	cvt.s64.s32	%rd6811, %r7309;
	shl.b64 	%rd6812, %rd6811, 2;
	add.s64 	%rd6813, %rd13, %rd6812;
	ld.f32 	%f1235, [%rd6813];
	ld.f32 	%f1236, [%SP+332];
	add.u64 	%rd6814, %SP, 824;
	add.u64 	%rd6815, %SP, 840;
	// Callseq Start 220
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6814;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6815;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6787;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1232;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1233;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1234;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1235;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1236;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 220
tmp1227:

BB46_420:
	.loc	1 408 1
	cvt.u32.u16	%r7310, %rs2;
	ld.u16 	%rs2108, [%SP+16];
	cvt.u32.u16	%r7311, %rs2108;
	mul.lo.s32 	%r7312, %r7311, 3;
	add.s32 	%r7313, %r7310, %r7312;
	cvt.s64.s32	%rd6816, %r7313;
	shl.b64 	%rd6817, %rd6816, 1;
	mov.u64 	%rd6818, cBoolModel;
	cvta.const.u64 	%rd6819, %rd6818;
	add.s64 	%rd6820, %rd6819, %rd6817;
	ld.u16 	%rs2109, [%rd6820];
	setp.ne.s16	%p416, %rs2109, 0;
	not.pred 	%p417, %p416;
	@%p417 bra 	BB46_422;
	bra.uni 	BB46_421;

BB46_421:
	add.u64 	%rd6821, %SP, 300;
	.loc	1 408 1
tmp1228:
	add.s64 	%rd6822, %rd6821, 16;
	cvt.u32.u16	%r7314, %rs1;
	cvt.u32.u16	%r7315, %rs30;
	mul.lo.s32 	%r7316, %r7314, %r7315;
	ld.u16 	%rs2110, [%SP+42];
	cvt.u32.u16	%r7317, %rs2110;
	mul.lo.s32 	%r7318, %r7317, 6;
	add.s32 	%r7319, %r7316, %r7318;
	cvt.u64.u16	%rd6823, %rs2;
	mov.u64 	%rd6824, cSegToComp;
	cvta.const.u64 	%rd6825, %rd6824;
	shl.b64 	%rd6826, %rd6823, 1;
	add.s64 	%rd6827, %rd6825, %rd6826;
	ld.u16 	%rs2111, [%rd6827];
	cvt.u32.u16	%r7320, %rs2111;
	add.s32 	%r7321, %r7319, %r7320;
	cvt.s64.s32	%rd6828, %r7321;
	shl.b64 	%rd6829, %rd6828, 2;
	add.s64 	%rd6830, %rd13, %rd6829;
	ld.f32 	%f1237, [%rd6830];
	cvt.u32.u16	%r7322, %rs1;
	cvt.u32.u16	%r7323, %rs30;
	mul.lo.s32 	%r7324, %r7322, %r7323;
	ld.u16 	%rs2112, [%SP+42];
	cvt.u32.u16	%r7325, %rs2112;
	mul.lo.s32 	%r7326, %r7325, 7;
	add.s32 	%r7327, %r7324, %r7326;
	cvt.u64.u16	%rd6831, %rs2;
	shl.b64 	%rd6832, %rd6831, 1;
	add.s64 	%rd6833, %rd6825, %rd6832;
	ld.u16 	%rs2113, [%rd6833];
	cvt.u32.u16	%r7328, %rs2113;
	add.s32 	%r7329, %r7327, %r7328;
	cvt.s64.s32	%rd6834, %r7329;
	shl.b64 	%rd6835, %rd6834, 2;
	add.s64 	%rd6836, %rd13, %rd6835;
	ld.f32 	%f1238, [%rd6836];
	cvt.u32.u16	%r7330, %rs1;
	cvt.u32.u16	%r7331, %rs30;
	mul.lo.s32 	%r7332, %r7330, %r7331;
	ld.u16 	%rs2114, [%SP+42];
	cvt.u32.u16	%r7333, %rs2114;
	mul.lo.s32 	%r7334, %r7333, 8;
	add.s32 	%r7335, %r7332, %r7334;
	cvt.u64.u16	%rd6837, %rs2;
	shl.b64 	%rd6838, %rd6837, 1;
	add.s64 	%rd6839, %rd6825, %rd6838;
	ld.u16 	%rs2115, [%rd6839];
	cvt.u32.u16	%r7336, %rs2115;
	add.s32 	%r7337, %r7335, %r7336;
	cvt.s64.s32	%rd6840, %r7337;
	shl.b64 	%rd6841, %rd6840, 2;
	add.s64 	%rd6842, %rd13, %rd6841;
	ld.f32 	%f1239, [%rd6842];
	cvt.u32.u16	%r7338, %rs1;
	cvt.u32.u16	%r7339, %rs30;
	mul.lo.s32 	%r7340, %r7338, %r7339;
	ld.u16 	%rs2116, [%SP+42];
	cvt.u32.u16	%r7341, %rs2116;
	mul.lo.s32 	%r7342, %r7341, 9;
	add.s32 	%r7343, %r7340, %r7342;
	cvt.u64.u16	%rd6843, %rs2;
	shl.b64 	%rd6844, %rd6843, 1;
	add.s64 	%rd6845, %rd6825, %rd6844;
	ld.u16 	%rs2117, [%rd6845];
	cvt.u32.u16	%r7344, %rs2117;
	add.s32 	%r7345, %r7343, %r7344;
	cvt.s64.s32	%rd6846, %r7345;
	shl.b64 	%rd6847, %rd6846, 2;
	add.s64 	%rd6848, %rd13, %rd6847;
	ld.f32 	%f1240, [%rd6848];
	cvt.u32.u16	%r7346, %rs1;
	cvt.u32.u16	%r7347, %rs30;
	mul.lo.s32 	%r7348, %r7346, %r7347;
	ld.u16 	%rs2118, [%SP+42];
	cvt.u32.u16	%r7349, %rs2118;
	mul.lo.s32 	%r7350, %r7349, 10;
	add.s32 	%r7351, %r7348, %r7350;
	cvt.u64.u16	%rd6849, %rs2;
	shl.b64 	%rd6850, %rd6849, 1;
	add.s64 	%rd6851, %rd6825, %rd6850;
	ld.u16 	%rs2119, [%rd6851];
	cvt.u32.u16	%r7352, %rs2119;
	add.s32 	%r7353, %r7351, %r7352;
	cvt.s64.s32	%rd6852, %r7353;
	shl.b64 	%rd6853, %rd6852, 2;
	add.s64 	%rd6854, %rd13, %rd6853;
	ld.f32 	%f1241, [%rd6854];
	add.u64 	%rd6855, %SP, 824;
	add.u64 	%rd6856, %SP, 840;
	// Callseq Start 221
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6855;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6856;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6822;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1237;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1238;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1239;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1240;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1241;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 221
tmp1229:

BB46_422:
	.loc	1 408 1
	cvt.u32.u16	%r7354, %rs2;
	ld.u16 	%rs2120, [%SP+16];
	cvt.u32.u16	%r7355, %rs2120;
	mul.lo.s32 	%r7356, %r7355, 4;
	add.s32 	%r7357, %r7354, %r7356;
	cvt.s64.s32	%rd6857, %r7357;
	shl.b64 	%rd6858, %rd6857, 1;
	mov.u64 	%rd6859, cBoolModel;
	cvta.const.u64 	%rd6860, %rd6859;
	add.s64 	%rd6861, %rd6860, %rd6858;
	ld.u16 	%rs2121, [%rd6861];
	setp.ne.s16	%p418, %rs2121, 0;
	not.pred 	%p419, %p418;
	@%p419 bra 	BB46_424;
	bra.uni 	BB46_423;

BB46_423:
	add.u64 	%rd6862, %SP, 300;
	.loc	1 408 1
tmp1230:
	add.s64 	%rd6863, %rd6862, 20;
	cvt.u32.u16	%r7358, %rs1;
	cvt.u32.u16	%r7359, %rs30;
	mul.lo.s32 	%r7360, %r7358, %r7359;
	ld.u16 	%rs2122, [%SP+42];
	cvt.u32.u16	%r7361, %rs2122;
	mul.lo.s32 	%r7362, %r7361, 11;
	add.s32 	%r7363, %r7360, %r7362;
	cvt.u64.u16	%rd6864, %rs2;
	mov.u64 	%rd6865, cSegToComp;
	cvta.const.u64 	%rd6866, %rd6865;
	shl.b64 	%rd6867, %rd6864, 1;
	add.s64 	%rd6868, %rd6866, %rd6867;
	ld.u16 	%rs2123, [%rd6868];
	cvt.u32.u16	%r7364, %rs2123;
	add.s32 	%r7365, %r7363, %r7364;
	cvt.s64.s32	%rd6869, %r7365;
	shl.b64 	%rd6870, %rd6869, 2;
	add.s64 	%rd6871, %rd13, %rd6870;
	ld.f32 	%f1242, [%rd6871];
	cvt.u32.u16	%r7366, %rs1;
	cvt.u32.u16	%r7367, %rs30;
	mul.lo.s32 	%r7368, %r7366, %r7367;
	ld.u16 	%rs2124, [%SP+42];
	cvt.u32.u16	%r7369, %rs2124;
	mul.lo.s32 	%r7370, %r7369, 12;
	add.s32 	%r7371, %r7368, %r7370;
	cvt.u64.u16	%rd6872, %rs2;
	shl.b64 	%rd6873, %rd6872, 1;
	add.s64 	%rd6874, %rd6866, %rd6873;
	ld.u16 	%rs2125, [%rd6874];
	cvt.u32.u16	%r7372, %rs2125;
	add.s32 	%r7373, %r7371, %r7372;
	cvt.s64.s32	%rd6875, %r7373;
	shl.b64 	%rd6876, %rd6875, 2;
	add.s64 	%rd6877, %rd13, %rd6876;
	ld.f32 	%f1243, [%rd6877];
	cvt.u32.u16	%r7374, %rs1;
	cvt.u32.u16	%r7375, %rs30;
	mul.lo.s32 	%r7376, %r7374, %r7375;
	ld.u16 	%rs2126, [%SP+42];
	cvt.u32.u16	%r7377, %rs2126;
	mul.lo.s32 	%r7378, %r7377, 13;
	add.s32 	%r7379, %r7376, %r7378;
	cvt.u64.u16	%rd6878, %rs2;
	shl.b64 	%rd6879, %rd6878, 1;
	add.s64 	%rd6880, %rd6866, %rd6879;
	ld.u16 	%rs2127, [%rd6880];
	cvt.u32.u16	%r7380, %rs2127;
	add.s32 	%r7381, %r7379, %r7380;
	cvt.s64.s32	%rd6881, %r7381;
	shl.b64 	%rd6882, %rd6881, 2;
	add.s64 	%rd6883, %rd13, %rd6882;
	ld.f32 	%f1244, [%rd6883];
	cvt.u32.u16	%r7382, %rs1;
	cvt.u32.u16	%r7383, %rs30;
	mul.lo.s32 	%r7384, %r7382, %r7383;
	ld.u16 	%rs2128, [%SP+42];
	cvt.u32.u16	%r7385, %rs2128;
	mul.lo.s32 	%r7386, %r7385, 14;
	add.s32 	%r7387, %r7384, %r7386;
	cvt.u64.u16	%rd6884, %rs2;
	shl.b64 	%rd6885, %rd6884, 1;
	add.s64 	%rd6886, %rd6866, %rd6885;
	ld.u16 	%rs2129, [%rd6886];
	cvt.u32.u16	%r7388, %rs2129;
	add.s32 	%r7389, %r7387, %r7388;
	cvt.s64.s32	%rd6887, %r7389;
	shl.b64 	%rd6888, %rd6887, 2;
	add.s64 	%rd6889, %rd13, %rd6888;
	ld.f32 	%f1245, [%rd6889];
	cvt.u32.u16	%r7390, %rs1;
	cvt.u32.u16	%r7391, %rs30;
	mul.lo.s32 	%r7392, %r7390, %r7391;
	ld.u16 	%rs2130, [%SP+42];
	cvt.u32.u16	%r7393, %rs2130;
	mul.lo.s32 	%r7394, %r7393, 15;
	add.s32 	%r7395, %r7392, %r7394;
	cvt.u64.u16	%rd6890, %rs2;
	shl.b64 	%rd6891, %rd6890, 1;
	add.s64 	%rd6892, %rd6866, %rd6891;
	ld.u16 	%rs2131, [%rd6892];
	cvt.u32.u16	%r7396, %rs2131;
	add.s32 	%r7397, %r7395, %r7396;
	cvt.s64.s32	%rd6893, %r7397;
	shl.b64 	%rd6894, %rd6893, 2;
	add.s64 	%rd6895, %rd13, %rd6894;
	ld.f32 	%f1246, [%rd6895];
	add.u64 	%rd6896, %SP, 824;
	add.u64 	%rd6897, %SP, 840;
	// Callseq Start 222
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6896;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6897;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6863;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1242;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1243;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1244;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1245;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1246;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 222
tmp1231:

BB46_424:
	.loc	1 408 1
	cvt.u32.u16	%r7398, %rs2;
	ld.u16 	%rs2132, [%SP+16];
	cvt.u32.u16	%r7399, %rs2132;
	mul.lo.s32 	%r7400, %r7399, 5;
	add.s32 	%r7401, %r7398, %r7400;
	cvt.s64.s32	%rd6898, %r7401;
	shl.b64 	%rd6899, %rd6898, 1;
	mov.u64 	%rd6900, cBoolModel;
	cvta.const.u64 	%rd6901, %rd6900;
	add.s64 	%rd6902, %rd6901, %rd6899;
	ld.u16 	%rs2133, [%rd6902];
	setp.ne.s16	%p420, %rs2133, 0;
	not.pred 	%p421, %p420;
	@%p421 bra 	BB46_426;
	bra.uni 	BB46_425;

BB46_425:
	add.u64 	%rd6903, %SP, 300;
	.loc	1 408 1
tmp1232:
	add.s64 	%rd6904, %rd6903, 24;
	add.s64 	%rd6905, %rd6903, 28;
	cvt.u32.u16	%r7402, %rs1;
	cvt.u32.u16	%r7403, %rs30;
	mul.lo.s32 	%r7404, %r7402, %r7403;
	ld.u16 	%rs2134, [%SP+42];
	cvt.u32.u16	%r7405, %rs2134;
	mul.lo.s32 	%r7406, %r7405, 16;
	add.s32 	%r7407, %r7404, %r7406;
	cvt.u64.u16	%rd6906, %rs2;
	mov.u64 	%rd6907, cSegToComp;
	cvta.const.u64 	%rd6908, %rd6907;
	shl.b64 	%rd6909, %rd6906, 1;
	add.s64 	%rd6910, %rd6908, %rd6909;
	ld.u16 	%rs2135, [%rd6910];
	cvt.u32.u16	%r7408, %rs2135;
	add.s32 	%r7409, %r7407, %r7408;
	cvt.s64.s32	%rd6911, %r7409;
	shl.b64 	%rd6912, %rd6911, 2;
	add.s64 	%rd6913, %rd13, %rd6912;
	ld.f32 	%f1247, [%rd6913];
	cvt.u32.u16	%r7410, %rs1;
	cvt.u32.u16	%r7411, %rs30;
	mul.lo.s32 	%r7412, %r7410, %r7411;
	ld.u16 	%rs2136, [%SP+42];
	cvt.u32.u16	%r7413, %rs2136;
	mul.lo.s32 	%r7414, %r7413, 17;
	add.s32 	%r7415, %r7412, %r7414;
	cvt.u64.u16	%rd6914, %rs2;
	shl.b64 	%rd6915, %rd6914, 1;
	add.s64 	%rd6916, %rd6908, %rd6915;
	ld.u16 	%rs2137, [%rd6916];
	cvt.u32.u16	%r7416, %rs2137;
	add.s32 	%r7417, %r7415, %r7416;
	cvt.s64.s32	%rd6917, %r7417;
	shl.b64 	%rd6918, %rd6917, 2;
	add.s64 	%rd6919, %rd13, %rd6918;
	ld.f32 	%f1248, [%rd6919];
	cvt.u32.u16	%r7418, %rs1;
	cvt.u32.u16	%r7419, %rs30;
	mul.lo.s32 	%r7420, %r7418, %r7419;
	ld.u16 	%rs2138, [%SP+42];
	cvt.u32.u16	%r7421, %rs2138;
	mul.lo.s32 	%r7422, %r7421, 18;
	add.s32 	%r7423, %r7420, %r7422;
	cvt.u64.u16	%rd6920, %rs2;
	shl.b64 	%rd6921, %rd6920, 1;
	add.s64 	%rd6922, %rd6908, %rd6921;
	ld.u16 	%rs2139, [%rd6922];
	cvt.u32.u16	%r7424, %rs2139;
	add.s32 	%r7425, %r7423, %r7424;
	cvt.s64.s32	%rd6923, %r7425;
	shl.b64 	%rd6924, %rd6923, 2;
	add.s64 	%rd6925, %rd13, %rd6924;
	ld.f32 	%f1249, [%rd6925];
	cvt.u32.u16	%r7426, %rs1;
	cvt.u32.u16	%r7427, %rs30;
	mul.lo.s32 	%r7428, %r7426, %r7427;
	ld.u16 	%rs2140, [%SP+42];
	cvt.u32.u16	%r7429, %rs2140;
	mul.lo.s32 	%r7430, %r7429, 19;
	add.s32 	%r7431, %r7428, %r7430;
	cvt.u64.u16	%rd6926, %rs2;
	shl.b64 	%rd6927, %rd6926, 1;
	add.s64 	%rd6928, %rd6908, %rd6927;
	ld.u16 	%rs2141, [%rd6928];
	cvt.u32.u16	%r7432, %rs2141;
	add.s32 	%r7433, %r7431, %r7432;
	cvt.s64.s32	%rd6929, %r7433;
	shl.b64 	%rd6930, %rd6929, 2;
	add.s64 	%rd6931, %rd13, %rd6930;
	ld.f32 	%f1250, [%rd6931];
	cvt.u32.u16	%r7434, %rs1;
	cvt.u32.u16	%r7435, %rs30;
	mul.lo.s32 	%r7436, %r7434, %r7435;
	ld.u16 	%rs2142, [%SP+42];
	cvt.u32.u16	%r7437, %rs2142;
	mul.lo.s32 	%r7438, %r7437, 20;
	add.s32 	%r7439, %r7436, %r7438;
	cvt.u64.u16	%rd6932, %rs2;
	shl.b64 	%rd6933, %rd6932, 1;
	add.s64 	%rd6934, %rd6908, %rd6933;
	ld.u16 	%rs2143, [%rd6934];
	cvt.u32.u16	%r7440, %rs2143;
	add.s32 	%r7441, %r7439, %r7440;
	cvt.s64.s32	%rd6935, %r7441;
	shl.b64 	%rd6936, %rd6935, 2;
	add.s64 	%rd6937, %rd13, %rd6936;
	ld.f32 	%f1251, [%rd6937];
	cvt.u32.u16	%r7442, %rs1;
	cvt.u32.u16	%r7443, %rs30;
	mul.lo.s32 	%r7444, %r7442, %r7443;
	ld.u16 	%rs2144, [%SP+42];
	cvt.u32.u16	%r7445, %rs2144;
	mul.lo.s32 	%r7446, %r7445, 21;
	add.s32 	%r7447, %r7444, %r7446;
	cvt.u64.u16	%rd6938, %rs2;
	shl.b64 	%rd6939, %rd6938, 1;
	add.s64 	%rd6940, %rd6908, %rd6939;
	ld.u16 	%rs2145, [%rd6940];
	cvt.u32.u16	%r7448, %rs2145;
	add.s32 	%r7449, %r7447, %r7448;
	cvt.s64.s32	%rd6941, %r7449;
	shl.b64 	%rd6942, %rd6941, 2;
	add.s64 	%rd6943, %rd13, %rd6942;
	ld.f32 	%f1252, [%rd6943];
	cvt.u32.u16	%r7450, %rs1;
	cvt.u32.u16	%r7451, %rs30;
	mul.lo.s32 	%r7452, %r7450, %r7451;
	ld.u16 	%rs2146, [%SP+42];
	cvt.u32.u16	%r7453, %rs2146;
	mul.lo.s32 	%r7454, %r7453, 22;
	add.s32 	%r7455, %r7452, %r7454;
	cvt.u64.u16	%rd6944, %rs2;
	shl.b64 	%rd6945, %rd6944, 1;
	add.s64 	%rd6946, %rd6908, %rd6945;
	ld.u16 	%rs2147, [%rd6946];
	cvt.u32.u16	%r7456, %rs2147;
	add.s32 	%r7457, %r7455, %r7456;
	cvt.s64.s32	%rd6947, %r7457;
	shl.b64 	%rd6948, %rd6947, 2;
	add.s64 	%rd6949, %rd13, %rd6948;
	ld.f32 	%f1253, [%rd6949];
	cvt.u32.u16	%r7458, %rs1;
	cvt.u32.u16	%r7459, %rs30;
	mul.lo.s32 	%r7460, %r7458, %r7459;
	ld.u16 	%rs2148, [%SP+42];
	cvt.u32.u16	%r7461, %rs2148;
	mul.lo.s32 	%r7462, %r7461, 23;
	add.s32 	%r7463, %r7460, %r7462;
	cvt.u64.u16	%rd6950, %rs2;
	shl.b64 	%rd6951, %rd6950, 1;
	add.s64 	%rd6952, %rd6908, %rd6951;
	ld.u16 	%rs2149, [%rd6952];
	cvt.u32.u16	%r7464, %rs2149;
	add.s32 	%r7465, %r7463, %r7464;
	cvt.s64.s32	%rd6953, %r7465;
	shl.b64 	%rd6954, %rd6953, 2;
	add.s64 	%rd6955, %rd13, %rd6954;
	ld.f32 	%f1254, [%rd6955];
	cvt.u32.u16	%r7466, %rs1;
	cvt.u32.u16	%r7467, %rs30;
	mul.lo.s32 	%r7468, %r7466, %r7467;
	ld.u16 	%rs2150, [%SP+42];
	cvt.u32.u16	%r7469, %rs2150;
	mul.lo.s32 	%r7470, %r7469, 24;
	add.s32 	%r7471, %r7468, %r7470;
	cvt.u64.u16	%rd6956, %rs2;
	shl.b64 	%rd6957, %rd6956, 1;
	add.s64 	%rd6958, %rd6908, %rd6957;
	ld.u16 	%rs2151, [%rd6958];
	cvt.u32.u16	%r7472, %rs2151;
	add.s32 	%r7473, %r7471, %r7472;
	cvt.s64.s32	%rd6959, %r7473;
	shl.b64 	%rd6960, %rd6959, 2;
	add.s64 	%rd6961, %rd13, %rd6960;
	ld.f32 	%f1255, [%rd6961];
	cvt.u32.u16	%r7474, %rs1;
	cvt.u32.u16	%r7475, %rs30;
	mul.lo.s32 	%r7476, %r7474, %r7475;
	ld.u16 	%rs2152, [%SP+42];
	cvt.u32.u16	%r7477, %rs2152;
	mul.lo.s32 	%r7478, %r7477, 25;
	add.s32 	%r7479, %r7476, %r7478;
	cvt.u64.u16	%rd6962, %rs2;
	shl.b64 	%rd6963, %rd6962, 1;
	add.s64 	%rd6964, %rd6908, %rd6963;
	ld.u16 	%rs2153, [%rd6964];
	cvt.u32.u16	%r7480, %rs2153;
	add.s32 	%r7481, %r7479, %r7480;
	cvt.s64.s32	%rd6965, %r7481;
	shl.b64 	%rd6966, %rd6965, 2;
	add.s64 	%rd6967, %rd13, %rd6966;
	ld.f32 	%f1256, [%rd6967];
	cvt.u32.u16	%r7482, %rs1;
	cvt.u32.u16	%r7483, %rs30;
	mul.lo.s32 	%r7484, %r7482, %r7483;
	ld.u16 	%rs2154, [%SP+42];
	cvt.u32.u16	%r7485, %rs2154;
	mul.lo.s32 	%r7486, %r7485, 26;
	add.s32 	%r7487, %r7484, %r7486;
	cvt.u64.u16	%rd6968, %rs2;
	shl.b64 	%rd6969, %rd6968, 1;
	add.s64 	%rd6970, %rd6908, %rd6969;
	ld.u16 	%rs2155, [%rd6970];
	cvt.u32.u16	%r7488, %rs2155;
	add.s32 	%r7489, %r7487, %r7488;
	cvt.s64.s32	%rd6971, %r7489;
	shl.b64 	%rd6972, %rd6971, 2;
	add.s64 	%rd6973, %rd13, %rd6972;
	ld.f32 	%f1257, [%rd6973];
	cvt.u32.u16	%r7490, %rs1;
	cvt.u32.u16	%r7491, %rs30;
	mul.lo.s32 	%r7492, %r7490, %r7491;
	ld.u16 	%rs2156, [%SP+42];
	cvt.u32.u16	%r7493, %rs2156;
	mul.lo.s32 	%r7494, %r7493, 27;
	add.s32 	%r7495, %r7492, %r7494;
	cvt.u64.u16	%rd6974, %rs2;
	shl.b64 	%rd6975, %rd6974, 1;
	add.s64 	%rd6976, %rd6908, %rd6975;
	ld.u16 	%rs2157, [%rd6976];
	cvt.u32.u16	%r7496, %rs2157;
	add.s32 	%r7497, %r7495, %r7496;
	cvt.s64.s32	%rd6977, %r7497;
	shl.b64 	%rd6978, %rd6977, 2;
	add.s64 	%rd6979, %rd13, %rd6978;
	ld.f32 	%f1258, [%rd6979];
	add.u64 	%rd6980, %SP, 824;
	add.u64 	%rd6981, %SP, 840;
	// Callseq Start 223
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6980;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6981;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6904;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6905;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1247;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1248;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1249;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1250;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1251;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1252;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1253;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1254;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1255;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1256;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1257;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1258;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 223
tmp1233:

BB46_426:
	.loc	1 408 1
	cvt.u32.u16	%r7498, %rs2;
	ld.u16 	%rs2158, [%SP+16];
	cvt.u32.u16	%r7499, %rs2158;
	mul.lo.s32 	%r7500, %r7499, 6;
	add.s32 	%r7501, %r7498, %r7500;
	cvt.s64.s32	%rd6982, %r7501;
	shl.b64 	%rd6983, %rd6982, 1;
	mov.u64 	%rd6984, cBoolModel;
	cvta.const.u64 	%rd6985, %rd6984;
	add.s64 	%rd6986, %rd6985, %rd6983;
	ld.u16 	%rs2159, [%rd6986];
	setp.ne.s16	%p422, %rs2159, 0;
	not.pred 	%p423, %p422;
	@%p423 bra 	BB46_428;
	bra.uni 	BB46_427;

BB46_427:
	.loc	1 408 1
tmp1234:
	cvt.u32.u16	%r7502, %rs1;
	cvt.u32.u16	%r7503, %rs30;
	mul.lo.s32 	%r7504, %r7502, %r7503;
	ld.u16 	%rs2160, [%SP+42];
	cvt.u32.u16	%r7505, %rs2160;
	mul.lo.s32 	%r7506, %r7505, 28;
	add.s32 	%r7507, %r7504, %r7506;
	cvt.u64.u16	%rd6987, %rs2;
	mov.u64 	%rd6988, cSegToComp;
	cvta.const.u64 	%rd6989, %rd6988;
	shl.b64 	%rd6990, %rd6987, 1;
	add.s64 	%rd6991, %rd6989, %rd6990;
	ld.u16 	%rs2161, [%rd6991];
	cvt.u32.u16	%r7508, %rs2161;
	add.s32 	%r7509, %r7507, %r7508;
	cvt.s64.s32	%rd6992, %r7509;
	shl.b64 	%rd6993, %rd6992, 2;
	add.s64 	%rd6994, %rd13, %rd6993;
	ld.f32 	%f1259, [%rd6994];
	cvt.u32.u16	%r7510, %rs1;
	cvt.u32.u16	%r7511, %rs30;
	mul.lo.s32 	%r7512, %r7510, %r7511;
	ld.u16 	%rs2162, [%SP+42];
	cvt.u32.u16	%r7513, %rs2162;
	mul.lo.s32 	%r7514, %r7513, 29;
	add.s32 	%r7515, %r7512, %r7514;
	cvt.u64.u16	%rd6995, %rs2;
	shl.b64 	%rd6996, %rd6995, 1;
	add.s64 	%rd6997, %rd6989, %rd6996;
	ld.u16 	%rs2163, [%rd6997];
	cvt.u32.u16	%r7516, %rs2163;
	add.s32 	%r7517, %r7515, %r7516;
	cvt.s64.s32	%rd6998, %r7517;
	shl.b64 	%rd6999, %rd6998, 2;
	add.s64 	%rd7000, %rd13, %rd6999;
	ld.f32 	%f1260, [%rd7000];
	add.u64 	%rd7001, %SP, 824;
	add.u64 	%rd7002, %SP, 840;
	// Callseq Start 224
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7001;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7002;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2192;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1259;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1260;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 224
tmp1235:

BB46_428:
	.loc	1 408 1
	cvt.u32.u16	%r7518, %rs3;
	ld.u16 	%rs2164, [%SP+16];
	cvt.u32.u16	%r7519, %rs2164;
	mul.lo.s32 	%r7520, %r7519, 0;
	add.s32 	%r7521, %r7518, %r7520;
	cvt.s64.s32	%rd7003, %r7521;
	shl.b64 	%rd7004, %rd7003, 1;
	mov.u64 	%rd7005, cBoolModel;
	cvta.const.u64 	%rd7006, %rd7005;
	add.s64 	%rd7007, %rd7006, %rd7004;
	ld.u16 	%rs2165, [%rd7007];
	setp.ne.s16	%p424, %rs2165, 0;
	not.pred 	%p425, %p424;
	@%p425 bra 	BB46_430;
	bra.uni 	BB46_429;

BB46_429:
	add.u64 	%rd7008, %SP, 340;
	.loc	1 408 1
tmp1236:
	add.s64 	%rd7009, %rd7008, 4;
	cvt.u32.u16	%r7522, %rs1;
	cvt.u32.u16	%r7523, %rs30;
	mul.lo.s32 	%r7524, %r7522, %r7523;
	ld.u16 	%rs2166, [%SP+42];
	cvt.u32.u16	%r7525, %rs2166;
	mul.lo.s32 	%r7526, %r7525, 0;
	add.s32 	%r7527, %r7524, %r7526;
	cvt.u64.u16	%rd7010, %rs3;
	mov.u64 	%rd7011, cSegToComp;
	cvta.const.u64 	%rd7012, %rd7011;
	shl.b64 	%rd7013, %rd7010, 1;
	add.s64 	%rd7014, %rd7012, %rd7013;
	ld.u16 	%rs2167, [%rd7014];
	cvt.u32.u16	%r7528, %rs2167;
	add.s32 	%r7529, %r7527, %r7528;
	cvt.s64.s32	%rd7015, %r7529;
	shl.b64 	%rd7016, %rd7015, 2;
	add.s64 	%rd7017, %rd13, %rd7016;
	ld.f32 	%f1261, [%rd7017];
	cvt.u32.u16	%r7530, %rs1;
	cvt.u32.u16	%r7531, %rs30;
	mul.lo.s32 	%r7532, %r7530, %r7531;
	ld.u16 	%rs2168, [%SP+42];
	cvt.u32.u16	%r7533, %rs2168;
	mul.lo.s32 	%r7534, %r7533, 1;
	add.s32 	%r7535, %r7532, %r7534;
	cvt.u64.u16	%rd7018, %rs3;
	shl.b64 	%rd7019, %rd7018, 1;
	add.s64 	%rd7020, %rd7012, %rd7019;
	ld.u16 	%rs2169, [%rd7020];
	cvt.u32.u16	%r7536, %rs2169;
	add.s32 	%r7537, %r7535, %r7536;
	cvt.s64.s32	%rd7021, %r7537;
	shl.b64 	%rd7022, %rd7021, 2;
	add.s64 	%rd7023, %rd13, %rd7022;
	ld.f32 	%f1262, [%rd7023];
	ld.f32 	%f1263, [%SP+372];
	add.s64 	%rd7024, %rd7008, 36;
	add.u64 	%rd7025, %SP, 848;
	add.u64 	%rd7026, %SP, 864;
	// Callseq Start 225
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7025;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7026;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7008;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7009;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1261;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1262;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1263;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7024;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 225
tmp1237:

BB46_430:
	.loc	1 408 1
	cvt.u32.u16	%r7538, %rs3;
	ld.u16 	%rs2170, [%SP+16];
	cvt.u32.u16	%r7539, %rs2170;
	mul.lo.s32 	%r7540, %r7539, 1;
	add.s32 	%r7541, %r7538, %r7540;
	cvt.s64.s32	%rd7027, %r7541;
	shl.b64 	%rd7028, %rd7027, 1;
	mov.u64 	%rd7029, cBoolModel;
	cvta.const.u64 	%rd7030, %rd7029;
	add.s64 	%rd7031, %rd7030, %rd7028;
	ld.u16 	%rs2171, [%rd7031];
	setp.ne.s16	%p426, %rs2171, 0;
	not.pred 	%p427, %p426;
	@%p427 bra 	BB46_432;
	bra.uni 	BB46_431;

BB46_431:
	add.u64 	%rd7032, %SP, 340;
	.loc	1 408 1
tmp1238:
	add.s64 	%rd7033, %rd7032, 8;
	ld.f32 	%f1264, [%SP+376];
	add.s64 	%rd7034, %rd7032, 32;
	add.u64 	%rd7035, %SP, 848;
	add.u64 	%rd7036, %SP, 864;
	// Callseq Start 226
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7035;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7036;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7033;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1264;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7034;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 226
tmp1239:

BB46_432:
	.loc	1 408 1
	cvt.u32.u16	%r7542, %rs3;
	ld.u16 	%rs2172, [%SP+16];
	cvt.u32.u16	%r7543, %rs2172;
	mul.lo.s32 	%r7544, %r7543, 2;
	add.s32 	%r7545, %r7542, %r7544;
	cvt.s64.s32	%rd7037, %r7545;
	shl.b64 	%rd7038, %rd7037, 1;
	mov.u64 	%rd7039, cBoolModel;
	cvta.const.u64 	%rd7040, %rd7039;
	add.s64 	%rd7041, %rd7040, %rd7038;
	ld.u16 	%rs2173, [%rd7041];
	setp.ne.s16	%p428, %rs2173, 0;
	not.pred 	%p429, %p428;
	@%p429 bra 	BB46_434;
	bra.uni 	BB46_433;

BB46_433:
	add.u64 	%rd7042, %SP, 340;
	.loc	1 408 1
tmp1240:
	add.s64 	%rd7043, %rd7042, 12;
	cvt.u32.u16	%r7546, %rs1;
	cvt.u32.u16	%r7547, %rs30;
	mul.lo.s32 	%r7548, %r7546, %r7547;
	ld.u16 	%rs2174, [%SP+42];
	cvt.u32.u16	%r7549, %rs2174;
	mul.lo.s32 	%r7550, %r7549, 2;
	add.s32 	%r7551, %r7548, %r7550;
	cvt.u64.u16	%rd7044, %rs3;
	mov.u64 	%rd7045, cSegToComp;
	cvta.const.u64 	%rd7046, %rd7045;
	shl.b64 	%rd7047, %rd7044, 1;
	add.s64 	%rd7048, %rd7046, %rd7047;
	ld.u16 	%rs2175, [%rd7048];
	cvt.u32.u16	%r7552, %rs2175;
	add.s32 	%r7553, %r7551, %r7552;
	cvt.s64.s32	%rd7049, %r7553;
	shl.b64 	%rd7050, %rd7049, 2;
	add.s64 	%rd7051, %rd13, %rd7050;
	ld.f32 	%f1265, [%rd7051];
	cvt.u32.u16	%r7554, %rs1;
	cvt.u32.u16	%r7555, %rs30;
	mul.lo.s32 	%r7556, %r7554, %r7555;
	ld.u16 	%rs2176, [%SP+42];
	cvt.u32.u16	%r7557, %rs2176;
	mul.lo.s32 	%r7558, %r7557, 3;
	add.s32 	%r7559, %r7556, %r7558;
	cvt.u64.u16	%rd7052, %rs3;
	shl.b64 	%rd7053, %rd7052, 1;
	add.s64 	%rd7054, %rd7046, %rd7053;
	ld.u16 	%rs2177, [%rd7054];
	cvt.u32.u16	%r7560, %rs2177;
	add.s32 	%r7561, %r7559, %r7560;
	cvt.s64.s32	%rd7055, %r7561;
	shl.b64 	%rd7056, %rd7055, 2;
	add.s64 	%rd7057, %rd13, %rd7056;
	ld.f32 	%f1266, [%rd7057];
	cvt.u32.u16	%r7562, %rs1;
	cvt.u32.u16	%r7563, %rs30;
	mul.lo.s32 	%r7564, %r7562, %r7563;
	ld.u16 	%rs2178, [%SP+42];
	cvt.u32.u16	%r7565, %rs2178;
	mul.lo.s32 	%r7566, %r7565, 4;
	add.s32 	%r7567, %r7564, %r7566;
	cvt.u64.u16	%rd7058, %rs3;
	shl.b64 	%rd7059, %rd7058, 1;
	add.s64 	%rd7060, %rd7046, %rd7059;
	ld.u16 	%rs2179, [%rd7060];
	cvt.u32.u16	%r7568, %rs2179;
	add.s32 	%r7569, %r7567, %r7568;
	cvt.s64.s32	%rd7061, %r7569;
	shl.b64 	%rd7062, %rd7061, 2;
	add.s64 	%rd7063, %rd13, %rd7062;
	ld.f32 	%f1267, [%rd7063];
	cvt.u32.u16	%r7570, %rs1;
	cvt.u32.u16	%r7571, %rs30;
	mul.lo.s32 	%r7572, %r7570, %r7571;
	ld.u16 	%rs2180, [%SP+42];
	cvt.u32.u16	%r7573, %rs2180;
	mul.lo.s32 	%r7574, %r7573, 5;
	add.s32 	%r7575, %r7572, %r7574;
	cvt.u64.u16	%rd7064, %rs3;
	shl.b64 	%rd7065, %rd7064, 1;
	add.s64 	%rd7066, %rd7046, %rd7065;
	ld.u16 	%rs2181, [%rd7066];
	cvt.u32.u16	%r7576, %rs2181;
	add.s32 	%r7577, %r7575, %r7576;
	cvt.s64.s32	%rd7067, %r7577;
	shl.b64 	%rd7068, %rd7067, 2;
	add.s64 	%rd7069, %rd13, %rd7068;
	ld.f32 	%f1268, [%rd7069];
	ld.f32 	%f1269, [%SP+372];
	add.u64 	%rd7070, %SP, 848;
	add.u64 	%rd7071, %SP, 864;
	// Callseq Start 227
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7070;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7071;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7043;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1265;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1266;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1267;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1268;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1269;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 227
tmp1241:

BB46_434:
	.loc	1 408 1
	cvt.u32.u16	%r7578, %rs3;
	ld.u16 	%rs2182, [%SP+16];
	cvt.u32.u16	%r7579, %rs2182;
	mul.lo.s32 	%r7580, %r7579, 3;
	add.s32 	%r7581, %r7578, %r7580;
	cvt.s64.s32	%rd7072, %r7581;
	shl.b64 	%rd7073, %rd7072, 1;
	mov.u64 	%rd7074, cBoolModel;
	cvta.const.u64 	%rd7075, %rd7074;
	add.s64 	%rd7076, %rd7075, %rd7073;
	ld.u16 	%rs2183, [%rd7076];
	setp.ne.s16	%p430, %rs2183, 0;
	not.pred 	%p431, %p430;
	@%p431 bra 	BB46_436;
	bra.uni 	BB46_435;

BB46_435:
	add.u64 	%rd7077, %SP, 340;
	.loc	1 408 1
tmp1242:
	add.s64 	%rd7078, %rd7077, 16;
	cvt.u32.u16	%r7582, %rs1;
	cvt.u32.u16	%r7583, %rs30;
	mul.lo.s32 	%r7584, %r7582, %r7583;
	ld.u16 	%rs2184, [%SP+42];
	cvt.u32.u16	%r7585, %rs2184;
	mul.lo.s32 	%r7586, %r7585, 6;
	add.s32 	%r7587, %r7584, %r7586;
	cvt.u64.u16	%rd7079, %rs3;
	mov.u64 	%rd7080, cSegToComp;
	cvta.const.u64 	%rd7081, %rd7080;
	shl.b64 	%rd7082, %rd7079, 1;
	add.s64 	%rd7083, %rd7081, %rd7082;
	ld.u16 	%rs2185, [%rd7083];
	cvt.u32.u16	%r7588, %rs2185;
	add.s32 	%r7589, %r7587, %r7588;
	cvt.s64.s32	%rd7084, %r7589;
	shl.b64 	%rd7085, %rd7084, 2;
	add.s64 	%rd7086, %rd13, %rd7085;
	ld.f32 	%f1270, [%rd7086];
	cvt.u32.u16	%r7590, %rs1;
	cvt.u32.u16	%r7591, %rs30;
	mul.lo.s32 	%r7592, %r7590, %r7591;
	ld.u16 	%rs2186, [%SP+42];
	cvt.u32.u16	%r7593, %rs2186;
	mul.lo.s32 	%r7594, %r7593, 7;
	add.s32 	%r7595, %r7592, %r7594;
	cvt.u64.u16	%rd7087, %rs3;
	shl.b64 	%rd7088, %rd7087, 1;
	add.s64 	%rd7089, %rd7081, %rd7088;
	ld.u16 	%rs2187, [%rd7089];
	cvt.u32.u16	%r7596, %rs2187;
	add.s32 	%r7597, %r7595, %r7596;
	cvt.s64.s32	%rd7090, %r7597;
	shl.b64 	%rd7091, %rd7090, 2;
	add.s64 	%rd7092, %rd13, %rd7091;
	ld.f32 	%f1271, [%rd7092];
	cvt.u32.u16	%r7598, %rs1;
	cvt.u32.u16	%r7599, %rs30;
	mul.lo.s32 	%r7600, %r7598, %r7599;
	ld.u16 	%rs2188, [%SP+42];
	cvt.u32.u16	%r7601, %rs2188;
	mul.lo.s32 	%r7602, %r7601, 8;
	add.s32 	%r7603, %r7600, %r7602;
	cvt.u64.u16	%rd7093, %rs3;
	shl.b64 	%rd7094, %rd7093, 1;
	add.s64 	%rd7095, %rd7081, %rd7094;
	ld.u16 	%rs2189, [%rd7095];
	cvt.u32.u16	%r7604, %rs2189;
	add.s32 	%r7605, %r7603, %r7604;
	cvt.s64.s32	%rd7096, %r7605;
	shl.b64 	%rd7097, %rd7096, 2;
	add.s64 	%rd7098, %rd13, %rd7097;
	ld.f32 	%f1272, [%rd7098];
	cvt.u32.u16	%r7606, %rs1;
	cvt.u32.u16	%r7607, %rs30;
	mul.lo.s32 	%r7608, %r7606, %r7607;
	ld.u16 	%rs2190, [%SP+42];
	cvt.u32.u16	%r7609, %rs2190;
	mul.lo.s32 	%r7610, %r7609, 9;
	add.s32 	%r7611, %r7608, %r7610;
	cvt.u64.u16	%rd7099, %rs3;
	shl.b64 	%rd7100, %rd7099, 1;
	add.s64 	%rd7101, %rd7081, %rd7100;
	ld.u16 	%rs2191, [%rd7101];
	cvt.u32.u16	%r7612, %rs2191;
	add.s32 	%r7613, %r7611, %r7612;
	cvt.s64.s32	%rd7102, %r7613;
	shl.b64 	%rd7103, %rd7102, 2;
	add.s64 	%rd7104, %rd13, %rd7103;
	ld.f32 	%f1273, [%rd7104];
	cvt.u32.u16	%r7614, %rs1;
	cvt.u32.u16	%r7615, %rs30;
	mul.lo.s32 	%r7616, %r7614, %r7615;
	ld.u16 	%rs2192, [%SP+42];
	cvt.u32.u16	%r7617, %rs2192;
	mul.lo.s32 	%r7618, %r7617, 10;
	add.s32 	%r7619, %r7616, %r7618;
	cvt.u64.u16	%rd7105, %rs3;
	shl.b64 	%rd7106, %rd7105, 1;
	add.s64 	%rd7107, %rd7081, %rd7106;
	ld.u16 	%rs2193, [%rd7107];
	cvt.u32.u16	%r7620, %rs2193;
	add.s32 	%r7621, %r7619, %r7620;
	cvt.s64.s32	%rd7108, %r7621;
	shl.b64 	%rd7109, %rd7108, 2;
	add.s64 	%rd7110, %rd13, %rd7109;
	ld.f32 	%f1274, [%rd7110];
	add.u64 	%rd7111, %SP, 848;
	add.u64 	%rd7112, %SP, 864;
	// Callseq Start 228
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7111;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7112;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7078;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1270;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1271;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1272;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1273;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1274;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 228
tmp1243:

BB46_436:
	.loc	1 408 1
	cvt.u32.u16	%r7622, %rs3;
	ld.u16 	%rs2194, [%SP+16];
	cvt.u32.u16	%r7623, %rs2194;
	mul.lo.s32 	%r7624, %r7623, 4;
	add.s32 	%r7625, %r7622, %r7624;
	cvt.s64.s32	%rd7113, %r7625;
	shl.b64 	%rd7114, %rd7113, 1;
	mov.u64 	%rd7115, cBoolModel;
	cvta.const.u64 	%rd7116, %rd7115;
	add.s64 	%rd7117, %rd7116, %rd7114;
	ld.u16 	%rs2195, [%rd7117];
	setp.ne.s16	%p432, %rs2195, 0;
	not.pred 	%p433, %p432;
	@%p433 bra 	BB46_438;
	bra.uni 	BB46_437;

BB46_437:
	add.u64 	%rd7118, %SP, 340;
	.loc	1 408 1
tmp1244:
	add.s64 	%rd7119, %rd7118, 20;
	cvt.u32.u16	%r7626, %rs1;
	cvt.u32.u16	%r7627, %rs30;
	mul.lo.s32 	%r7628, %r7626, %r7627;
	ld.u16 	%rs2196, [%SP+42];
	cvt.u32.u16	%r7629, %rs2196;
	mul.lo.s32 	%r7630, %r7629, 11;
	add.s32 	%r7631, %r7628, %r7630;
	cvt.u64.u16	%rd7120, %rs3;
	mov.u64 	%rd7121, cSegToComp;
	cvta.const.u64 	%rd7122, %rd7121;
	shl.b64 	%rd7123, %rd7120, 1;
	add.s64 	%rd7124, %rd7122, %rd7123;
	ld.u16 	%rs2197, [%rd7124];
	cvt.u32.u16	%r7632, %rs2197;
	add.s32 	%r7633, %r7631, %r7632;
	cvt.s64.s32	%rd7125, %r7633;
	shl.b64 	%rd7126, %rd7125, 2;
	add.s64 	%rd7127, %rd13, %rd7126;
	ld.f32 	%f1275, [%rd7127];
	cvt.u32.u16	%r7634, %rs1;
	cvt.u32.u16	%r7635, %rs30;
	mul.lo.s32 	%r7636, %r7634, %r7635;
	ld.u16 	%rs2198, [%SP+42];
	cvt.u32.u16	%r7637, %rs2198;
	mul.lo.s32 	%r7638, %r7637, 12;
	add.s32 	%r7639, %r7636, %r7638;
	cvt.u64.u16	%rd7128, %rs3;
	shl.b64 	%rd7129, %rd7128, 1;
	add.s64 	%rd7130, %rd7122, %rd7129;
	ld.u16 	%rs2199, [%rd7130];
	cvt.u32.u16	%r7640, %rs2199;
	add.s32 	%r7641, %r7639, %r7640;
	cvt.s64.s32	%rd7131, %r7641;
	shl.b64 	%rd7132, %rd7131, 2;
	add.s64 	%rd7133, %rd13, %rd7132;
	ld.f32 	%f1276, [%rd7133];
	cvt.u32.u16	%r7642, %rs1;
	cvt.u32.u16	%r7643, %rs30;
	mul.lo.s32 	%r7644, %r7642, %r7643;
	ld.u16 	%rs2200, [%SP+42];
	cvt.u32.u16	%r7645, %rs2200;
	mul.lo.s32 	%r7646, %r7645, 13;
	add.s32 	%r7647, %r7644, %r7646;
	cvt.u64.u16	%rd7134, %rs3;
	shl.b64 	%rd7135, %rd7134, 1;
	add.s64 	%rd7136, %rd7122, %rd7135;
	ld.u16 	%rs2201, [%rd7136];
	cvt.u32.u16	%r7648, %rs2201;
	add.s32 	%r7649, %r7647, %r7648;
	cvt.s64.s32	%rd7137, %r7649;
	shl.b64 	%rd7138, %rd7137, 2;
	add.s64 	%rd7139, %rd13, %rd7138;
	ld.f32 	%f1277, [%rd7139];
	cvt.u32.u16	%r7650, %rs1;
	cvt.u32.u16	%r7651, %rs30;
	mul.lo.s32 	%r7652, %r7650, %r7651;
	ld.u16 	%rs2202, [%SP+42];
	cvt.u32.u16	%r7653, %rs2202;
	mul.lo.s32 	%r7654, %r7653, 14;
	add.s32 	%r7655, %r7652, %r7654;
	cvt.u64.u16	%rd7140, %rs3;
	shl.b64 	%rd7141, %rd7140, 1;
	add.s64 	%rd7142, %rd7122, %rd7141;
	ld.u16 	%rs2203, [%rd7142];
	cvt.u32.u16	%r7656, %rs2203;
	add.s32 	%r7657, %r7655, %r7656;
	cvt.s64.s32	%rd7143, %r7657;
	shl.b64 	%rd7144, %rd7143, 2;
	add.s64 	%rd7145, %rd13, %rd7144;
	ld.f32 	%f1278, [%rd7145];
	cvt.u32.u16	%r7658, %rs1;
	cvt.u32.u16	%r7659, %rs30;
	mul.lo.s32 	%r7660, %r7658, %r7659;
	ld.u16 	%rs2204, [%SP+42];
	cvt.u32.u16	%r7661, %rs2204;
	mul.lo.s32 	%r7662, %r7661, 15;
	add.s32 	%r7663, %r7660, %r7662;
	cvt.u64.u16	%rd7146, %rs3;
	shl.b64 	%rd7147, %rd7146, 1;
	add.s64 	%rd7148, %rd7122, %rd7147;
	ld.u16 	%rs2205, [%rd7148];
	cvt.u32.u16	%r7664, %rs2205;
	add.s32 	%r7665, %r7663, %r7664;
	cvt.s64.s32	%rd7149, %r7665;
	shl.b64 	%rd7150, %rd7149, 2;
	add.s64 	%rd7151, %rd13, %rd7150;
	ld.f32 	%f1279, [%rd7151];
	add.u64 	%rd7152, %SP, 848;
	add.u64 	%rd7153, %SP, 864;
	// Callseq Start 229
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7152;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7153;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7119;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1275;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1276;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1277;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1278;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1279;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 229
tmp1245:

BB46_438:
	.loc	1 408 1
	cvt.u32.u16	%r7666, %rs3;
	ld.u16 	%rs2206, [%SP+16];
	cvt.u32.u16	%r7667, %rs2206;
	mul.lo.s32 	%r7668, %r7667, 5;
	add.s32 	%r7669, %r7666, %r7668;
	cvt.s64.s32	%rd7154, %r7669;
	shl.b64 	%rd7155, %rd7154, 1;
	mov.u64 	%rd7156, cBoolModel;
	cvta.const.u64 	%rd7157, %rd7156;
	add.s64 	%rd7158, %rd7157, %rd7155;
	ld.u16 	%rs2207, [%rd7158];
	setp.ne.s16	%p434, %rs2207, 0;
	not.pred 	%p435, %p434;
	@%p435 bra 	BB46_440;
	bra.uni 	BB46_439;

BB46_439:
	add.u64 	%rd7159, %SP, 340;
	.loc	1 408 1
tmp1246:
	add.s64 	%rd7160, %rd7159, 24;
	add.s64 	%rd7161, %rd7159, 28;
	cvt.u32.u16	%r7670, %rs1;
	cvt.u32.u16	%r7671, %rs30;
	mul.lo.s32 	%r7672, %r7670, %r7671;
	ld.u16 	%rs2208, [%SP+42];
	cvt.u32.u16	%r7673, %rs2208;
	mul.lo.s32 	%r7674, %r7673, 16;
	add.s32 	%r7675, %r7672, %r7674;
	cvt.u64.u16	%rd7162, %rs3;
	mov.u64 	%rd7163, cSegToComp;
	cvta.const.u64 	%rd7164, %rd7163;
	shl.b64 	%rd7165, %rd7162, 1;
	add.s64 	%rd7166, %rd7164, %rd7165;
	ld.u16 	%rs2209, [%rd7166];
	cvt.u32.u16	%r7676, %rs2209;
	add.s32 	%r7677, %r7675, %r7676;
	cvt.s64.s32	%rd7167, %r7677;
	shl.b64 	%rd7168, %rd7167, 2;
	add.s64 	%rd7169, %rd13, %rd7168;
	ld.f32 	%f1280, [%rd7169];
	cvt.u32.u16	%r7678, %rs1;
	cvt.u32.u16	%r7679, %rs30;
	mul.lo.s32 	%r7680, %r7678, %r7679;
	ld.u16 	%rs2210, [%SP+42];
	cvt.u32.u16	%r7681, %rs2210;
	mul.lo.s32 	%r7682, %r7681, 17;
	add.s32 	%r7683, %r7680, %r7682;
	cvt.u64.u16	%rd7170, %rs3;
	shl.b64 	%rd7171, %rd7170, 1;
	add.s64 	%rd7172, %rd7164, %rd7171;
	ld.u16 	%rs2211, [%rd7172];
	cvt.u32.u16	%r7684, %rs2211;
	add.s32 	%r7685, %r7683, %r7684;
	cvt.s64.s32	%rd7173, %r7685;
	shl.b64 	%rd7174, %rd7173, 2;
	add.s64 	%rd7175, %rd13, %rd7174;
	ld.f32 	%f1281, [%rd7175];
	cvt.u32.u16	%r7686, %rs1;
	cvt.u32.u16	%r7687, %rs30;
	mul.lo.s32 	%r7688, %r7686, %r7687;
	ld.u16 	%rs2212, [%SP+42];
	cvt.u32.u16	%r7689, %rs2212;
	mul.lo.s32 	%r7690, %r7689, 18;
	add.s32 	%r7691, %r7688, %r7690;
	cvt.u64.u16	%rd7176, %rs3;
	shl.b64 	%rd7177, %rd7176, 1;
	add.s64 	%rd7178, %rd7164, %rd7177;
	ld.u16 	%rs2213, [%rd7178];
	cvt.u32.u16	%r7692, %rs2213;
	add.s32 	%r7693, %r7691, %r7692;
	cvt.s64.s32	%rd7179, %r7693;
	shl.b64 	%rd7180, %rd7179, 2;
	add.s64 	%rd7181, %rd13, %rd7180;
	ld.f32 	%f1282, [%rd7181];
	cvt.u32.u16	%r7694, %rs1;
	cvt.u32.u16	%r7695, %rs30;
	mul.lo.s32 	%r7696, %r7694, %r7695;
	ld.u16 	%rs2214, [%SP+42];
	cvt.u32.u16	%r7697, %rs2214;
	mul.lo.s32 	%r7698, %r7697, 19;
	add.s32 	%r7699, %r7696, %r7698;
	cvt.u64.u16	%rd7182, %rs3;
	shl.b64 	%rd7183, %rd7182, 1;
	add.s64 	%rd7184, %rd7164, %rd7183;
	ld.u16 	%rs2215, [%rd7184];
	cvt.u32.u16	%r7700, %rs2215;
	add.s32 	%r7701, %r7699, %r7700;
	cvt.s64.s32	%rd7185, %r7701;
	shl.b64 	%rd7186, %rd7185, 2;
	add.s64 	%rd7187, %rd13, %rd7186;
	ld.f32 	%f1283, [%rd7187];
	cvt.u32.u16	%r7702, %rs1;
	cvt.u32.u16	%r7703, %rs30;
	mul.lo.s32 	%r7704, %r7702, %r7703;
	ld.u16 	%rs2216, [%SP+42];
	cvt.u32.u16	%r7705, %rs2216;
	mul.lo.s32 	%r7706, %r7705, 20;
	add.s32 	%r7707, %r7704, %r7706;
	cvt.u64.u16	%rd7188, %rs3;
	shl.b64 	%rd7189, %rd7188, 1;
	add.s64 	%rd7190, %rd7164, %rd7189;
	ld.u16 	%rs2217, [%rd7190];
	cvt.u32.u16	%r7708, %rs2217;
	add.s32 	%r7709, %r7707, %r7708;
	cvt.s64.s32	%rd7191, %r7709;
	shl.b64 	%rd7192, %rd7191, 2;
	add.s64 	%rd7193, %rd13, %rd7192;
	ld.f32 	%f1284, [%rd7193];
	cvt.u32.u16	%r7710, %rs1;
	cvt.u32.u16	%r7711, %rs30;
	mul.lo.s32 	%r7712, %r7710, %r7711;
	ld.u16 	%rs2218, [%SP+42];
	cvt.u32.u16	%r7713, %rs2218;
	mul.lo.s32 	%r7714, %r7713, 21;
	add.s32 	%r7715, %r7712, %r7714;
	cvt.u64.u16	%rd7194, %rs3;
	shl.b64 	%rd7195, %rd7194, 1;
	add.s64 	%rd7196, %rd7164, %rd7195;
	ld.u16 	%rs2219, [%rd7196];
	cvt.u32.u16	%r7716, %rs2219;
	add.s32 	%r7717, %r7715, %r7716;
	cvt.s64.s32	%rd7197, %r7717;
	shl.b64 	%rd7198, %rd7197, 2;
	add.s64 	%rd7199, %rd13, %rd7198;
	ld.f32 	%f1285, [%rd7199];
	cvt.u32.u16	%r7718, %rs1;
	cvt.u32.u16	%r7719, %rs30;
	mul.lo.s32 	%r7720, %r7718, %r7719;
	ld.u16 	%rs2220, [%SP+42];
	cvt.u32.u16	%r7721, %rs2220;
	mul.lo.s32 	%r7722, %r7721, 22;
	add.s32 	%r7723, %r7720, %r7722;
	cvt.u64.u16	%rd7200, %rs3;
	shl.b64 	%rd7201, %rd7200, 1;
	add.s64 	%rd7202, %rd7164, %rd7201;
	ld.u16 	%rs2221, [%rd7202];
	cvt.u32.u16	%r7724, %rs2221;
	add.s32 	%r7725, %r7723, %r7724;
	cvt.s64.s32	%rd7203, %r7725;
	shl.b64 	%rd7204, %rd7203, 2;
	add.s64 	%rd7205, %rd13, %rd7204;
	ld.f32 	%f1286, [%rd7205];
	cvt.u32.u16	%r7726, %rs1;
	cvt.u32.u16	%r7727, %rs30;
	mul.lo.s32 	%r7728, %r7726, %r7727;
	ld.u16 	%rs2222, [%SP+42];
	cvt.u32.u16	%r7729, %rs2222;
	mul.lo.s32 	%r7730, %r7729, 23;
	add.s32 	%r7731, %r7728, %r7730;
	cvt.u64.u16	%rd7206, %rs3;
	shl.b64 	%rd7207, %rd7206, 1;
	add.s64 	%rd7208, %rd7164, %rd7207;
	ld.u16 	%rs2223, [%rd7208];
	cvt.u32.u16	%r7732, %rs2223;
	add.s32 	%r7733, %r7731, %r7732;
	cvt.s64.s32	%rd7209, %r7733;
	shl.b64 	%rd7210, %rd7209, 2;
	add.s64 	%rd7211, %rd13, %rd7210;
	ld.f32 	%f1287, [%rd7211];
	cvt.u32.u16	%r7734, %rs1;
	cvt.u32.u16	%r7735, %rs30;
	mul.lo.s32 	%r7736, %r7734, %r7735;
	ld.u16 	%rs2224, [%SP+42];
	cvt.u32.u16	%r7737, %rs2224;
	mul.lo.s32 	%r7738, %r7737, 24;
	add.s32 	%r7739, %r7736, %r7738;
	cvt.u64.u16	%rd7212, %rs3;
	shl.b64 	%rd7213, %rd7212, 1;
	add.s64 	%rd7214, %rd7164, %rd7213;
	ld.u16 	%rs2225, [%rd7214];
	cvt.u32.u16	%r7740, %rs2225;
	add.s32 	%r7741, %r7739, %r7740;
	cvt.s64.s32	%rd7215, %r7741;
	shl.b64 	%rd7216, %rd7215, 2;
	add.s64 	%rd7217, %rd13, %rd7216;
	ld.f32 	%f1288, [%rd7217];
	cvt.u32.u16	%r7742, %rs1;
	cvt.u32.u16	%r7743, %rs30;
	mul.lo.s32 	%r7744, %r7742, %r7743;
	ld.u16 	%rs2226, [%SP+42];
	cvt.u32.u16	%r7745, %rs2226;
	mul.lo.s32 	%r7746, %r7745, 25;
	add.s32 	%r7747, %r7744, %r7746;
	cvt.u64.u16	%rd7218, %rs3;
	shl.b64 	%rd7219, %rd7218, 1;
	add.s64 	%rd7220, %rd7164, %rd7219;
	ld.u16 	%rs2227, [%rd7220];
	cvt.u32.u16	%r7748, %rs2227;
	add.s32 	%r7749, %r7747, %r7748;
	cvt.s64.s32	%rd7221, %r7749;
	shl.b64 	%rd7222, %rd7221, 2;
	add.s64 	%rd7223, %rd13, %rd7222;
	ld.f32 	%f1289, [%rd7223];
	cvt.u32.u16	%r7750, %rs1;
	cvt.u32.u16	%r7751, %rs30;
	mul.lo.s32 	%r7752, %r7750, %r7751;
	ld.u16 	%rs2228, [%SP+42];
	cvt.u32.u16	%r7753, %rs2228;
	mul.lo.s32 	%r7754, %r7753, 26;
	add.s32 	%r7755, %r7752, %r7754;
	cvt.u64.u16	%rd7224, %rs3;
	shl.b64 	%rd7225, %rd7224, 1;
	add.s64 	%rd7226, %rd7164, %rd7225;
	ld.u16 	%rs2229, [%rd7226];
	cvt.u32.u16	%r7756, %rs2229;
	add.s32 	%r7757, %r7755, %r7756;
	cvt.s64.s32	%rd7227, %r7757;
	shl.b64 	%rd7228, %rd7227, 2;
	add.s64 	%rd7229, %rd13, %rd7228;
	ld.f32 	%f1290, [%rd7229];
	cvt.u32.u16	%r7758, %rs1;
	cvt.u32.u16	%r7759, %rs30;
	mul.lo.s32 	%r7760, %r7758, %r7759;
	ld.u16 	%rs2230, [%SP+42];
	cvt.u32.u16	%r7761, %rs2230;
	mul.lo.s32 	%r7762, %r7761, 27;
	add.s32 	%r7763, %r7760, %r7762;
	cvt.u64.u16	%rd7230, %rs3;
	shl.b64 	%rd7231, %rd7230, 1;
	add.s64 	%rd7232, %rd7164, %rd7231;
	ld.u16 	%rs2231, [%rd7232];
	cvt.u32.u16	%r7764, %rs2231;
	add.s32 	%r7765, %r7763, %r7764;
	cvt.s64.s32	%rd7233, %r7765;
	shl.b64 	%rd7234, %rd7233, 2;
	add.s64 	%rd7235, %rd13, %rd7234;
	ld.f32 	%f1291, [%rd7235];
	add.u64 	%rd7236, %SP, 848;
	add.u64 	%rd7237, %SP, 864;
	// Callseq Start 230
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7236;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7237;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7160;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7161;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1280;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1281;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1282;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1283;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1284;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1285;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1286;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1287;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1288;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1289;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1290;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1291;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 230
tmp1247:

BB46_440:
	.loc	1 408 1
	cvt.u32.u16	%r7766, %rs3;
	ld.u16 	%rs2232, [%SP+16];
	cvt.u32.u16	%r7767, %rs2232;
	mul.lo.s32 	%r7768, %r7767, 6;
	add.s32 	%r7769, %r7766, %r7768;
	cvt.s64.s32	%rd7238, %r7769;
	shl.b64 	%rd7239, %rd7238, 1;
	mov.u64 	%rd7240, cBoolModel;
	cvta.const.u64 	%rd7241, %rd7240;
	add.s64 	%rd7242, %rd7241, %rd7239;
	ld.u16 	%rs2233, [%rd7242];
	setp.ne.s16	%p436, %rs2233, 0;
	not.pred 	%p437, %p436;
	@%p437 bra 	BB46_442;
	bra.uni 	BB46_441;

BB46_441:
	.loc	1 408 1
tmp1248:
	cvt.u32.u16	%r7770, %rs1;
	cvt.u32.u16	%r7771, %rs30;
	mul.lo.s32 	%r7772, %r7770, %r7771;
	ld.u16 	%rs2234, [%SP+42];
	cvt.u32.u16	%r7773, %rs2234;
	mul.lo.s32 	%r7774, %r7773, 28;
	add.s32 	%r7775, %r7772, %r7774;
	cvt.u64.u16	%rd7243, %rs3;
	mov.u64 	%rd7244, cSegToComp;
	cvta.const.u64 	%rd7245, %rd7244;
	shl.b64 	%rd7246, %rd7243, 1;
	add.s64 	%rd7247, %rd7245, %rd7246;
	ld.u16 	%rs2235, [%rd7247];
	cvt.u32.u16	%r7776, %rs2235;
	add.s32 	%r7777, %r7775, %r7776;
	cvt.s64.s32	%rd7248, %r7777;
	shl.b64 	%rd7249, %rd7248, 2;
	add.s64 	%rd7250, %rd13, %rd7249;
	ld.f32 	%f1292, [%rd7250];
	cvt.u32.u16	%r7778, %rs1;
	cvt.u32.u16	%r7779, %rs30;
	mul.lo.s32 	%r7780, %r7778, %r7779;
	ld.u16 	%rs2236, [%SP+42];
	cvt.u32.u16	%r7781, %rs2236;
	mul.lo.s32 	%r7782, %r7781, 29;
	add.s32 	%r7783, %r7780, %r7782;
	cvt.u64.u16	%rd7251, %rs3;
	shl.b64 	%rd7252, %rd7251, 1;
	add.s64 	%rd7253, %rd7245, %rd7252;
	ld.u16 	%rs2237, [%rd7253];
	cvt.u32.u16	%r7784, %rs2237;
	add.s32 	%r7785, %r7783, %r7784;
	cvt.s64.s32	%rd7254, %r7785;
	shl.b64 	%rd7255, %rd7254, 2;
	add.s64 	%rd7256, %rd13, %rd7255;
	ld.f32 	%f1293, [%rd7256];
	add.u64 	%rd7257, %SP, 848;
	add.u64 	%rd7258, %SP, 864;
	// Callseq Start 231
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7257;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7258;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2194;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1292;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1293;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 231
tmp1249:

BB46_442:
	.loc	1 408 1
	cvt.u32.u16	%r7786, %rs4;
	ld.u16 	%rs2238, [%SP+16];
	cvt.u32.u16	%r7787, %rs2238;
	mul.lo.s32 	%r7788, %r7787, 0;
	add.s32 	%r7789, %r7786, %r7788;
	cvt.s64.s32	%rd7259, %r7789;
	shl.b64 	%rd7260, %rd7259, 1;
	mov.u64 	%rd7261, cBoolModel;
	cvta.const.u64 	%rd7262, %rd7261;
	add.s64 	%rd7263, %rd7262, %rd7260;
	ld.u16 	%rs2239, [%rd7263];
	setp.ne.s16	%p438, %rs2239, 0;
	not.pred 	%p439, %p438;
	@%p439 bra 	BB46_444;
	bra.uni 	BB46_443;

BB46_443:
	add.u64 	%rd7264, %SP, 380;
	.loc	1 408 1
tmp1250:
	add.s64 	%rd7265, %rd7264, 4;
	cvt.u32.u16	%r7790, %rs1;
	cvt.u32.u16	%r7791, %rs30;
	mul.lo.s32 	%r7792, %r7790, %r7791;
	ld.u16 	%rs2240, [%SP+42];
	cvt.u32.u16	%r7793, %rs2240;
	mul.lo.s32 	%r7794, %r7793, 0;
	add.s32 	%r7795, %r7792, %r7794;
	cvt.u64.u16	%rd7266, %rs4;
	mov.u64 	%rd7267, cSegToComp;
	cvta.const.u64 	%rd7268, %rd7267;
	shl.b64 	%rd7269, %rd7266, 1;
	add.s64 	%rd7270, %rd7268, %rd7269;
	ld.u16 	%rs2241, [%rd7270];
	cvt.u32.u16	%r7796, %rs2241;
	add.s32 	%r7797, %r7795, %r7796;
	cvt.s64.s32	%rd7271, %r7797;
	shl.b64 	%rd7272, %rd7271, 2;
	add.s64 	%rd7273, %rd13, %rd7272;
	ld.f32 	%f1294, [%rd7273];
	cvt.u32.u16	%r7798, %rs1;
	cvt.u32.u16	%r7799, %rs30;
	mul.lo.s32 	%r7800, %r7798, %r7799;
	ld.u16 	%rs2242, [%SP+42];
	cvt.u32.u16	%r7801, %rs2242;
	mul.lo.s32 	%r7802, %r7801, 1;
	add.s32 	%r7803, %r7800, %r7802;
	cvt.u64.u16	%rd7274, %rs4;
	shl.b64 	%rd7275, %rd7274, 1;
	add.s64 	%rd7276, %rd7268, %rd7275;
	ld.u16 	%rs2243, [%rd7276];
	cvt.u32.u16	%r7804, %rs2243;
	add.s32 	%r7805, %r7803, %r7804;
	cvt.s64.s32	%rd7277, %r7805;
	shl.b64 	%rd7278, %rd7277, 2;
	add.s64 	%rd7279, %rd13, %rd7278;
	ld.f32 	%f1295, [%rd7279];
	ld.f32 	%f1296, [%SP+412];
	add.s64 	%rd7280, %rd7264, 36;
	add.u64 	%rd7281, %SP, 872;
	add.u64 	%rd7282, %SP, 888;
	// Callseq Start 232
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7281;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7282;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7264;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7265;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1294;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1295;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1296;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7280;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 232
tmp1251:

BB46_444:
	.loc	1 408 1
	cvt.u32.u16	%r7806, %rs4;
	ld.u16 	%rs2244, [%SP+16];
	cvt.u32.u16	%r7807, %rs2244;
	mul.lo.s32 	%r7808, %r7807, 1;
	add.s32 	%r7809, %r7806, %r7808;
	cvt.s64.s32	%rd7283, %r7809;
	shl.b64 	%rd7284, %rd7283, 1;
	mov.u64 	%rd7285, cBoolModel;
	cvta.const.u64 	%rd7286, %rd7285;
	add.s64 	%rd7287, %rd7286, %rd7284;
	ld.u16 	%rs2245, [%rd7287];
	setp.ne.s16	%p440, %rs2245, 0;
	not.pred 	%p441, %p440;
	@%p441 bra 	BB46_446;
	bra.uni 	BB46_445;

BB46_445:
	add.u64 	%rd7288, %SP, 380;
	.loc	1 408 1
tmp1252:
	add.s64 	%rd7289, %rd7288, 8;
	ld.f32 	%f1297, [%SP+416];
	add.s64 	%rd7290, %rd7288, 32;
	add.u64 	%rd7291, %SP, 872;
	add.u64 	%rd7292, %SP, 888;
	// Callseq Start 233
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7291;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7292;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7289;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1297;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7290;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 233
tmp1253:

BB46_446:
	.loc	1 408 1
	cvt.u32.u16	%r7810, %rs4;
	ld.u16 	%rs2246, [%SP+16];
	cvt.u32.u16	%r7811, %rs2246;
	mul.lo.s32 	%r7812, %r7811, 2;
	add.s32 	%r7813, %r7810, %r7812;
	cvt.s64.s32	%rd7293, %r7813;
	shl.b64 	%rd7294, %rd7293, 1;
	mov.u64 	%rd7295, cBoolModel;
	cvta.const.u64 	%rd7296, %rd7295;
	add.s64 	%rd7297, %rd7296, %rd7294;
	ld.u16 	%rs2247, [%rd7297];
	setp.ne.s16	%p442, %rs2247, 0;
	not.pred 	%p443, %p442;
	@%p443 bra 	BB46_448;
	bra.uni 	BB46_447;

BB46_447:
	add.u64 	%rd7298, %SP, 380;
	.loc	1 408 1
tmp1254:
	add.s64 	%rd7299, %rd7298, 12;
	cvt.u32.u16	%r7814, %rs1;
	cvt.u32.u16	%r7815, %rs30;
	mul.lo.s32 	%r7816, %r7814, %r7815;
	ld.u16 	%rs2248, [%SP+42];
	cvt.u32.u16	%r7817, %rs2248;
	mul.lo.s32 	%r7818, %r7817, 2;
	add.s32 	%r7819, %r7816, %r7818;
	cvt.u64.u16	%rd7300, %rs4;
	mov.u64 	%rd7301, cSegToComp;
	cvta.const.u64 	%rd7302, %rd7301;
	shl.b64 	%rd7303, %rd7300, 1;
	add.s64 	%rd7304, %rd7302, %rd7303;
	ld.u16 	%rs2249, [%rd7304];
	cvt.u32.u16	%r7820, %rs2249;
	add.s32 	%r7821, %r7819, %r7820;
	cvt.s64.s32	%rd7305, %r7821;
	shl.b64 	%rd7306, %rd7305, 2;
	add.s64 	%rd7307, %rd13, %rd7306;
	ld.f32 	%f1298, [%rd7307];
	cvt.u32.u16	%r7822, %rs1;
	cvt.u32.u16	%r7823, %rs30;
	mul.lo.s32 	%r7824, %r7822, %r7823;
	ld.u16 	%rs2250, [%SP+42];
	cvt.u32.u16	%r7825, %rs2250;
	mul.lo.s32 	%r7826, %r7825, 3;
	add.s32 	%r7827, %r7824, %r7826;
	cvt.u64.u16	%rd7308, %rs4;
	shl.b64 	%rd7309, %rd7308, 1;
	add.s64 	%rd7310, %rd7302, %rd7309;
	ld.u16 	%rs2251, [%rd7310];
	cvt.u32.u16	%r7828, %rs2251;
	add.s32 	%r7829, %r7827, %r7828;
	cvt.s64.s32	%rd7311, %r7829;
	shl.b64 	%rd7312, %rd7311, 2;
	add.s64 	%rd7313, %rd13, %rd7312;
	ld.f32 	%f1299, [%rd7313];
	cvt.u32.u16	%r7830, %rs1;
	cvt.u32.u16	%r7831, %rs30;
	mul.lo.s32 	%r7832, %r7830, %r7831;
	ld.u16 	%rs2252, [%SP+42];
	cvt.u32.u16	%r7833, %rs2252;
	mul.lo.s32 	%r7834, %r7833, 4;
	add.s32 	%r7835, %r7832, %r7834;
	cvt.u64.u16	%rd7314, %rs4;
	shl.b64 	%rd7315, %rd7314, 1;
	add.s64 	%rd7316, %rd7302, %rd7315;
	ld.u16 	%rs2253, [%rd7316];
	cvt.u32.u16	%r7836, %rs2253;
	add.s32 	%r7837, %r7835, %r7836;
	cvt.s64.s32	%rd7317, %r7837;
	shl.b64 	%rd7318, %rd7317, 2;
	add.s64 	%rd7319, %rd13, %rd7318;
	ld.f32 	%f1300, [%rd7319];
	cvt.u32.u16	%r7838, %rs1;
	cvt.u32.u16	%r7839, %rs30;
	mul.lo.s32 	%r7840, %r7838, %r7839;
	ld.u16 	%rs2254, [%SP+42];
	cvt.u32.u16	%r7841, %rs2254;
	mul.lo.s32 	%r7842, %r7841, 5;
	add.s32 	%r7843, %r7840, %r7842;
	cvt.u64.u16	%rd7320, %rs4;
	shl.b64 	%rd7321, %rd7320, 1;
	add.s64 	%rd7322, %rd7302, %rd7321;
	ld.u16 	%rs2255, [%rd7322];
	cvt.u32.u16	%r7844, %rs2255;
	add.s32 	%r7845, %r7843, %r7844;
	cvt.s64.s32	%rd7323, %r7845;
	shl.b64 	%rd7324, %rd7323, 2;
	add.s64 	%rd7325, %rd13, %rd7324;
	ld.f32 	%f1301, [%rd7325];
	ld.f32 	%f1302, [%SP+412];
	add.u64 	%rd7326, %SP, 872;
	add.u64 	%rd7327, %SP, 888;
	// Callseq Start 234
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7326;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7327;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7299;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1298;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1299;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1300;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1301;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1302;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 234
tmp1255:

BB46_448:
	.loc	1 408 1
	cvt.u32.u16	%r7846, %rs4;
	ld.u16 	%rs2256, [%SP+16];
	cvt.u32.u16	%r7847, %rs2256;
	mul.lo.s32 	%r7848, %r7847, 3;
	add.s32 	%r7849, %r7846, %r7848;
	cvt.s64.s32	%rd7328, %r7849;
	shl.b64 	%rd7329, %rd7328, 1;
	mov.u64 	%rd7330, cBoolModel;
	cvta.const.u64 	%rd7331, %rd7330;
	add.s64 	%rd7332, %rd7331, %rd7329;
	ld.u16 	%rs2257, [%rd7332];
	setp.ne.s16	%p444, %rs2257, 0;
	not.pred 	%p445, %p444;
	@%p445 bra 	BB46_450;
	bra.uni 	BB46_449;

BB46_449:
	add.u64 	%rd7333, %SP, 380;
	.loc	1 408 1
tmp1256:
	add.s64 	%rd7334, %rd7333, 16;
	cvt.u32.u16	%r7850, %rs1;
	cvt.u32.u16	%r7851, %rs30;
	mul.lo.s32 	%r7852, %r7850, %r7851;
	ld.u16 	%rs2258, [%SP+42];
	cvt.u32.u16	%r7853, %rs2258;
	mul.lo.s32 	%r7854, %r7853, 6;
	add.s32 	%r7855, %r7852, %r7854;
	cvt.u64.u16	%rd7335, %rs4;
	mov.u64 	%rd7336, cSegToComp;
	cvta.const.u64 	%rd7337, %rd7336;
	shl.b64 	%rd7338, %rd7335, 1;
	add.s64 	%rd7339, %rd7337, %rd7338;
	ld.u16 	%rs2259, [%rd7339];
	cvt.u32.u16	%r7856, %rs2259;
	add.s32 	%r7857, %r7855, %r7856;
	cvt.s64.s32	%rd7340, %r7857;
	shl.b64 	%rd7341, %rd7340, 2;
	add.s64 	%rd7342, %rd13, %rd7341;
	ld.f32 	%f1303, [%rd7342];
	cvt.u32.u16	%r7858, %rs1;
	cvt.u32.u16	%r7859, %rs30;
	mul.lo.s32 	%r7860, %r7858, %r7859;
	ld.u16 	%rs2260, [%SP+42];
	cvt.u32.u16	%r7861, %rs2260;
	mul.lo.s32 	%r7862, %r7861, 7;
	add.s32 	%r7863, %r7860, %r7862;
	cvt.u64.u16	%rd7343, %rs4;
	shl.b64 	%rd7344, %rd7343, 1;
	add.s64 	%rd7345, %rd7337, %rd7344;
	ld.u16 	%rs2261, [%rd7345];
	cvt.u32.u16	%r7864, %rs2261;
	add.s32 	%r7865, %r7863, %r7864;
	cvt.s64.s32	%rd7346, %r7865;
	shl.b64 	%rd7347, %rd7346, 2;
	add.s64 	%rd7348, %rd13, %rd7347;
	ld.f32 	%f1304, [%rd7348];
	cvt.u32.u16	%r7866, %rs1;
	cvt.u32.u16	%r7867, %rs30;
	mul.lo.s32 	%r7868, %r7866, %r7867;
	ld.u16 	%rs2262, [%SP+42];
	cvt.u32.u16	%r7869, %rs2262;
	mul.lo.s32 	%r7870, %r7869, 8;
	add.s32 	%r7871, %r7868, %r7870;
	cvt.u64.u16	%rd7349, %rs4;
	shl.b64 	%rd7350, %rd7349, 1;
	add.s64 	%rd7351, %rd7337, %rd7350;
	ld.u16 	%rs2263, [%rd7351];
	cvt.u32.u16	%r7872, %rs2263;
	add.s32 	%r7873, %r7871, %r7872;
	cvt.s64.s32	%rd7352, %r7873;
	shl.b64 	%rd7353, %rd7352, 2;
	add.s64 	%rd7354, %rd13, %rd7353;
	ld.f32 	%f1305, [%rd7354];
	cvt.u32.u16	%r7874, %rs1;
	cvt.u32.u16	%r7875, %rs30;
	mul.lo.s32 	%r7876, %r7874, %r7875;
	ld.u16 	%rs2264, [%SP+42];
	cvt.u32.u16	%r7877, %rs2264;
	mul.lo.s32 	%r7878, %r7877, 9;
	add.s32 	%r7879, %r7876, %r7878;
	cvt.u64.u16	%rd7355, %rs4;
	shl.b64 	%rd7356, %rd7355, 1;
	add.s64 	%rd7357, %rd7337, %rd7356;
	ld.u16 	%rs2265, [%rd7357];
	cvt.u32.u16	%r7880, %rs2265;
	add.s32 	%r7881, %r7879, %r7880;
	cvt.s64.s32	%rd7358, %r7881;
	shl.b64 	%rd7359, %rd7358, 2;
	add.s64 	%rd7360, %rd13, %rd7359;
	ld.f32 	%f1306, [%rd7360];
	cvt.u32.u16	%r7882, %rs1;
	cvt.u32.u16	%r7883, %rs30;
	mul.lo.s32 	%r7884, %r7882, %r7883;
	ld.u16 	%rs2266, [%SP+42];
	cvt.u32.u16	%r7885, %rs2266;
	mul.lo.s32 	%r7886, %r7885, 10;
	add.s32 	%r7887, %r7884, %r7886;
	cvt.u64.u16	%rd7361, %rs4;
	shl.b64 	%rd7362, %rd7361, 1;
	add.s64 	%rd7363, %rd7337, %rd7362;
	ld.u16 	%rs2267, [%rd7363];
	cvt.u32.u16	%r7888, %rs2267;
	add.s32 	%r7889, %r7887, %r7888;
	cvt.s64.s32	%rd7364, %r7889;
	shl.b64 	%rd7365, %rd7364, 2;
	add.s64 	%rd7366, %rd13, %rd7365;
	ld.f32 	%f1307, [%rd7366];
	add.u64 	%rd7367, %SP, 872;
	add.u64 	%rd7368, %SP, 888;
	// Callseq Start 235
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7367;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7368;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7334;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1303;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1304;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1305;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1306;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1307;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 235
tmp1257:

BB46_450:
	.loc	1 408 1
	cvt.u32.u16	%r7890, %rs4;
	ld.u16 	%rs2268, [%SP+16];
	cvt.u32.u16	%r7891, %rs2268;
	mul.lo.s32 	%r7892, %r7891, 4;
	add.s32 	%r7893, %r7890, %r7892;
	cvt.s64.s32	%rd7369, %r7893;
	shl.b64 	%rd7370, %rd7369, 1;
	mov.u64 	%rd7371, cBoolModel;
	cvta.const.u64 	%rd7372, %rd7371;
	add.s64 	%rd7373, %rd7372, %rd7370;
	ld.u16 	%rs2269, [%rd7373];
	setp.ne.s16	%p446, %rs2269, 0;
	not.pred 	%p447, %p446;
	@%p447 bra 	BB46_452;
	bra.uni 	BB46_451;

BB46_451:
	add.u64 	%rd7374, %SP, 380;
	.loc	1 408 1
tmp1258:
	add.s64 	%rd7375, %rd7374, 20;
	cvt.u32.u16	%r7894, %rs1;
	cvt.u32.u16	%r7895, %rs30;
	mul.lo.s32 	%r7896, %r7894, %r7895;
	ld.u16 	%rs2270, [%SP+42];
	cvt.u32.u16	%r7897, %rs2270;
	mul.lo.s32 	%r7898, %r7897, 11;
	add.s32 	%r7899, %r7896, %r7898;
	cvt.u64.u16	%rd7376, %rs4;
	mov.u64 	%rd7377, cSegToComp;
	cvta.const.u64 	%rd7378, %rd7377;
	shl.b64 	%rd7379, %rd7376, 1;
	add.s64 	%rd7380, %rd7378, %rd7379;
	ld.u16 	%rs2271, [%rd7380];
	cvt.u32.u16	%r7900, %rs2271;
	add.s32 	%r7901, %r7899, %r7900;
	cvt.s64.s32	%rd7381, %r7901;
	shl.b64 	%rd7382, %rd7381, 2;
	add.s64 	%rd7383, %rd13, %rd7382;
	ld.f32 	%f1308, [%rd7383];
	cvt.u32.u16	%r7902, %rs1;
	cvt.u32.u16	%r7903, %rs30;
	mul.lo.s32 	%r7904, %r7902, %r7903;
	ld.u16 	%rs2272, [%SP+42];
	cvt.u32.u16	%r7905, %rs2272;
	mul.lo.s32 	%r7906, %r7905, 12;
	add.s32 	%r7907, %r7904, %r7906;
	cvt.u64.u16	%rd7384, %rs4;
	shl.b64 	%rd7385, %rd7384, 1;
	add.s64 	%rd7386, %rd7378, %rd7385;
	ld.u16 	%rs2273, [%rd7386];
	cvt.u32.u16	%r7908, %rs2273;
	add.s32 	%r7909, %r7907, %r7908;
	cvt.s64.s32	%rd7387, %r7909;
	shl.b64 	%rd7388, %rd7387, 2;
	add.s64 	%rd7389, %rd13, %rd7388;
	ld.f32 	%f1309, [%rd7389];
	cvt.u32.u16	%r7910, %rs1;
	cvt.u32.u16	%r7911, %rs30;
	mul.lo.s32 	%r7912, %r7910, %r7911;
	ld.u16 	%rs2274, [%SP+42];
	cvt.u32.u16	%r7913, %rs2274;
	mul.lo.s32 	%r7914, %r7913, 13;
	add.s32 	%r7915, %r7912, %r7914;
	cvt.u64.u16	%rd7390, %rs4;
	shl.b64 	%rd7391, %rd7390, 1;
	add.s64 	%rd7392, %rd7378, %rd7391;
	ld.u16 	%rs2275, [%rd7392];
	cvt.u32.u16	%r7916, %rs2275;
	add.s32 	%r7917, %r7915, %r7916;
	cvt.s64.s32	%rd7393, %r7917;
	shl.b64 	%rd7394, %rd7393, 2;
	add.s64 	%rd7395, %rd13, %rd7394;
	ld.f32 	%f1310, [%rd7395];
	cvt.u32.u16	%r7918, %rs1;
	cvt.u32.u16	%r7919, %rs30;
	mul.lo.s32 	%r7920, %r7918, %r7919;
	ld.u16 	%rs2276, [%SP+42];
	cvt.u32.u16	%r7921, %rs2276;
	mul.lo.s32 	%r7922, %r7921, 14;
	add.s32 	%r7923, %r7920, %r7922;
	cvt.u64.u16	%rd7396, %rs4;
	shl.b64 	%rd7397, %rd7396, 1;
	add.s64 	%rd7398, %rd7378, %rd7397;
	ld.u16 	%rs2277, [%rd7398];
	cvt.u32.u16	%r7924, %rs2277;
	add.s32 	%r7925, %r7923, %r7924;
	cvt.s64.s32	%rd7399, %r7925;
	shl.b64 	%rd7400, %rd7399, 2;
	add.s64 	%rd7401, %rd13, %rd7400;
	ld.f32 	%f1311, [%rd7401];
	cvt.u32.u16	%r7926, %rs1;
	cvt.u32.u16	%r7927, %rs30;
	mul.lo.s32 	%r7928, %r7926, %r7927;
	ld.u16 	%rs2278, [%SP+42];
	cvt.u32.u16	%r7929, %rs2278;
	mul.lo.s32 	%r7930, %r7929, 15;
	add.s32 	%r7931, %r7928, %r7930;
	cvt.u64.u16	%rd7402, %rs4;
	shl.b64 	%rd7403, %rd7402, 1;
	add.s64 	%rd7404, %rd7378, %rd7403;
	ld.u16 	%rs2279, [%rd7404];
	cvt.u32.u16	%r7932, %rs2279;
	add.s32 	%r7933, %r7931, %r7932;
	cvt.s64.s32	%rd7405, %r7933;
	shl.b64 	%rd7406, %rd7405, 2;
	add.s64 	%rd7407, %rd13, %rd7406;
	ld.f32 	%f1312, [%rd7407];
	add.u64 	%rd7408, %SP, 872;
	add.u64 	%rd7409, %SP, 888;
	// Callseq Start 236
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7408;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7409;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7375;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1308;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1309;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1310;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1311;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1312;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 236
tmp1259:

BB46_452:
	.loc	1 408 1
	cvt.u32.u16	%r7934, %rs4;
	ld.u16 	%rs2280, [%SP+16];
	cvt.u32.u16	%r7935, %rs2280;
	mul.lo.s32 	%r7936, %r7935, 5;
	add.s32 	%r7937, %r7934, %r7936;
	cvt.s64.s32	%rd7410, %r7937;
	shl.b64 	%rd7411, %rd7410, 1;
	mov.u64 	%rd7412, cBoolModel;
	cvta.const.u64 	%rd7413, %rd7412;
	add.s64 	%rd7414, %rd7413, %rd7411;
	ld.u16 	%rs2281, [%rd7414];
	setp.ne.s16	%p448, %rs2281, 0;
	not.pred 	%p449, %p448;
	@%p449 bra 	BB46_454;
	bra.uni 	BB46_453;

BB46_453:
	add.u64 	%rd7415, %SP, 380;
	.loc	1 408 1
tmp1260:
	add.s64 	%rd7416, %rd7415, 24;
	add.s64 	%rd7417, %rd7415, 28;
	cvt.u32.u16	%r7938, %rs1;
	cvt.u32.u16	%r7939, %rs30;
	mul.lo.s32 	%r7940, %r7938, %r7939;
	ld.u16 	%rs2282, [%SP+42];
	cvt.u32.u16	%r7941, %rs2282;
	mul.lo.s32 	%r7942, %r7941, 16;
	add.s32 	%r7943, %r7940, %r7942;
	cvt.u64.u16	%rd7418, %rs4;
	mov.u64 	%rd7419, cSegToComp;
	cvta.const.u64 	%rd7420, %rd7419;
	shl.b64 	%rd7421, %rd7418, 1;
	add.s64 	%rd7422, %rd7420, %rd7421;
	ld.u16 	%rs2283, [%rd7422];
	cvt.u32.u16	%r7944, %rs2283;
	add.s32 	%r7945, %r7943, %r7944;
	cvt.s64.s32	%rd7423, %r7945;
	shl.b64 	%rd7424, %rd7423, 2;
	add.s64 	%rd7425, %rd13, %rd7424;
	ld.f32 	%f1313, [%rd7425];
	cvt.u32.u16	%r7946, %rs1;
	cvt.u32.u16	%r7947, %rs30;
	mul.lo.s32 	%r7948, %r7946, %r7947;
	ld.u16 	%rs2284, [%SP+42];
	cvt.u32.u16	%r7949, %rs2284;
	mul.lo.s32 	%r7950, %r7949, 17;
	add.s32 	%r7951, %r7948, %r7950;
	cvt.u64.u16	%rd7426, %rs4;
	shl.b64 	%rd7427, %rd7426, 1;
	add.s64 	%rd7428, %rd7420, %rd7427;
	ld.u16 	%rs2285, [%rd7428];
	cvt.u32.u16	%r7952, %rs2285;
	add.s32 	%r7953, %r7951, %r7952;
	cvt.s64.s32	%rd7429, %r7953;
	shl.b64 	%rd7430, %rd7429, 2;
	add.s64 	%rd7431, %rd13, %rd7430;
	ld.f32 	%f1314, [%rd7431];
	cvt.u32.u16	%r7954, %rs1;
	cvt.u32.u16	%r7955, %rs30;
	mul.lo.s32 	%r7956, %r7954, %r7955;
	ld.u16 	%rs2286, [%SP+42];
	cvt.u32.u16	%r7957, %rs2286;
	mul.lo.s32 	%r7958, %r7957, 18;
	add.s32 	%r7959, %r7956, %r7958;
	cvt.u64.u16	%rd7432, %rs4;
	shl.b64 	%rd7433, %rd7432, 1;
	add.s64 	%rd7434, %rd7420, %rd7433;
	ld.u16 	%rs2287, [%rd7434];
	cvt.u32.u16	%r7960, %rs2287;
	add.s32 	%r7961, %r7959, %r7960;
	cvt.s64.s32	%rd7435, %r7961;
	shl.b64 	%rd7436, %rd7435, 2;
	add.s64 	%rd7437, %rd13, %rd7436;
	ld.f32 	%f1315, [%rd7437];
	cvt.u32.u16	%r7962, %rs1;
	cvt.u32.u16	%r7963, %rs30;
	mul.lo.s32 	%r7964, %r7962, %r7963;
	ld.u16 	%rs2288, [%SP+42];
	cvt.u32.u16	%r7965, %rs2288;
	mul.lo.s32 	%r7966, %r7965, 19;
	add.s32 	%r7967, %r7964, %r7966;
	cvt.u64.u16	%rd7438, %rs4;
	shl.b64 	%rd7439, %rd7438, 1;
	add.s64 	%rd7440, %rd7420, %rd7439;
	ld.u16 	%rs2289, [%rd7440];
	cvt.u32.u16	%r7968, %rs2289;
	add.s32 	%r7969, %r7967, %r7968;
	cvt.s64.s32	%rd7441, %r7969;
	shl.b64 	%rd7442, %rd7441, 2;
	add.s64 	%rd7443, %rd13, %rd7442;
	ld.f32 	%f1316, [%rd7443];
	cvt.u32.u16	%r7970, %rs1;
	cvt.u32.u16	%r7971, %rs30;
	mul.lo.s32 	%r7972, %r7970, %r7971;
	ld.u16 	%rs2290, [%SP+42];
	cvt.u32.u16	%r7973, %rs2290;
	mul.lo.s32 	%r7974, %r7973, 20;
	add.s32 	%r7975, %r7972, %r7974;
	cvt.u64.u16	%rd7444, %rs4;
	shl.b64 	%rd7445, %rd7444, 1;
	add.s64 	%rd7446, %rd7420, %rd7445;
	ld.u16 	%rs2291, [%rd7446];
	cvt.u32.u16	%r7976, %rs2291;
	add.s32 	%r7977, %r7975, %r7976;
	cvt.s64.s32	%rd7447, %r7977;
	shl.b64 	%rd7448, %rd7447, 2;
	add.s64 	%rd7449, %rd13, %rd7448;
	ld.f32 	%f1317, [%rd7449];
	cvt.u32.u16	%r7978, %rs1;
	cvt.u32.u16	%r7979, %rs30;
	mul.lo.s32 	%r7980, %r7978, %r7979;
	ld.u16 	%rs2292, [%SP+42];
	cvt.u32.u16	%r7981, %rs2292;
	mul.lo.s32 	%r7982, %r7981, 21;
	add.s32 	%r7983, %r7980, %r7982;
	cvt.u64.u16	%rd7450, %rs4;
	shl.b64 	%rd7451, %rd7450, 1;
	add.s64 	%rd7452, %rd7420, %rd7451;
	ld.u16 	%rs2293, [%rd7452];
	cvt.u32.u16	%r7984, %rs2293;
	add.s32 	%r7985, %r7983, %r7984;
	cvt.s64.s32	%rd7453, %r7985;
	shl.b64 	%rd7454, %rd7453, 2;
	add.s64 	%rd7455, %rd13, %rd7454;
	ld.f32 	%f1318, [%rd7455];
	cvt.u32.u16	%r7986, %rs1;
	cvt.u32.u16	%r7987, %rs30;
	mul.lo.s32 	%r7988, %r7986, %r7987;
	ld.u16 	%rs2294, [%SP+42];
	cvt.u32.u16	%r7989, %rs2294;
	mul.lo.s32 	%r7990, %r7989, 22;
	add.s32 	%r7991, %r7988, %r7990;
	cvt.u64.u16	%rd7456, %rs4;
	shl.b64 	%rd7457, %rd7456, 1;
	add.s64 	%rd7458, %rd7420, %rd7457;
	ld.u16 	%rs2295, [%rd7458];
	cvt.u32.u16	%r7992, %rs2295;
	add.s32 	%r7993, %r7991, %r7992;
	cvt.s64.s32	%rd7459, %r7993;
	shl.b64 	%rd7460, %rd7459, 2;
	add.s64 	%rd7461, %rd13, %rd7460;
	ld.f32 	%f1319, [%rd7461];
	cvt.u32.u16	%r7994, %rs1;
	cvt.u32.u16	%r7995, %rs30;
	mul.lo.s32 	%r7996, %r7994, %r7995;
	ld.u16 	%rs2296, [%SP+42];
	cvt.u32.u16	%r7997, %rs2296;
	mul.lo.s32 	%r7998, %r7997, 23;
	add.s32 	%r7999, %r7996, %r7998;
	cvt.u64.u16	%rd7462, %rs4;
	shl.b64 	%rd7463, %rd7462, 1;
	add.s64 	%rd7464, %rd7420, %rd7463;
	ld.u16 	%rs2297, [%rd7464];
	cvt.u32.u16	%r8000, %rs2297;
	add.s32 	%r8001, %r7999, %r8000;
	cvt.s64.s32	%rd7465, %r8001;
	shl.b64 	%rd7466, %rd7465, 2;
	add.s64 	%rd7467, %rd13, %rd7466;
	ld.f32 	%f1320, [%rd7467];
	cvt.u32.u16	%r8002, %rs1;
	cvt.u32.u16	%r8003, %rs30;
	mul.lo.s32 	%r8004, %r8002, %r8003;
	ld.u16 	%rs2298, [%SP+42];
	cvt.u32.u16	%r8005, %rs2298;
	mul.lo.s32 	%r8006, %r8005, 24;
	add.s32 	%r8007, %r8004, %r8006;
	cvt.u64.u16	%rd7468, %rs4;
	shl.b64 	%rd7469, %rd7468, 1;
	add.s64 	%rd7470, %rd7420, %rd7469;
	ld.u16 	%rs2299, [%rd7470];
	cvt.u32.u16	%r8008, %rs2299;
	add.s32 	%r8009, %r8007, %r8008;
	cvt.s64.s32	%rd7471, %r8009;
	shl.b64 	%rd7472, %rd7471, 2;
	add.s64 	%rd7473, %rd13, %rd7472;
	ld.f32 	%f1321, [%rd7473];
	cvt.u32.u16	%r8010, %rs1;
	cvt.u32.u16	%r8011, %rs30;
	mul.lo.s32 	%r8012, %r8010, %r8011;
	ld.u16 	%rs2300, [%SP+42];
	cvt.u32.u16	%r8013, %rs2300;
	mul.lo.s32 	%r8014, %r8013, 25;
	add.s32 	%r8015, %r8012, %r8014;
	cvt.u64.u16	%rd7474, %rs4;
	shl.b64 	%rd7475, %rd7474, 1;
	add.s64 	%rd7476, %rd7420, %rd7475;
	ld.u16 	%rs2301, [%rd7476];
	cvt.u32.u16	%r8016, %rs2301;
	add.s32 	%r8017, %r8015, %r8016;
	cvt.s64.s32	%rd7477, %r8017;
	shl.b64 	%rd7478, %rd7477, 2;
	add.s64 	%rd7479, %rd13, %rd7478;
	ld.f32 	%f1322, [%rd7479];
	cvt.u32.u16	%r8018, %rs1;
	cvt.u32.u16	%r8019, %rs30;
	mul.lo.s32 	%r8020, %r8018, %r8019;
	ld.u16 	%rs2302, [%SP+42];
	cvt.u32.u16	%r8021, %rs2302;
	mul.lo.s32 	%r8022, %r8021, 26;
	add.s32 	%r8023, %r8020, %r8022;
	cvt.u64.u16	%rd7480, %rs4;
	shl.b64 	%rd7481, %rd7480, 1;
	add.s64 	%rd7482, %rd7420, %rd7481;
	ld.u16 	%rs2303, [%rd7482];
	cvt.u32.u16	%r8024, %rs2303;
	add.s32 	%r8025, %r8023, %r8024;
	cvt.s64.s32	%rd7483, %r8025;
	shl.b64 	%rd7484, %rd7483, 2;
	add.s64 	%rd7485, %rd13, %rd7484;
	ld.f32 	%f1323, [%rd7485];
	cvt.u32.u16	%r8026, %rs1;
	cvt.u32.u16	%r8027, %rs30;
	mul.lo.s32 	%r8028, %r8026, %r8027;
	ld.u16 	%rs2304, [%SP+42];
	cvt.u32.u16	%r8029, %rs2304;
	mul.lo.s32 	%r8030, %r8029, 27;
	add.s32 	%r8031, %r8028, %r8030;
	cvt.u64.u16	%rd7486, %rs4;
	shl.b64 	%rd7487, %rd7486, 1;
	add.s64 	%rd7488, %rd7420, %rd7487;
	ld.u16 	%rs2305, [%rd7488];
	cvt.u32.u16	%r8032, %rs2305;
	add.s32 	%r8033, %r8031, %r8032;
	cvt.s64.s32	%rd7489, %r8033;
	shl.b64 	%rd7490, %rd7489, 2;
	add.s64 	%rd7491, %rd13, %rd7490;
	ld.f32 	%f1324, [%rd7491];
	add.u64 	%rd7492, %SP, 872;
	add.u64 	%rd7493, %SP, 888;
	// Callseq Start 237
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7492;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7493;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7416;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7417;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1313;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1314;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1315;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1316;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1317;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1318;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1319;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1320;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1321;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1322;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1323;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1324;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 237
tmp1261:

BB46_454:
	.loc	1 408 1
	cvt.u32.u16	%r8034, %rs4;
	ld.u16 	%rs2306, [%SP+16];
	cvt.u32.u16	%r8035, %rs2306;
	mul.lo.s32 	%r8036, %r8035, 6;
	add.s32 	%r8037, %r8034, %r8036;
	cvt.s64.s32	%rd7494, %r8037;
	shl.b64 	%rd7495, %rd7494, 1;
	mov.u64 	%rd7496, cBoolModel;
	cvta.const.u64 	%rd7497, %rd7496;
	add.s64 	%rd7498, %rd7497, %rd7495;
	ld.u16 	%rs2307, [%rd7498];
	setp.ne.s16	%p450, %rs2307, 0;
	not.pred 	%p451, %p450;
	@%p451 bra 	BB46_456;
	bra.uni 	BB46_455;

BB46_455:
	.loc	1 408 1
tmp1262:
	cvt.u32.u16	%r8038, %rs1;
	cvt.u32.u16	%r8039, %rs30;
	mul.lo.s32 	%r8040, %r8038, %r8039;
	ld.u16 	%rs2308, [%SP+42];
	cvt.u32.u16	%r8041, %rs2308;
	mul.lo.s32 	%r8042, %r8041, 28;
	add.s32 	%r8043, %r8040, %r8042;
	cvt.u64.u16	%rd7499, %rs4;
	mov.u64 	%rd7500, cSegToComp;
	cvta.const.u64 	%rd7501, %rd7500;
	shl.b64 	%rd7502, %rd7499, 1;
	add.s64 	%rd7503, %rd7501, %rd7502;
	ld.u16 	%rs2309, [%rd7503];
	cvt.u32.u16	%r8044, %rs2309;
	add.s32 	%r8045, %r8043, %r8044;
	cvt.s64.s32	%rd7504, %r8045;
	shl.b64 	%rd7505, %rd7504, 2;
	add.s64 	%rd7506, %rd13, %rd7505;
	ld.f32 	%f1325, [%rd7506];
	cvt.u32.u16	%r8046, %rs1;
	cvt.u32.u16	%r8047, %rs30;
	mul.lo.s32 	%r8048, %r8046, %r8047;
	ld.u16 	%rs2310, [%SP+42];
	cvt.u32.u16	%r8049, %rs2310;
	mul.lo.s32 	%r8050, %r8049, 29;
	add.s32 	%r8051, %r8048, %r8050;
	cvt.u64.u16	%rd7507, %rs4;
	shl.b64 	%rd7508, %rd7507, 1;
	add.s64 	%rd7509, %rd7501, %rd7508;
	ld.u16 	%rs2311, [%rd7509];
	cvt.u32.u16	%r8052, %rs2311;
	add.s32 	%r8053, %r8051, %r8052;
	cvt.s64.s32	%rd7510, %r8053;
	shl.b64 	%rd7511, %rd7510, 2;
	add.s64 	%rd7512, %rd13, %rd7511;
	ld.f32 	%f1326, [%rd7512];
	add.u64 	%rd7513, %SP, 872;
	add.u64 	%rd7514, %SP, 888;
	// Callseq Start 238
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7513;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7514;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2196;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1325;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1326;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 238
tmp1263:

BB46_456:
	.loc	1 408 1
	cvt.u32.u16	%r8054, %rs5;
	ld.u16 	%rs2312, [%SP+16];
	cvt.u32.u16	%r8055, %rs2312;
	mul.lo.s32 	%r8056, %r8055, 0;
	add.s32 	%r8057, %r8054, %r8056;
	cvt.s64.s32	%rd7515, %r8057;
	shl.b64 	%rd7516, %rd7515, 1;
	mov.u64 	%rd7517, cBoolModel;
	cvta.const.u64 	%rd7518, %rd7517;
	add.s64 	%rd7519, %rd7518, %rd7516;
	ld.u16 	%rs2313, [%rd7519];
	setp.ne.s16	%p452, %rs2313, 0;
	not.pred 	%p453, %p452;
	@%p453 bra 	BB46_458;
	bra.uni 	BB46_457;

BB46_457:
	add.u64 	%rd7520, %SP, 420;
	.loc	1 408 1
tmp1264:
	add.s64 	%rd7521, %rd7520, 4;
	cvt.u32.u16	%r8058, %rs1;
	cvt.u32.u16	%r8059, %rs30;
	mul.lo.s32 	%r8060, %r8058, %r8059;
	ld.u16 	%rs2314, [%SP+42];
	cvt.u32.u16	%r8061, %rs2314;
	mul.lo.s32 	%r8062, %r8061, 0;
	add.s32 	%r8063, %r8060, %r8062;
	cvt.u64.u16	%rd7522, %rs5;
	mov.u64 	%rd7523, cSegToComp;
	cvta.const.u64 	%rd7524, %rd7523;
	shl.b64 	%rd7525, %rd7522, 1;
	add.s64 	%rd7526, %rd7524, %rd7525;
	ld.u16 	%rs2315, [%rd7526];
	cvt.u32.u16	%r8064, %rs2315;
	add.s32 	%r8065, %r8063, %r8064;
	cvt.s64.s32	%rd7527, %r8065;
	shl.b64 	%rd7528, %rd7527, 2;
	add.s64 	%rd7529, %rd13, %rd7528;
	ld.f32 	%f1327, [%rd7529];
	cvt.u32.u16	%r8066, %rs1;
	cvt.u32.u16	%r8067, %rs30;
	mul.lo.s32 	%r8068, %r8066, %r8067;
	ld.u16 	%rs2316, [%SP+42];
	cvt.u32.u16	%r8069, %rs2316;
	mul.lo.s32 	%r8070, %r8069, 1;
	add.s32 	%r8071, %r8068, %r8070;
	cvt.u64.u16	%rd7530, %rs5;
	shl.b64 	%rd7531, %rd7530, 1;
	add.s64 	%rd7532, %rd7524, %rd7531;
	ld.u16 	%rs2317, [%rd7532];
	cvt.u32.u16	%r8072, %rs2317;
	add.s32 	%r8073, %r8071, %r8072;
	cvt.s64.s32	%rd7533, %r8073;
	shl.b64 	%rd7534, %rd7533, 2;
	add.s64 	%rd7535, %rd13, %rd7534;
	ld.f32 	%f1328, [%rd7535];
	ld.f32 	%f1329, [%SP+452];
	add.s64 	%rd7536, %rd7520, 36;
	add.u64 	%rd7537, %SP, 896;
	add.u64 	%rd7538, %SP, 912;
	// Callseq Start 239
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7537;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7538;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7520;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7521;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1327;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1328;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1329;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7536;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 239
tmp1265:

BB46_458:
	.loc	1 408 1
	cvt.u32.u16	%r8074, %rs5;
	ld.u16 	%rs2318, [%SP+16];
	cvt.u32.u16	%r8075, %rs2318;
	mul.lo.s32 	%r8076, %r8075, 1;
	add.s32 	%r8077, %r8074, %r8076;
	cvt.s64.s32	%rd7539, %r8077;
	shl.b64 	%rd7540, %rd7539, 1;
	mov.u64 	%rd7541, cBoolModel;
	cvta.const.u64 	%rd7542, %rd7541;
	add.s64 	%rd7543, %rd7542, %rd7540;
	ld.u16 	%rs2319, [%rd7543];
	setp.ne.s16	%p454, %rs2319, 0;
	not.pred 	%p455, %p454;
	@%p455 bra 	BB46_460;
	bra.uni 	BB46_459;

BB46_459:
	add.u64 	%rd7544, %SP, 420;
	.loc	1 408 1
tmp1266:
	add.s64 	%rd7545, %rd7544, 8;
	ld.f32 	%f1330, [%SP+456];
	add.s64 	%rd7546, %rd7544, 32;
	add.u64 	%rd7547, %SP, 896;
	add.u64 	%rd7548, %SP, 912;
	// Callseq Start 240
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7547;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7548;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7545;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1330;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7546;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 240
tmp1267:

BB46_460:
	.loc	1 408 1
	cvt.u32.u16	%r8078, %rs5;
	ld.u16 	%rs2320, [%SP+16];
	cvt.u32.u16	%r8079, %rs2320;
	mul.lo.s32 	%r8080, %r8079, 2;
	add.s32 	%r8081, %r8078, %r8080;
	cvt.s64.s32	%rd7549, %r8081;
	shl.b64 	%rd7550, %rd7549, 1;
	mov.u64 	%rd7551, cBoolModel;
	cvta.const.u64 	%rd7552, %rd7551;
	add.s64 	%rd7553, %rd7552, %rd7550;
	ld.u16 	%rs2321, [%rd7553];
	setp.ne.s16	%p456, %rs2321, 0;
	not.pred 	%p457, %p456;
	@%p457 bra 	BB46_462;
	bra.uni 	BB46_461;

BB46_461:
	add.u64 	%rd7554, %SP, 420;
	.loc	1 408 1
tmp1268:
	add.s64 	%rd7555, %rd7554, 12;
	cvt.u32.u16	%r8082, %rs1;
	cvt.u32.u16	%r8083, %rs30;
	mul.lo.s32 	%r8084, %r8082, %r8083;
	ld.u16 	%rs2322, [%SP+42];
	cvt.u32.u16	%r8085, %rs2322;
	mul.lo.s32 	%r8086, %r8085, 2;
	add.s32 	%r8087, %r8084, %r8086;
	cvt.u64.u16	%rd7556, %rs5;
	mov.u64 	%rd7557, cSegToComp;
	cvta.const.u64 	%rd7558, %rd7557;
	shl.b64 	%rd7559, %rd7556, 1;
	add.s64 	%rd7560, %rd7558, %rd7559;
	ld.u16 	%rs2323, [%rd7560];
	cvt.u32.u16	%r8088, %rs2323;
	add.s32 	%r8089, %r8087, %r8088;
	cvt.s64.s32	%rd7561, %r8089;
	shl.b64 	%rd7562, %rd7561, 2;
	add.s64 	%rd7563, %rd13, %rd7562;
	ld.f32 	%f1331, [%rd7563];
	cvt.u32.u16	%r8090, %rs1;
	cvt.u32.u16	%r8091, %rs30;
	mul.lo.s32 	%r8092, %r8090, %r8091;
	ld.u16 	%rs2324, [%SP+42];
	cvt.u32.u16	%r8093, %rs2324;
	mul.lo.s32 	%r8094, %r8093, 3;
	add.s32 	%r8095, %r8092, %r8094;
	cvt.u64.u16	%rd7564, %rs5;
	shl.b64 	%rd7565, %rd7564, 1;
	add.s64 	%rd7566, %rd7558, %rd7565;
	ld.u16 	%rs2325, [%rd7566];
	cvt.u32.u16	%r8096, %rs2325;
	add.s32 	%r8097, %r8095, %r8096;
	cvt.s64.s32	%rd7567, %r8097;
	shl.b64 	%rd7568, %rd7567, 2;
	add.s64 	%rd7569, %rd13, %rd7568;
	ld.f32 	%f1332, [%rd7569];
	cvt.u32.u16	%r8098, %rs1;
	cvt.u32.u16	%r8099, %rs30;
	mul.lo.s32 	%r8100, %r8098, %r8099;
	ld.u16 	%rs2326, [%SP+42];
	cvt.u32.u16	%r8101, %rs2326;
	mul.lo.s32 	%r8102, %r8101, 4;
	add.s32 	%r8103, %r8100, %r8102;
	cvt.u64.u16	%rd7570, %rs5;
	shl.b64 	%rd7571, %rd7570, 1;
	add.s64 	%rd7572, %rd7558, %rd7571;
	ld.u16 	%rs2327, [%rd7572];
	cvt.u32.u16	%r8104, %rs2327;
	add.s32 	%r8105, %r8103, %r8104;
	cvt.s64.s32	%rd7573, %r8105;
	shl.b64 	%rd7574, %rd7573, 2;
	add.s64 	%rd7575, %rd13, %rd7574;
	ld.f32 	%f1333, [%rd7575];
	cvt.u32.u16	%r8106, %rs1;
	cvt.u32.u16	%r8107, %rs30;
	mul.lo.s32 	%r8108, %r8106, %r8107;
	ld.u16 	%rs2328, [%SP+42];
	cvt.u32.u16	%r8109, %rs2328;
	mul.lo.s32 	%r8110, %r8109, 5;
	add.s32 	%r8111, %r8108, %r8110;
	cvt.u64.u16	%rd7576, %rs5;
	shl.b64 	%rd7577, %rd7576, 1;
	add.s64 	%rd7578, %rd7558, %rd7577;
	ld.u16 	%rs2329, [%rd7578];
	cvt.u32.u16	%r8112, %rs2329;
	add.s32 	%r8113, %r8111, %r8112;
	cvt.s64.s32	%rd7579, %r8113;
	shl.b64 	%rd7580, %rd7579, 2;
	add.s64 	%rd7581, %rd13, %rd7580;
	ld.f32 	%f1334, [%rd7581];
	ld.f32 	%f1335, [%SP+452];
	add.u64 	%rd7582, %SP, 896;
	add.u64 	%rd7583, %SP, 912;
	// Callseq Start 241
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7582;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7583;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7555;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1331;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1332;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1333;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1334;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1335;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 241
tmp1269:

BB46_462:
	.loc	1 408 1
	cvt.u32.u16	%r8114, %rs5;
	ld.u16 	%rs2330, [%SP+16];
	cvt.u32.u16	%r8115, %rs2330;
	mul.lo.s32 	%r8116, %r8115, 3;
	add.s32 	%r8117, %r8114, %r8116;
	cvt.s64.s32	%rd7584, %r8117;
	shl.b64 	%rd7585, %rd7584, 1;
	mov.u64 	%rd7586, cBoolModel;
	cvta.const.u64 	%rd7587, %rd7586;
	add.s64 	%rd7588, %rd7587, %rd7585;
	ld.u16 	%rs2331, [%rd7588];
	setp.ne.s16	%p458, %rs2331, 0;
	not.pred 	%p459, %p458;
	@%p459 bra 	BB46_464;
	bra.uni 	BB46_463;

BB46_463:
	add.u64 	%rd7589, %SP, 420;
	.loc	1 408 1
tmp1270:
	add.s64 	%rd7590, %rd7589, 16;
	cvt.u32.u16	%r8118, %rs1;
	cvt.u32.u16	%r8119, %rs30;
	mul.lo.s32 	%r8120, %r8118, %r8119;
	ld.u16 	%rs2332, [%SP+42];
	cvt.u32.u16	%r8121, %rs2332;
	mul.lo.s32 	%r8122, %r8121, 6;
	add.s32 	%r8123, %r8120, %r8122;
	cvt.u64.u16	%rd7591, %rs5;
	mov.u64 	%rd7592, cSegToComp;
	cvta.const.u64 	%rd7593, %rd7592;
	shl.b64 	%rd7594, %rd7591, 1;
	add.s64 	%rd7595, %rd7593, %rd7594;
	ld.u16 	%rs2333, [%rd7595];
	cvt.u32.u16	%r8124, %rs2333;
	add.s32 	%r8125, %r8123, %r8124;
	cvt.s64.s32	%rd7596, %r8125;
	shl.b64 	%rd7597, %rd7596, 2;
	add.s64 	%rd7598, %rd13, %rd7597;
	ld.f32 	%f1336, [%rd7598];
	cvt.u32.u16	%r8126, %rs1;
	cvt.u32.u16	%r8127, %rs30;
	mul.lo.s32 	%r8128, %r8126, %r8127;
	ld.u16 	%rs2334, [%SP+42];
	cvt.u32.u16	%r8129, %rs2334;
	mul.lo.s32 	%r8130, %r8129, 7;
	add.s32 	%r8131, %r8128, %r8130;
	cvt.u64.u16	%rd7599, %rs5;
	shl.b64 	%rd7600, %rd7599, 1;
	add.s64 	%rd7601, %rd7593, %rd7600;
	ld.u16 	%rs2335, [%rd7601];
	cvt.u32.u16	%r8132, %rs2335;
	add.s32 	%r8133, %r8131, %r8132;
	cvt.s64.s32	%rd7602, %r8133;
	shl.b64 	%rd7603, %rd7602, 2;
	add.s64 	%rd7604, %rd13, %rd7603;
	ld.f32 	%f1337, [%rd7604];
	cvt.u32.u16	%r8134, %rs1;
	cvt.u32.u16	%r8135, %rs30;
	mul.lo.s32 	%r8136, %r8134, %r8135;
	ld.u16 	%rs2336, [%SP+42];
	cvt.u32.u16	%r8137, %rs2336;
	mul.lo.s32 	%r8138, %r8137, 8;
	add.s32 	%r8139, %r8136, %r8138;
	cvt.u64.u16	%rd7605, %rs5;
	shl.b64 	%rd7606, %rd7605, 1;
	add.s64 	%rd7607, %rd7593, %rd7606;
	ld.u16 	%rs2337, [%rd7607];
	cvt.u32.u16	%r8140, %rs2337;
	add.s32 	%r8141, %r8139, %r8140;
	cvt.s64.s32	%rd7608, %r8141;
	shl.b64 	%rd7609, %rd7608, 2;
	add.s64 	%rd7610, %rd13, %rd7609;
	ld.f32 	%f1338, [%rd7610];
	cvt.u32.u16	%r8142, %rs1;
	cvt.u32.u16	%r8143, %rs30;
	mul.lo.s32 	%r8144, %r8142, %r8143;
	ld.u16 	%rs2338, [%SP+42];
	cvt.u32.u16	%r8145, %rs2338;
	mul.lo.s32 	%r8146, %r8145, 9;
	add.s32 	%r8147, %r8144, %r8146;
	cvt.u64.u16	%rd7611, %rs5;
	shl.b64 	%rd7612, %rd7611, 1;
	add.s64 	%rd7613, %rd7593, %rd7612;
	ld.u16 	%rs2339, [%rd7613];
	cvt.u32.u16	%r8148, %rs2339;
	add.s32 	%r8149, %r8147, %r8148;
	cvt.s64.s32	%rd7614, %r8149;
	shl.b64 	%rd7615, %rd7614, 2;
	add.s64 	%rd7616, %rd13, %rd7615;
	ld.f32 	%f1339, [%rd7616];
	cvt.u32.u16	%r8150, %rs1;
	cvt.u32.u16	%r8151, %rs30;
	mul.lo.s32 	%r8152, %r8150, %r8151;
	ld.u16 	%rs2340, [%SP+42];
	cvt.u32.u16	%r8153, %rs2340;
	mul.lo.s32 	%r8154, %r8153, 10;
	add.s32 	%r8155, %r8152, %r8154;
	cvt.u64.u16	%rd7617, %rs5;
	shl.b64 	%rd7618, %rd7617, 1;
	add.s64 	%rd7619, %rd7593, %rd7618;
	ld.u16 	%rs2341, [%rd7619];
	cvt.u32.u16	%r8156, %rs2341;
	add.s32 	%r8157, %r8155, %r8156;
	cvt.s64.s32	%rd7620, %r8157;
	shl.b64 	%rd7621, %rd7620, 2;
	add.s64 	%rd7622, %rd13, %rd7621;
	ld.f32 	%f1340, [%rd7622];
	add.u64 	%rd7623, %SP, 896;
	add.u64 	%rd7624, %SP, 912;
	// Callseq Start 242
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7623;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7624;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7590;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1336;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1337;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1338;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1339;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1340;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 242
tmp1271:

BB46_464:
	.loc	1 408 1
	cvt.u32.u16	%r8158, %rs5;
	ld.u16 	%rs2342, [%SP+16];
	cvt.u32.u16	%r8159, %rs2342;
	mul.lo.s32 	%r8160, %r8159, 4;
	add.s32 	%r8161, %r8158, %r8160;
	cvt.s64.s32	%rd7625, %r8161;
	shl.b64 	%rd7626, %rd7625, 1;
	mov.u64 	%rd7627, cBoolModel;
	cvta.const.u64 	%rd7628, %rd7627;
	add.s64 	%rd7629, %rd7628, %rd7626;
	ld.u16 	%rs2343, [%rd7629];
	setp.ne.s16	%p460, %rs2343, 0;
	not.pred 	%p461, %p460;
	@%p461 bra 	BB46_466;
	bra.uni 	BB46_465;

BB46_465:
	add.u64 	%rd7630, %SP, 420;
	.loc	1 408 1
tmp1272:
	add.s64 	%rd7631, %rd7630, 20;
	cvt.u32.u16	%r8162, %rs1;
	cvt.u32.u16	%r8163, %rs30;
	mul.lo.s32 	%r8164, %r8162, %r8163;
	ld.u16 	%rs2344, [%SP+42];
	cvt.u32.u16	%r8165, %rs2344;
	mul.lo.s32 	%r8166, %r8165, 11;
	add.s32 	%r8167, %r8164, %r8166;
	cvt.u64.u16	%rd7632, %rs5;
	mov.u64 	%rd7633, cSegToComp;
	cvta.const.u64 	%rd7634, %rd7633;
	shl.b64 	%rd7635, %rd7632, 1;
	add.s64 	%rd7636, %rd7634, %rd7635;
	ld.u16 	%rs2345, [%rd7636];
	cvt.u32.u16	%r8168, %rs2345;
	add.s32 	%r8169, %r8167, %r8168;
	cvt.s64.s32	%rd7637, %r8169;
	shl.b64 	%rd7638, %rd7637, 2;
	add.s64 	%rd7639, %rd13, %rd7638;
	ld.f32 	%f1341, [%rd7639];
	cvt.u32.u16	%r8170, %rs1;
	cvt.u32.u16	%r8171, %rs30;
	mul.lo.s32 	%r8172, %r8170, %r8171;
	ld.u16 	%rs2346, [%SP+42];
	cvt.u32.u16	%r8173, %rs2346;
	mul.lo.s32 	%r8174, %r8173, 12;
	add.s32 	%r8175, %r8172, %r8174;
	cvt.u64.u16	%rd7640, %rs5;
	shl.b64 	%rd7641, %rd7640, 1;
	add.s64 	%rd7642, %rd7634, %rd7641;
	ld.u16 	%rs2347, [%rd7642];
	cvt.u32.u16	%r8176, %rs2347;
	add.s32 	%r8177, %r8175, %r8176;
	cvt.s64.s32	%rd7643, %r8177;
	shl.b64 	%rd7644, %rd7643, 2;
	add.s64 	%rd7645, %rd13, %rd7644;
	ld.f32 	%f1342, [%rd7645];
	cvt.u32.u16	%r8178, %rs1;
	cvt.u32.u16	%r8179, %rs30;
	mul.lo.s32 	%r8180, %r8178, %r8179;
	ld.u16 	%rs2348, [%SP+42];
	cvt.u32.u16	%r8181, %rs2348;
	mul.lo.s32 	%r8182, %r8181, 13;
	add.s32 	%r8183, %r8180, %r8182;
	cvt.u64.u16	%rd7646, %rs5;
	shl.b64 	%rd7647, %rd7646, 1;
	add.s64 	%rd7648, %rd7634, %rd7647;
	ld.u16 	%rs2349, [%rd7648];
	cvt.u32.u16	%r8184, %rs2349;
	add.s32 	%r8185, %r8183, %r8184;
	cvt.s64.s32	%rd7649, %r8185;
	shl.b64 	%rd7650, %rd7649, 2;
	add.s64 	%rd7651, %rd13, %rd7650;
	ld.f32 	%f1343, [%rd7651];
	cvt.u32.u16	%r8186, %rs1;
	cvt.u32.u16	%r8187, %rs30;
	mul.lo.s32 	%r8188, %r8186, %r8187;
	ld.u16 	%rs2350, [%SP+42];
	cvt.u32.u16	%r8189, %rs2350;
	mul.lo.s32 	%r8190, %r8189, 14;
	add.s32 	%r8191, %r8188, %r8190;
	cvt.u64.u16	%rd7652, %rs5;
	shl.b64 	%rd7653, %rd7652, 1;
	add.s64 	%rd7654, %rd7634, %rd7653;
	ld.u16 	%rs2351, [%rd7654];
	cvt.u32.u16	%r8192, %rs2351;
	add.s32 	%r8193, %r8191, %r8192;
	cvt.s64.s32	%rd7655, %r8193;
	shl.b64 	%rd7656, %rd7655, 2;
	add.s64 	%rd7657, %rd13, %rd7656;
	ld.f32 	%f1344, [%rd7657];
	cvt.u32.u16	%r8194, %rs1;
	cvt.u32.u16	%r8195, %rs30;
	mul.lo.s32 	%r8196, %r8194, %r8195;
	ld.u16 	%rs2352, [%SP+42];
	cvt.u32.u16	%r8197, %rs2352;
	mul.lo.s32 	%r8198, %r8197, 15;
	add.s32 	%r8199, %r8196, %r8198;
	cvt.u64.u16	%rd7658, %rs5;
	shl.b64 	%rd7659, %rd7658, 1;
	add.s64 	%rd7660, %rd7634, %rd7659;
	ld.u16 	%rs2353, [%rd7660];
	cvt.u32.u16	%r8200, %rs2353;
	add.s32 	%r8201, %r8199, %r8200;
	cvt.s64.s32	%rd7661, %r8201;
	shl.b64 	%rd7662, %rd7661, 2;
	add.s64 	%rd7663, %rd13, %rd7662;
	ld.f32 	%f1345, [%rd7663];
	add.u64 	%rd7664, %SP, 896;
	add.u64 	%rd7665, %SP, 912;
	// Callseq Start 243
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7664;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7665;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7631;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1341;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1342;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1343;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1344;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1345;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 243
tmp1273:

BB46_466:
	.loc	1 408 1
	cvt.u32.u16	%r8202, %rs5;
	ld.u16 	%rs2354, [%SP+16];
	cvt.u32.u16	%r8203, %rs2354;
	mul.lo.s32 	%r8204, %r8203, 5;
	add.s32 	%r8205, %r8202, %r8204;
	cvt.s64.s32	%rd7666, %r8205;
	shl.b64 	%rd7667, %rd7666, 1;
	mov.u64 	%rd7668, cBoolModel;
	cvta.const.u64 	%rd7669, %rd7668;
	add.s64 	%rd7670, %rd7669, %rd7667;
	ld.u16 	%rs2355, [%rd7670];
	setp.ne.s16	%p462, %rs2355, 0;
	not.pred 	%p463, %p462;
	@%p463 bra 	BB46_468;
	bra.uni 	BB46_467;

BB46_467:
	add.u64 	%rd7671, %SP, 420;
	.loc	1 408 1
tmp1274:
	add.s64 	%rd7672, %rd7671, 24;
	add.s64 	%rd7673, %rd7671, 28;
	cvt.u32.u16	%r8206, %rs1;
	cvt.u32.u16	%r8207, %rs30;
	mul.lo.s32 	%r8208, %r8206, %r8207;
	ld.u16 	%rs2356, [%SP+42];
	cvt.u32.u16	%r8209, %rs2356;
	mul.lo.s32 	%r8210, %r8209, 16;
	add.s32 	%r8211, %r8208, %r8210;
	cvt.u64.u16	%rd7674, %rs5;
	mov.u64 	%rd7675, cSegToComp;
	cvta.const.u64 	%rd7676, %rd7675;
	shl.b64 	%rd7677, %rd7674, 1;
	add.s64 	%rd7678, %rd7676, %rd7677;
	ld.u16 	%rs2357, [%rd7678];
	cvt.u32.u16	%r8212, %rs2357;
	add.s32 	%r8213, %r8211, %r8212;
	cvt.s64.s32	%rd7679, %r8213;
	shl.b64 	%rd7680, %rd7679, 2;
	add.s64 	%rd7681, %rd13, %rd7680;
	ld.f32 	%f1346, [%rd7681];
	cvt.u32.u16	%r8214, %rs1;
	cvt.u32.u16	%r8215, %rs30;
	mul.lo.s32 	%r8216, %r8214, %r8215;
	ld.u16 	%rs2358, [%SP+42];
	cvt.u32.u16	%r8217, %rs2358;
	mul.lo.s32 	%r8218, %r8217, 17;
	add.s32 	%r8219, %r8216, %r8218;
	cvt.u64.u16	%rd7682, %rs5;
	shl.b64 	%rd7683, %rd7682, 1;
	add.s64 	%rd7684, %rd7676, %rd7683;
	ld.u16 	%rs2359, [%rd7684];
	cvt.u32.u16	%r8220, %rs2359;
	add.s32 	%r8221, %r8219, %r8220;
	cvt.s64.s32	%rd7685, %r8221;
	shl.b64 	%rd7686, %rd7685, 2;
	add.s64 	%rd7687, %rd13, %rd7686;
	ld.f32 	%f1347, [%rd7687];
	cvt.u32.u16	%r8222, %rs1;
	cvt.u32.u16	%r8223, %rs30;
	mul.lo.s32 	%r8224, %r8222, %r8223;
	ld.u16 	%rs2360, [%SP+42];
	cvt.u32.u16	%r8225, %rs2360;
	mul.lo.s32 	%r8226, %r8225, 18;
	add.s32 	%r8227, %r8224, %r8226;
	cvt.u64.u16	%rd7688, %rs5;
	shl.b64 	%rd7689, %rd7688, 1;
	add.s64 	%rd7690, %rd7676, %rd7689;
	ld.u16 	%rs2361, [%rd7690];
	cvt.u32.u16	%r8228, %rs2361;
	add.s32 	%r8229, %r8227, %r8228;
	cvt.s64.s32	%rd7691, %r8229;
	shl.b64 	%rd7692, %rd7691, 2;
	add.s64 	%rd7693, %rd13, %rd7692;
	ld.f32 	%f1348, [%rd7693];
	cvt.u32.u16	%r8230, %rs1;
	cvt.u32.u16	%r8231, %rs30;
	mul.lo.s32 	%r8232, %r8230, %r8231;
	ld.u16 	%rs2362, [%SP+42];
	cvt.u32.u16	%r8233, %rs2362;
	mul.lo.s32 	%r8234, %r8233, 19;
	add.s32 	%r8235, %r8232, %r8234;
	cvt.u64.u16	%rd7694, %rs5;
	shl.b64 	%rd7695, %rd7694, 1;
	add.s64 	%rd7696, %rd7676, %rd7695;
	ld.u16 	%rs2363, [%rd7696];
	cvt.u32.u16	%r8236, %rs2363;
	add.s32 	%r8237, %r8235, %r8236;
	cvt.s64.s32	%rd7697, %r8237;
	shl.b64 	%rd7698, %rd7697, 2;
	add.s64 	%rd7699, %rd13, %rd7698;
	ld.f32 	%f1349, [%rd7699];
	cvt.u32.u16	%r8238, %rs1;
	cvt.u32.u16	%r8239, %rs30;
	mul.lo.s32 	%r8240, %r8238, %r8239;
	ld.u16 	%rs2364, [%SP+42];
	cvt.u32.u16	%r8241, %rs2364;
	mul.lo.s32 	%r8242, %r8241, 20;
	add.s32 	%r8243, %r8240, %r8242;
	cvt.u64.u16	%rd7700, %rs5;
	shl.b64 	%rd7701, %rd7700, 1;
	add.s64 	%rd7702, %rd7676, %rd7701;
	ld.u16 	%rs2365, [%rd7702];
	cvt.u32.u16	%r8244, %rs2365;
	add.s32 	%r8245, %r8243, %r8244;
	cvt.s64.s32	%rd7703, %r8245;
	shl.b64 	%rd7704, %rd7703, 2;
	add.s64 	%rd7705, %rd13, %rd7704;
	ld.f32 	%f1350, [%rd7705];
	cvt.u32.u16	%r8246, %rs1;
	cvt.u32.u16	%r8247, %rs30;
	mul.lo.s32 	%r8248, %r8246, %r8247;
	ld.u16 	%rs2366, [%SP+42];
	cvt.u32.u16	%r8249, %rs2366;
	mul.lo.s32 	%r8250, %r8249, 21;
	add.s32 	%r8251, %r8248, %r8250;
	cvt.u64.u16	%rd7706, %rs5;
	shl.b64 	%rd7707, %rd7706, 1;
	add.s64 	%rd7708, %rd7676, %rd7707;
	ld.u16 	%rs2367, [%rd7708];
	cvt.u32.u16	%r8252, %rs2367;
	add.s32 	%r8253, %r8251, %r8252;
	cvt.s64.s32	%rd7709, %r8253;
	shl.b64 	%rd7710, %rd7709, 2;
	add.s64 	%rd7711, %rd13, %rd7710;
	ld.f32 	%f1351, [%rd7711];
	cvt.u32.u16	%r8254, %rs1;
	cvt.u32.u16	%r8255, %rs30;
	mul.lo.s32 	%r8256, %r8254, %r8255;
	ld.u16 	%rs2368, [%SP+42];
	cvt.u32.u16	%r8257, %rs2368;
	mul.lo.s32 	%r8258, %r8257, 22;
	add.s32 	%r8259, %r8256, %r8258;
	cvt.u64.u16	%rd7712, %rs5;
	shl.b64 	%rd7713, %rd7712, 1;
	add.s64 	%rd7714, %rd7676, %rd7713;
	ld.u16 	%rs2369, [%rd7714];
	cvt.u32.u16	%r8260, %rs2369;
	add.s32 	%r8261, %r8259, %r8260;
	cvt.s64.s32	%rd7715, %r8261;
	shl.b64 	%rd7716, %rd7715, 2;
	add.s64 	%rd7717, %rd13, %rd7716;
	ld.f32 	%f1352, [%rd7717];
	cvt.u32.u16	%r8262, %rs1;
	cvt.u32.u16	%r8263, %rs30;
	mul.lo.s32 	%r8264, %r8262, %r8263;
	ld.u16 	%rs2370, [%SP+42];
	cvt.u32.u16	%r8265, %rs2370;
	mul.lo.s32 	%r8266, %r8265, 23;
	add.s32 	%r8267, %r8264, %r8266;
	cvt.u64.u16	%rd7718, %rs5;
	shl.b64 	%rd7719, %rd7718, 1;
	add.s64 	%rd7720, %rd7676, %rd7719;
	ld.u16 	%rs2371, [%rd7720];
	cvt.u32.u16	%r8268, %rs2371;
	add.s32 	%r8269, %r8267, %r8268;
	cvt.s64.s32	%rd7721, %r8269;
	shl.b64 	%rd7722, %rd7721, 2;
	add.s64 	%rd7723, %rd13, %rd7722;
	ld.f32 	%f1353, [%rd7723];
	cvt.u32.u16	%r8270, %rs1;
	cvt.u32.u16	%r8271, %rs30;
	mul.lo.s32 	%r8272, %r8270, %r8271;
	ld.u16 	%rs2372, [%SP+42];
	cvt.u32.u16	%r8273, %rs2372;
	mul.lo.s32 	%r8274, %r8273, 24;
	add.s32 	%r8275, %r8272, %r8274;
	cvt.u64.u16	%rd7724, %rs5;
	shl.b64 	%rd7725, %rd7724, 1;
	add.s64 	%rd7726, %rd7676, %rd7725;
	ld.u16 	%rs2373, [%rd7726];
	cvt.u32.u16	%r8276, %rs2373;
	add.s32 	%r8277, %r8275, %r8276;
	cvt.s64.s32	%rd7727, %r8277;
	shl.b64 	%rd7728, %rd7727, 2;
	add.s64 	%rd7729, %rd13, %rd7728;
	ld.f32 	%f1354, [%rd7729];
	cvt.u32.u16	%r8278, %rs1;
	cvt.u32.u16	%r8279, %rs30;
	mul.lo.s32 	%r8280, %r8278, %r8279;
	ld.u16 	%rs2374, [%SP+42];
	cvt.u32.u16	%r8281, %rs2374;
	mul.lo.s32 	%r8282, %r8281, 25;
	add.s32 	%r8283, %r8280, %r8282;
	cvt.u64.u16	%rd7730, %rs5;
	shl.b64 	%rd7731, %rd7730, 1;
	add.s64 	%rd7732, %rd7676, %rd7731;
	ld.u16 	%rs2375, [%rd7732];
	cvt.u32.u16	%r8284, %rs2375;
	add.s32 	%r8285, %r8283, %r8284;
	cvt.s64.s32	%rd7733, %r8285;
	shl.b64 	%rd7734, %rd7733, 2;
	add.s64 	%rd7735, %rd13, %rd7734;
	ld.f32 	%f1355, [%rd7735];
	cvt.u32.u16	%r8286, %rs1;
	cvt.u32.u16	%r8287, %rs30;
	mul.lo.s32 	%r8288, %r8286, %r8287;
	ld.u16 	%rs2376, [%SP+42];
	cvt.u32.u16	%r8289, %rs2376;
	mul.lo.s32 	%r8290, %r8289, 26;
	add.s32 	%r8291, %r8288, %r8290;
	cvt.u64.u16	%rd7736, %rs5;
	shl.b64 	%rd7737, %rd7736, 1;
	add.s64 	%rd7738, %rd7676, %rd7737;
	ld.u16 	%rs2377, [%rd7738];
	cvt.u32.u16	%r8292, %rs2377;
	add.s32 	%r8293, %r8291, %r8292;
	cvt.s64.s32	%rd7739, %r8293;
	shl.b64 	%rd7740, %rd7739, 2;
	add.s64 	%rd7741, %rd13, %rd7740;
	ld.f32 	%f1356, [%rd7741];
	cvt.u32.u16	%r8294, %rs1;
	cvt.u32.u16	%r8295, %rs30;
	mul.lo.s32 	%r8296, %r8294, %r8295;
	ld.u16 	%rs2378, [%SP+42];
	cvt.u32.u16	%r8297, %rs2378;
	mul.lo.s32 	%r8298, %r8297, 27;
	add.s32 	%r8299, %r8296, %r8298;
	cvt.u64.u16	%rd7742, %rs5;
	shl.b64 	%rd7743, %rd7742, 1;
	add.s64 	%rd7744, %rd7676, %rd7743;
	ld.u16 	%rs2379, [%rd7744];
	cvt.u32.u16	%r8300, %rs2379;
	add.s32 	%r8301, %r8299, %r8300;
	cvt.s64.s32	%rd7745, %r8301;
	shl.b64 	%rd7746, %rd7745, 2;
	add.s64 	%rd7747, %rd13, %rd7746;
	ld.f32 	%f1357, [%rd7747];
	add.u64 	%rd7748, %SP, 896;
	add.u64 	%rd7749, %SP, 912;
	// Callseq Start 244
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7748;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7749;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7672;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7673;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1346;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1347;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1348;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1349;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1350;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1351;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1352;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1353;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1354;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1355;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1356;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1357;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 244
tmp1275:

BB46_468:
	.loc	1 408 1
	cvt.u32.u16	%r8302, %rs5;
	ld.u16 	%rs2380, [%SP+16];
	cvt.u32.u16	%r8303, %rs2380;
	mul.lo.s32 	%r8304, %r8303, 6;
	add.s32 	%r8305, %r8302, %r8304;
	cvt.s64.s32	%rd7750, %r8305;
	shl.b64 	%rd7751, %rd7750, 1;
	mov.u64 	%rd7752, cBoolModel;
	cvta.const.u64 	%rd7753, %rd7752;
	add.s64 	%rd7754, %rd7753, %rd7751;
	ld.u16 	%rs2381, [%rd7754];
	setp.ne.s16	%p464, %rs2381, 0;
	not.pred 	%p465, %p464;
	@%p465 bra 	BB46_470;
	bra.uni 	BB46_469;

BB46_469:
	.loc	1 408 1
tmp1276:
	cvt.u32.u16	%r8306, %rs1;
	cvt.u32.u16	%r8307, %rs30;
	mul.lo.s32 	%r8308, %r8306, %r8307;
	ld.u16 	%rs2382, [%SP+42];
	cvt.u32.u16	%r8309, %rs2382;
	mul.lo.s32 	%r8310, %r8309, 28;
	add.s32 	%r8311, %r8308, %r8310;
	cvt.u64.u16	%rd7755, %rs5;
	mov.u64 	%rd7756, cSegToComp;
	cvta.const.u64 	%rd7757, %rd7756;
	shl.b64 	%rd7758, %rd7755, 1;
	add.s64 	%rd7759, %rd7757, %rd7758;
	ld.u16 	%rs2383, [%rd7759];
	cvt.u32.u16	%r8312, %rs2383;
	add.s32 	%r8313, %r8311, %r8312;
	cvt.s64.s32	%rd7760, %r8313;
	shl.b64 	%rd7761, %rd7760, 2;
	add.s64 	%rd7762, %rd13, %rd7761;
	ld.f32 	%f1358, [%rd7762];
	cvt.u32.u16	%r8314, %rs1;
	cvt.u32.u16	%r8315, %rs30;
	mul.lo.s32 	%r8316, %r8314, %r8315;
	ld.u16 	%rs2384, [%SP+42];
	cvt.u32.u16	%r8317, %rs2384;
	mul.lo.s32 	%r8318, %r8317, 29;
	add.s32 	%r8319, %r8316, %r8318;
	cvt.u64.u16	%rd7763, %rs5;
	shl.b64 	%rd7764, %rd7763, 1;
	add.s64 	%rd7765, %rd7757, %rd7764;
	ld.u16 	%rs2385, [%rd7765];
	cvt.u32.u16	%r8320, %rs2385;
	add.s32 	%r8321, %r8319, %r8320;
	cvt.s64.s32	%rd7766, %r8321;
	shl.b64 	%rd7767, %rd7766, 2;
	add.s64 	%rd7768, %rd13, %rd7767;
	ld.f32 	%f1359, [%rd7768];
	add.u64 	%rd7769, %SP, 896;
	add.u64 	%rd7770, %SP, 912;
	// Callseq Start 245
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7769;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7770;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2198;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1358;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1359;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 245
tmp1277:

BB46_470:
	.loc	1 408 1
	cvt.u32.u16	%r8322, %rs6;
	ld.u16 	%rs2386, [%SP+16];
	cvt.u32.u16	%r8323, %rs2386;
	mul.lo.s32 	%r8324, %r8323, 0;
	add.s32 	%r8325, %r8322, %r8324;
	cvt.s64.s32	%rd7771, %r8325;
	shl.b64 	%rd7772, %rd7771, 1;
	mov.u64 	%rd7773, cBoolModel;
	cvta.const.u64 	%rd7774, %rd7773;
	add.s64 	%rd7775, %rd7774, %rd7772;
	ld.u16 	%rs2387, [%rd7775];
	setp.ne.s16	%p466, %rs2387, 0;
	not.pred 	%p467, %p466;
	@%p467 bra 	BB46_472;
	bra.uni 	BB46_471;

BB46_471:
	add.u64 	%rd7776, %SP, 460;
	.loc	1 408 1
tmp1278:
	add.s64 	%rd7777, %rd7776, 4;
	cvt.u32.u16	%r8326, %rs1;
	cvt.u32.u16	%r8327, %rs30;
	mul.lo.s32 	%r8328, %r8326, %r8327;
	ld.u16 	%rs2388, [%SP+42];
	cvt.u32.u16	%r8329, %rs2388;
	mul.lo.s32 	%r8330, %r8329, 0;
	add.s32 	%r8331, %r8328, %r8330;
	cvt.u64.u16	%rd7778, %rs6;
	mov.u64 	%rd7779, cSegToComp;
	cvta.const.u64 	%rd7780, %rd7779;
	shl.b64 	%rd7781, %rd7778, 1;
	add.s64 	%rd7782, %rd7780, %rd7781;
	ld.u16 	%rs2389, [%rd7782];
	cvt.u32.u16	%r8332, %rs2389;
	add.s32 	%r8333, %r8331, %r8332;
	cvt.s64.s32	%rd7783, %r8333;
	shl.b64 	%rd7784, %rd7783, 2;
	add.s64 	%rd7785, %rd13, %rd7784;
	ld.f32 	%f1360, [%rd7785];
	cvt.u32.u16	%r8334, %rs1;
	cvt.u32.u16	%r8335, %rs30;
	mul.lo.s32 	%r8336, %r8334, %r8335;
	ld.u16 	%rs2390, [%SP+42];
	cvt.u32.u16	%r8337, %rs2390;
	mul.lo.s32 	%r8338, %r8337, 1;
	add.s32 	%r8339, %r8336, %r8338;
	cvt.u64.u16	%rd7786, %rs6;
	shl.b64 	%rd7787, %rd7786, 1;
	add.s64 	%rd7788, %rd7780, %rd7787;
	ld.u16 	%rs2391, [%rd7788];
	cvt.u32.u16	%r8340, %rs2391;
	add.s32 	%r8341, %r8339, %r8340;
	cvt.s64.s32	%rd7789, %r8341;
	shl.b64 	%rd7790, %rd7789, 2;
	add.s64 	%rd7791, %rd13, %rd7790;
	ld.f32 	%f1361, [%rd7791];
	ld.f32 	%f1362, [%SP+492];
	add.s64 	%rd7792, %rd7776, 36;
	add.u64 	%rd7793, %SP, 920;
	add.u64 	%rd7794, %SP, 936;
	// Callseq Start 246
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7793;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7794;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7776;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7777;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1360;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1361;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1362;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7792;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 246
tmp1279:

BB46_472:
	.loc	1 408 1
	cvt.u32.u16	%r8342, %rs6;
	ld.u16 	%rs2392, [%SP+16];
	cvt.u32.u16	%r8343, %rs2392;
	mul.lo.s32 	%r8344, %r8343, 1;
	add.s32 	%r8345, %r8342, %r8344;
	cvt.s64.s32	%rd7795, %r8345;
	shl.b64 	%rd7796, %rd7795, 1;
	mov.u64 	%rd7797, cBoolModel;
	cvta.const.u64 	%rd7798, %rd7797;
	add.s64 	%rd7799, %rd7798, %rd7796;
	ld.u16 	%rs2393, [%rd7799];
	setp.ne.s16	%p468, %rs2393, 0;
	not.pred 	%p469, %p468;
	@%p469 bra 	BB46_474;
	bra.uni 	BB46_473;

BB46_473:
	add.u64 	%rd7800, %SP, 460;
	.loc	1 408 1
tmp1280:
	add.s64 	%rd7801, %rd7800, 8;
	ld.f32 	%f1363, [%SP+496];
	add.s64 	%rd7802, %rd7800, 32;
	add.u64 	%rd7803, %SP, 920;
	add.u64 	%rd7804, %SP, 936;
	// Callseq Start 247
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7803;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7804;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7801;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1363;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7802;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 247
tmp1281:

BB46_474:
	.loc	1 408 1
	cvt.u32.u16	%r8346, %rs6;
	ld.u16 	%rs2394, [%SP+16];
	cvt.u32.u16	%r8347, %rs2394;
	mul.lo.s32 	%r8348, %r8347, 2;
	add.s32 	%r8349, %r8346, %r8348;
	cvt.s64.s32	%rd7805, %r8349;
	shl.b64 	%rd7806, %rd7805, 1;
	mov.u64 	%rd7807, cBoolModel;
	cvta.const.u64 	%rd7808, %rd7807;
	add.s64 	%rd7809, %rd7808, %rd7806;
	ld.u16 	%rs2395, [%rd7809];
	setp.ne.s16	%p470, %rs2395, 0;
	not.pred 	%p471, %p470;
	@%p471 bra 	BB46_476;
	bra.uni 	BB46_475;

BB46_475:
	add.u64 	%rd7810, %SP, 460;
	.loc	1 408 1
tmp1282:
	add.s64 	%rd7811, %rd7810, 12;
	cvt.u32.u16	%r8350, %rs1;
	cvt.u32.u16	%r8351, %rs30;
	mul.lo.s32 	%r8352, %r8350, %r8351;
	ld.u16 	%rs2396, [%SP+42];
	cvt.u32.u16	%r8353, %rs2396;
	mul.lo.s32 	%r8354, %r8353, 2;
	add.s32 	%r8355, %r8352, %r8354;
	cvt.u64.u16	%rd7812, %rs6;
	mov.u64 	%rd7813, cSegToComp;
	cvta.const.u64 	%rd7814, %rd7813;
	shl.b64 	%rd7815, %rd7812, 1;
	add.s64 	%rd7816, %rd7814, %rd7815;
	ld.u16 	%rs2397, [%rd7816];
	cvt.u32.u16	%r8356, %rs2397;
	add.s32 	%r8357, %r8355, %r8356;
	cvt.s64.s32	%rd7817, %r8357;
	shl.b64 	%rd7818, %rd7817, 2;
	add.s64 	%rd7819, %rd13, %rd7818;
	ld.f32 	%f1364, [%rd7819];
	cvt.u32.u16	%r8358, %rs1;
	cvt.u32.u16	%r8359, %rs30;
	mul.lo.s32 	%r8360, %r8358, %r8359;
	ld.u16 	%rs2398, [%SP+42];
	cvt.u32.u16	%r8361, %rs2398;
	mul.lo.s32 	%r8362, %r8361, 3;
	add.s32 	%r8363, %r8360, %r8362;
	cvt.u64.u16	%rd7820, %rs6;
	shl.b64 	%rd7821, %rd7820, 1;
	add.s64 	%rd7822, %rd7814, %rd7821;
	ld.u16 	%rs2399, [%rd7822];
	cvt.u32.u16	%r8364, %rs2399;
	add.s32 	%r8365, %r8363, %r8364;
	cvt.s64.s32	%rd7823, %r8365;
	shl.b64 	%rd7824, %rd7823, 2;
	add.s64 	%rd7825, %rd13, %rd7824;
	ld.f32 	%f1365, [%rd7825];
	cvt.u32.u16	%r8366, %rs1;
	cvt.u32.u16	%r8367, %rs30;
	mul.lo.s32 	%r8368, %r8366, %r8367;
	ld.u16 	%rs2400, [%SP+42];
	cvt.u32.u16	%r8369, %rs2400;
	mul.lo.s32 	%r8370, %r8369, 4;
	add.s32 	%r8371, %r8368, %r8370;
	cvt.u64.u16	%rd7826, %rs6;
	shl.b64 	%rd7827, %rd7826, 1;
	add.s64 	%rd7828, %rd7814, %rd7827;
	ld.u16 	%rs2401, [%rd7828];
	cvt.u32.u16	%r8372, %rs2401;
	add.s32 	%r8373, %r8371, %r8372;
	cvt.s64.s32	%rd7829, %r8373;
	shl.b64 	%rd7830, %rd7829, 2;
	add.s64 	%rd7831, %rd13, %rd7830;
	ld.f32 	%f1366, [%rd7831];
	cvt.u32.u16	%r8374, %rs1;
	cvt.u32.u16	%r8375, %rs30;
	mul.lo.s32 	%r8376, %r8374, %r8375;
	ld.u16 	%rs2402, [%SP+42];
	cvt.u32.u16	%r8377, %rs2402;
	mul.lo.s32 	%r8378, %r8377, 5;
	add.s32 	%r8379, %r8376, %r8378;
	cvt.u64.u16	%rd7832, %rs6;
	shl.b64 	%rd7833, %rd7832, 1;
	add.s64 	%rd7834, %rd7814, %rd7833;
	ld.u16 	%rs2403, [%rd7834];
	cvt.u32.u16	%r8380, %rs2403;
	add.s32 	%r8381, %r8379, %r8380;
	cvt.s64.s32	%rd7835, %r8381;
	shl.b64 	%rd7836, %rd7835, 2;
	add.s64 	%rd7837, %rd13, %rd7836;
	ld.f32 	%f1367, [%rd7837];
	ld.f32 	%f1368, [%SP+492];
	add.u64 	%rd7838, %SP, 920;
	add.u64 	%rd7839, %SP, 936;
	// Callseq Start 248
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7838;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7839;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7811;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1364;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1365;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1366;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1367;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1368;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 248
tmp1283:

BB46_476:
	.loc	1 408 1
	cvt.u32.u16	%r8382, %rs6;
	ld.u16 	%rs2404, [%SP+16];
	cvt.u32.u16	%r8383, %rs2404;
	mul.lo.s32 	%r8384, %r8383, 3;
	add.s32 	%r8385, %r8382, %r8384;
	cvt.s64.s32	%rd7840, %r8385;
	shl.b64 	%rd7841, %rd7840, 1;
	mov.u64 	%rd7842, cBoolModel;
	cvta.const.u64 	%rd7843, %rd7842;
	add.s64 	%rd7844, %rd7843, %rd7841;
	ld.u16 	%rs2405, [%rd7844];
	setp.ne.s16	%p472, %rs2405, 0;
	not.pred 	%p473, %p472;
	@%p473 bra 	BB46_478;
	bra.uni 	BB46_477;

BB46_477:
	add.u64 	%rd7845, %SP, 460;
	.loc	1 408 1
tmp1284:
	add.s64 	%rd7846, %rd7845, 16;
	cvt.u32.u16	%r8386, %rs1;
	cvt.u32.u16	%r8387, %rs30;
	mul.lo.s32 	%r8388, %r8386, %r8387;
	ld.u16 	%rs2406, [%SP+42];
	cvt.u32.u16	%r8389, %rs2406;
	mul.lo.s32 	%r8390, %r8389, 6;
	add.s32 	%r8391, %r8388, %r8390;
	cvt.u64.u16	%rd7847, %rs6;
	mov.u64 	%rd7848, cSegToComp;
	cvta.const.u64 	%rd7849, %rd7848;
	shl.b64 	%rd7850, %rd7847, 1;
	add.s64 	%rd7851, %rd7849, %rd7850;
	ld.u16 	%rs2407, [%rd7851];
	cvt.u32.u16	%r8392, %rs2407;
	add.s32 	%r8393, %r8391, %r8392;
	cvt.s64.s32	%rd7852, %r8393;
	shl.b64 	%rd7853, %rd7852, 2;
	add.s64 	%rd7854, %rd13, %rd7853;
	ld.f32 	%f1369, [%rd7854];
	cvt.u32.u16	%r8394, %rs1;
	cvt.u32.u16	%r8395, %rs30;
	mul.lo.s32 	%r8396, %r8394, %r8395;
	ld.u16 	%rs2408, [%SP+42];
	cvt.u32.u16	%r8397, %rs2408;
	mul.lo.s32 	%r8398, %r8397, 7;
	add.s32 	%r8399, %r8396, %r8398;
	cvt.u64.u16	%rd7855, %rs6;
	shl.b64 	%rd7856, %rd7855, 1;
	add.s64 	%rd7857, %rd7849, %rd7856;
	ld.u16 	%rs2409, [%rd7857];
	cvt.u32.u16	%r8400, %rs2409;
	add.s32 	%r8401, %r8399, %r8400;
	cvt.s64.s32	%rd7858, %r8401;
	shl.b64 	%rd7859, %rd7858, 2;
	add.s64 	%rd7860, %rd13, %rd7859;
	ld.f32 	%f1370, [%rd7860];
	cvt.u32.u16	%r8402, %rs1;
	cvt.u32.u16	%r8403, %rs30;
	mul.lo.s32 	%r8404, %r8402, %r8403;
	ld.u16 	%rs2410, [%SP+42];
	cvt.u32.u16	%r8405, %rs2410;
	mul.lo.s32 	%r8406, %r8405, 8;
	add.s32 	%r8407, %r8404, %r8406;
	cvt.u64.u16	%rd7861, %rs6;
	shl.b64 	%rd7862, %rd7861, 1;
	add.s64 	%rd7863, %rd7849, %rd7862;
	ld.u16 	%rs2411, [%rd7863];
	cvt.u32.u16	%r8408, %rs2411;
	add.s32 	%r8409, %r8407, %r8408;
	cvt.s64.s32	%rd7864, %r8409;
	shl.b64 	%rd7865, %rd7864, 2;
	add.s64 	%rd7866, %rd13, %rd7865;
	ld.f32 	%f1371, [%rd7866];
	cvt.u32.u16	%r8410, %rs1;
	cvt.u32.u16	%r8411, %rs30;
	mul.lo.s32 	%r8412, %r8410, %r8411;
	ld.u16 	%rs2412, [%SP+42];
	cvt.u32.u16	%r8413, %rs2412;
	mul.lo.s32 	%r8414, %r8413, 9;
	add.s32 	%r8415, %r8412, %r8414;
	cvt.u64.u16	%rd7867, %rs6;
	shl.b64 	%rd7868, %rd7867, 1;
	add.s64 	%rd7869, %rd7849, %rd7868;
	ld.u16 	%rs2413, [%rd7869];
	cvt.u32.u16	%r8416, %rs2413;
	add.s32 	%r8417, %r8415, %r8416;
	cvt.s64.s32	%rd7870, %r8417;
	shl.b64 	%rd7871, %rd7870, 2;
	add.s64 	%rd7872, %rd13, %rd7871;
	ld.f32 	%f1372, [%rd7872];
	cvt.u32.u16	%r8418, %rs1;
	cvt.u32.u16	%r8419, %rs30;
	mul.lo.s32 	%r8420, %r8418, %r8419;
	ld.u16 	%rs2414, [%SP+42];
	cvt.u32.u16	%r8421, %rs2414;
	mul.lo.s32 	%r8422, %r8421, 10;
	add.s32 	%r8423, %r8420, %r8422;
	cvt.u64.u16	%rd7873, %rs6;
	shl.b64 	%rd7874, %rd7873, 1;
	add.s64 	%rd7875, %rd7849, %rd7874;
	ld.u16 	%rs2415, [%rd7875];
	cvt.u32.u16	%r8424, %rs2415;
	add.s32 	%r8425, %r8423, %r8424;
	cvt.s64.s32	%rd7876, %r8425;
	shl.b64 	%rd7877, %rd7876, 2;
	add.s64 	%rd7878, %rd13, %rd7877;
	ld.f32 	%f1373, [%rd7878];
	add.u64 	%rd7879, %SP, 920;
	add.u64 	%rd7880, %SP, 936;
	// Callseq Start 249
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7879;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7880;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7846;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1369;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1370;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1371;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1372;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1373;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 249
tmp1285:

BB46_478:
	.loc	1 408 1
	cvt.u32.u16	%r8426, %rs6;
	ld.u16 	%rs2416, [%SP+16];
	cvt.u32.u16	%r8427, %rs2416;
	mul.lo.s32 	%r8428, %r8427, 4;
	add.s32 	%r8429, %r8426, %r8428;
	cvt.s64.s32	%rd7881, %r8429;
	shl.b64 	%rd7882, %rd7881, 1;
	mov.u64 	%rd7883, cBoolModel;
	cvta.const.u64 	%rd7884, %rd7883;
	add.s64 	%rd7885, %rd7884, %rd7882;
	ld.u16 	%rs2417, [%rd7885];
	setp.ne.s16	%p474, %rs2417, 0;
	not.pred 	%p475, %p474;
	@%p475 bra 	BB46_480;
	bra.uni 	BB46_479;

BB46_479:
	add.u64 	%rd7886, %SP, 460;
	.loc	1 408 1
tmp1286:
	add.s64 	%rd7887, %rd7886, 20;
	cvt.u32.u16	%r8430, %rs1;
	cvt.u32.u16	%r8431, %rs30;
	mul.lo.s32 	%r8432, %r8430, %r8431;
	ld.u16 	%rs2418, [%SP+42];
	cvt.u32.u16	%r8433, %rs2418;
	mul.lo.s32 	%r8434, %r8433, 11;
	add.s32 	%r8435, %r8432, %r8434;
	cvt.u64.u16	%rd7888, %rs6;
	mov.u64 	%rd7889, cSegToComp;
	cvta.const.u64 	%rd7890, %rd7889;
	shl.b64 	%rd7891, %rd7888, 1;
	add.s64 	%rd7892, %rd7890, %rd7891;
	ld.u16 	%rs2419, [%rd7892];
	cvt.u32.u16	%r8436, %rs2419;
	add.s32 	%r8437, %r8435, %r8436;
	cvt.s64.s32	%rd7893, %r8437;
	shl.b64 	%rd7894, %rd7893, 2;
	add.s64 	%rd7895, %rd13, %rd7894;
	ld.f32 	%f1374, [%rd7895];
	cvt.u32.u16	%r8438, %rs1;
	cvt.u32.u16	%r8439, %rs30;
	mul.lo.s32 	%r8440, %r8438, %r8439;
	ld.u16 	%rs2420, [%SP+42];
	cvt.u32.u16	%r8441, %rs2420;
	mul.lo.s32 	%r8442, %r8441, 12;
	add.s32 	%r8443, %r8440, %r8442;
	cvt.u64.u16	%rd7896, %rs6;
	shl.b64 	%rd7897, %rd7896, 1;
	add.s64 	%rd7898, %rd7890, %rd7897;
	ld.u16 	%rs2421, [%rd7898];
	cvt.u32.u16	%r8444, %rs2421;
	add.s32 	%r8445, %r8443, %r8444;
	cvt.s64.s32	%rd7899, %r8445;
	shl.b64 	%rd7900, %rd7899, 2;
	add.s64 	%rd7901, %rd13, %rd7900;
	ld.f32 	%f1375, [%rd7901];
	cvt.u32.u16	%r8446, %rs1;
	cvt.u32.u16	%r8447, %rs30;
	mul.lo.s32 	%r8448, %r8446, %r8447;
	ld.u16 	%rs2422, [%SP+42];
	cvt.u32.u16	%r8449, %rs2422;
	mul.lo.s32 	%r8450, %r8449, 13;
	add.s32 	%r8451, %r8448, %r8450;
	cvt.u64.u16	%rd7902, %rs6;
	shl.b64 	%rd7903, %rd7902, 1;
	add.s64 	%rd7904, %rd7890, %rd7903;
	ld.u16 	%rs2423, [%rd7904];
	cvt.u32.u16	%r8452, %rs2423;
	add.s32 	%r8453, %r8451, %r8452;
	cvt.s64.s32	%rd7905, %r8453;
	shl.b64 	%rd7906, %rd7905, 2;
	add.s64 	%rd7907, %rd13, %rd7906;
	ld.f32 	%f1376, [%rd7907];
	cvt.u32.u16	%r8454, %rs1;
	cvt.u32.u16	%r8455, %rs30;
	mul.lo.s32 	%r8456, %r8454, %r8455;
	ld.u16 	%rs2424, [%SP+42];
	cvt.u32.u16	%r8457, %rs2424;
	mul.lo.s32 	%r8458, %r8457, 14;
	add.s32 	%r8459, %r8456, %r8458;
	cvt.u64.u16	%rd7908, %rs6;
	shl.b64 	%rd7909, %rd7908, 1;
	add.s64 	%rd7910, %rd7890, %rd7909;
	ld.u16 	%rs2425, [%rd7910];
	cvt.u32.u16	%r8460, %rs2425;
	add.s32 	%r8461, %r8459, %r8460;
	cvt.s64.s32	%rd7911, %r8461;
	shl.b64 	%rd7912, %rd7911, 2;
	add.s64 	%rd7913, %rd13, %rd7912;
	ld.f32 	%f1377, [%rd7913];
	cvt.u32.u16	%r8462, %rs1;
	cvt.u32.u16	%r8463, %rs30;
	mul.lo.s32 	%r8464, %r8462, %r8463;
	ld.u16 	%rs2426, [%SP+42];
	cvt.u32.u16	%r8465, %rs2426;
	mul.lo.s32 	%r8466, %r8465, 15;
	add.s32 	%r8467, %r8464, %r8466;
	cvt.u64.u16	%rd7914, %rs6;
	shl.b64 	%rd7915, %rd7914, 1;
	add.s64 	%rd7916, %rd7890, %rd7915;
	ld.u16 	%rs2427, [%rd7916];
	cvt.u32.u16	%r8468, %rs2427;
	add.s32 	%r8469, %r8467, %r8468;
	cvt.s64.s32	%rd7917, %r8469;
	shl.b64 	%rd7918, %rd7917, 2;
	add.s64 	%rd7919, %rd13, %rd7918;
	ld.f32 	%f1378, [%rd7919];
	add.u64 	%rd7920, %SP, 920;
	add.u64 	%rd7921, %SP, 936;
	// Callseq Start 250
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7921;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7887;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1374;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1375;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1376;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1377;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1378;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 250
tmp1287:

BB46_480:
	.loc	1 408 1
	cvt.u32.u16	%r8470, %rs6;
	ld.u16 	%rs2428, [%SP+16];
	cvt.u32.u16	%r8471, %rs2428;
	mul.lo.s32 	%r8472, %r8471, 5;
	add.s32 	%r8473, %r8470, %r8472;
	cvt.s64.s32	%rd7922, %r8473;
	shl.b64 	%rd7923, %rd7922, 1;
	mov.u64 	%rd7924, cBoolModel;
	cvta.const.u64 	%rd7925, %rd7924;
	add.s64 	%rd7926, %rd7925, %rd7923;
	ld.u16 	%rs2429, [%rd7926];
	setp.ne.s16	%p476, %rs2429, 0;
	not.pred 	%p477, %p476;
	@%p477 bra 	BB46_482;
	bra.uni 	BB46_481;

BB46_481:
	add.u64 	%rd7927, %SP, 460;
	.loc	1 408 1
tmp1288:
	add.s64 	%rd7928, %rd7927, 24;
	add.s64 	%rd7929, %rd7927, 28;
	cvt.u32.u16	%r8474, %rs1;
	cvt.u32.u16	%r8475, %rs30;
	mul.lo.s32 	%r8476, %r8474, %r8475;
	ld.u16 	%rs2430, [%SP+42];
	cvt.u32.u16	%r8477, %rs2430;
	mul.lo.s32 	%r8478, %r8477, 16;
	add.s32 	%r8479, %r8476, %r8478;
	cvt.u64.u16	%rd7930, %rs6;
	mov.u64 	%rd7931, cSegToComp;
	cvta.const.u64 	%rd7932, %rd7931;
	shl.b64 	%rd7933, %rd7930, 1;
	add.s64 	%rd7934, %rd7932, %rd7933;
	ld.u16 	%rs2431, [%rd7934];
	cvt.u32.u16	%r8480, %rs2431;
	add.s32 	%r8481, %r8479, %r8480;
	cvt.s64.s32	%rd7935, %r8481;
	shl.b64 	%rd7936, %rd7935, 2;
	add.s64 	%rd7937, %rd13, %rd7936;
	ld.f32 	%f1379, [%rd7937];
	cvt.u32.u16	%r8482, %rs1;
	cvt.u32.u16	%r8483, %rs30;
	mul.lo.s32 	%r8484, %r8482, %r8483;
	ld.u16 	%rs2432, [%SP+42];
	cvt.u32.u16	%r8485, %rs2432;
	mul.lo.s32 	%r8486, %r8485, 17;
	add.s32 	%r8487, %r8484, %r8486;
	cvt.u64.u16	%rd7938, %rs6;
	shl.b64 	%rd7939, %rd7938, 1;
	add.s64 	%rd7940, %rd7932, %rd7939;
	ld.u16 	%rs2433, [%rd7940];
	cvt.u32.u16	%r8488, %rs2433;
	add.s32 	%r8489, %r8487, %r8488;
	cvt.s64.s32	%rd7941, %r8489;
	shl.b64 	%rd7942, %rd7941, 2;
	add.s64 	%rd7943, %rd13, %rd7942;
	ld.f32 	%f1380, [%rd7943];
	cvt.u32.u16	%r8490, %rs1;
	cvt.u32.u16	%r8491, %rs30;
	mul.lo.s32 	%r8492, %r8490, %r8491;
	ld.u16 	%rs2434, [%SP+42];
	cvt.u32.u16	%r8493, %rs2434;
	mul.lo.s32 	%r8494, %r8493, 18;
	add.s32 	%r8495, %r8492, %r8494;
	cvt.u64.u16	%rd7944, %rs6;
	shl.b64 	%rd7945, %rd7944, 1;
	add.s64 	%rd7946, %rd7932, %rd7945;
	ld.u16 	%rs2435, [%rd7946];
	cvt.u32.u16	%r8496, %rs2435;
	add.s32 	%r8497, %r8495, %r8496;
	cvt.s64.s32	%rd7947, %r8497;
	shl.b64 	%rd7948, %rd7947, 2;
	add.s64 	%rd7949, %rd13, %rd7948;
	ld.f32 	%f1381, [%rd7949];
	cvt.u32.u16	%r8498, %rs1;
	cvt.u32.u16	%r8499, %rs30;
	mul.lo.s32 	%r8500, %r8498, %r8499;
	ld.u16 	%rs2436, [%SP+42];
	cvt.u32.u16	%r8501, %rs2436;
	mul.lo.s32 	%r8502, %r8501, 19;
	add.s32 	%r8503, %r8500, %r8502;
	cvt.u64.u16	%rd7950, %rs6;
	shl.b64 	%rd7951, %rd7950, 1;
	add.s64 	%rd7952, %rd7932, %rd7951;
	ld.u16 	%rs2437, [%rd7952];
	cvt.u32.u16	%r8504, %rs2437;
	add.s32 	%r8505, %r8503, %r8504;
	cvt.s64.s32	%rd7953, %r8505;
	shl.b64 	%rd7954, %rd7953, 2;
	add.s64 	%rd7955, %rd13, %rd7954;
	ld.f32 	%f1382, [%rd7955];
	cvt.u32.u16	%r8506, %rs1;
	cvt.u32.u16	%r8507, %rs30;
	mul.lo.s32 	%r8508, %r8506, %r8507;
	ld.u16 	%rs2438, [%SP+42];
	cvt.u32.u16	%r8509, %rs2438;
	mul.lo.s32 	%r8510, %r8509, 20;
	add.s32 	%r8511, %r8508, %r8510;
	cvt.u64.u16	%rd7956, %rs6;
	shl.b64 	%rd7957, %rd7956, 1;
	add.s64 	%rd7958, %rd7932, %rd7957;
	ld.u16 	%rs2439, [%rd7958];
	cvt.u32.u16	%r8512, %rs2439;
	add.s32 	%r8513, %r8511, %r8512;
	cvt.s64.s32	%rd7959, %r8513;
	shl.b64 	%rd7960, %rd7959, 2;
	add.s64 	%rd7961, %rd13, %rd7960;
	ld.f32 	%f1383, [%rd7961];
	cvt.u32.u16	%r8514, %rs1;
	cvt.u32.u16	%r8515, %rs30;
	mul.lo.s32 	%r8516, %r8514, %r8515;
	ld.u16 	%rs2440, [%SP+42];
	cvt.u32.u16	%r8517, %rs2440;
	mul.lo.s32 	%r8518, %r8517, 21;
	add.s32 	%r8519, %r8516, %r8518;
	cvt.u64.u16	%rd7962, %rs6;
	shl.b64 	%rd7963, %rd7962, 1;
	add.s64 	%rd7964, %rd7932, %rd7963;
	ld.u16 	%rs2441, [%rd7964];
	cvt.u32.u16	%r8520, %rs2441;
	add.s32 	%r8521, %r8519, %r8520;
	cvt.s64.s32	%rd7965, %r8521;
	shl.b64 	%rd7966, %rd7965, 2;
	add.s64 	%rd7967, %rd13, %rd7966;
	ld.f32 	%f1384, [%rd7967];
	cvt.u32.u16	%r8522, %rs1;
	cvt.u32.u16	%r8523, %rs30;
	mul.lo.s32 	%r8524, %r8522, %r8523;
	ld.u16 	%rs2442, [%SP+42];
	cvt.u32.u16	%r8525, %rs2442;
	mul.lo.s32 	%r8526, %r8525, 22;
	add.s32 	%r8527, %r8524, %r8526;
	cvt.u64.u16	%rd7968, %rs6;
	shl.b64 	%rd7969, %rd7968, 1;
	add.s64 	%rd7970, %rd7932, %rd7969;
	ld.u16 	%rs2443, [%rd7970];
	cvt.u32.u16	%r8528, %rs2443;
	add.s32 	%r8529, %r8527, %r8528;
	cvt.s64.s32	%rd7971, %r8529;
	shl.b64 	%rd7972, %rd7971, 2;
	add.s64 	%rd7973, %rd13, %rd7972;
	ld.f32 	%f1385, [%rd7973];
	cvt.u32.u16	%r8530, %rs1;
	cvt.u32.u16	%r8531, %rs30;
	mul.lo.s32 	%r8532, %r8530, %r8531;
	ld.u16 	%rs2444, [%SP+42];
	cvt.u32.u16	%r8533, %rs2444;
	mul.lo.s32 	%r8534, %r8533, 23;
	add.s32 	%r8535, %r8532, %r8534;
	cvt.u64.u16	%rd7974, %rs6;
	shl.b64 	%rd7975, %rd7974, 1;
	add.s64 	%rd7976, %rd7932, %rd7975;
	ld.u16 	%rs2445, [%rd7976];
	cvt.u32.u16	%r8536, %rs2445;
	add.s32 	%r8537, %r8535, %r8536;
	cvt.s64.s32	%rd7977, %r8537;
	shl.b64 	%rd7978, %rd7977, 2;
	add.s64 	%rd7979, %rd13, %rd7978;
	ld.f32 	%f1386, [%rd7979];
	cvt.u32.u16	%r8538, %rs1;
	cvt.u32.u16	%r8539, %rs30;
	mul.lo.s32 	%r8540, %r8538, %r8539;
	ld.u16 	%rs2446, [%SP+42];
	cvt.u32.u16	%r8541, %rs2446;
	mul.lo.s32 	%r8542, %r8541, 24;
	add.s32 	%r8543, %r8540, %r8542;
	cvt.u64.u16	%rd7980, %rs6;
	shl.b64 	%rd7981, %rd7980, 1;
	add.s64 	%rd7982, %rd7932, %rd7981;
	ld.u16 	%rs2447, [%rd7982];
	cvt.u32.u16	%r8544, %rs2447;
	add.s32 	%r8545, %r8543, %r8544;
	cvt.s64.s32	%rd7983, %r8545;
	shl.b64 	%rd7984, %rd7983, 2;
	add.s64 	%rd7985, %rd13, %rd7984;
	ld.f32 	%f1387, [%rd7985];
	cvt.u32.u16	%r8546, %rs1;
	cvt.u32.u16	%r8547, %rs30;
	mul.lo.s32 	%r8548, %r8546, %r8547;
	ld.u16 	%rs2448, [%SP+42];
	cvt.u32.u16	%r8549, %rs2448;
	mul.lo.s32 	%r8550, %r8549, 25;
	add.s32 	%r8551, %r8548, %r8550;
	cvt.u64.u16	%rd7986, %rs6;
	shl.b64 	%rd7987, %rd7986, 1;
	add.s64 	%rd7988, %rd7932, %rd7987;
	ld.u16 	%rs2449, [%rd7988];
	cvt.u32.u16	%r8552, %rs2449;
	add.s32 	%r8553, %r8551, %r8552;
	cvt.s64.s32	%rd7989, %r8553;
	shl.b64 	%rd7990, %rd7989, 2;
	add.s64 	%rd7991, %rd13, %rd7990;
	ld.f32 	%f1388, [%rd7991];
	cvt.u32.u16	%r8554, %rs1;
	cvt.u32.u16	%r8555, %rs30;
	mul.lo.s32 	%r8556, %r8554, %r8555;
	ld.u16 	%rs2450, [%SP+42];
	cvt.u32.u16	%r8557, %rs2450;
	mul.lo.s32 	%r8558, %r8557, 26;
	add.s32 	%r8559, %r8556, %r8558;
	cvt.u64.u16	%rd7992, %rs6;
	shl.b64 	%rd7993, %rd7992, 1;
	add.s64 	%rd7994, %rd7932, %rd7993;
	ld.u16 	%rs2451, [%rd7994];
	cvt.u32.u16	%r8560, %rs2451;
	add.s32 	%r8561, %r8559, %r8560;
	cvt.s64.s32	%rd7995, %r8561;
	shl.b64 	%rd7996, %rd7995, 2;
	add.s64 	%rd7997, %rd13, %rd7996;
	ld.f32 	%f1389, [%rd7997];
	cvt.u32.u16	%r8562, %rs1;
	cvt.u32.u16	%r8563, %rs30;
	mul.lo.s32 	%r8564, %r8562, %r8563;
	ld.u16 	%rs2452, [%SP+42];
	cvt.u32.u16	%r8565, %rs2452;
	mul.lo.s32 	%r8566, %r8565, 27;
	add.s32 	%r8567, %r8564, %r8566;
	cvt.u64.u16	%rd7998, %rs6;
	shl.b64 	%rd7999, %rd7998, 1;
	add.s64 	%rd8000, %rd7932, %rd7999;
	ld.u16 	%rs2453, [%rd8000];
	cvt.u32.u16	%r8568, %rs2453;
	add.s32 	%r8569, %r8567, %r8568;
	cvt.s64.s32	%rd8001, %r8569;
	shl.b64 	%rd8002, %rd8001, 2;
	add.s64 	%rd8003, %rd13, %rd8002;
	ld.f32 	%f1390, [%rd8003];
	add.u64 	%rd8004, %SP, 920;
	add.u64 	%rd8005, %SP, 936;
	// Callseq Start 251
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8004;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8005;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7928;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7929;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1379;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1380;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1381;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1382;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1383;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1384;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1385;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1386;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1387;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1388;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1389;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1390;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 251
tmp1289:

BB46_482:
	.loc	1 408 1
	cvt.u32.u16	%r8570, %rs6;
	ld.u16 	%rs2454, [%SP+16];
	cvt.u32.u16	%r8571, %rs2454;
	mul.lo.s32 	%r8572, %r8571, 6;
	add.s32 	%r8573, %r8570, %r8572;
	cvt.s64.s32	%rd8006, %r8573;
	shl.b64 	%rd8007, %rd8006, 1;
	mov.u64 	%rd8008, cBoolModel;
	cvta.const.u64 	%rd8009, %rd8008;
	add.s64 	%rd8010, %rd8009, %rd8007;
	ld.u16 	%rs2455, [%rd8010];
	setp.ne.s16	%p478, %rs2455, 0;
	not.pred 	%p479, %p478;
	@%p479 bra 	BB46_484;
	bra.uni 	BB46_483;

BB46_483:
	.loc	1 408 1
tmp1290:
	cvt.u32.u16	%r8574, %rs1;
	cvt.u32.u16	%r8575, %rs30;
	mul.lo.s32 	%r8576, %r8574, %r8575;
	ld.u16 	%rs2456, [%SP+42];
	cvt.u32.u16	%r8577, %rs2456;
	mul.lo.s32 	%r8578, %r8577, 28;
	add.s32 	%r8579, %r8576, %r8578;
	cvt.u64.u16	%rd8011, %rs6;
	mov.u64 	%rd8012, cSegToComp;
	cvta.const.u64 	%rd8013, %rd8012;
	shl.b64 	%rd8014, %rd8011, 1;
	add.s64 	%rd8015, %rd8013, %rd8014;
	ld.u16 	%rs2457, [%rd8015];
	cvt.u32.u16	%r8580, %rs2457;
	add.s32 	%r8581, %r8579, %r8580;
	cvt.s64.s32	%rd8016, %r8581;
	shl.b64 	%rd8017, %rd8016, 2;
	add.s64 	%rd8018, %rd13, %rd8017;
	ld.f32 	%f1391, [%rd8018];
	cvt.u32.u16	%r8582, %rs1;
	cvt.u32.u16	%r8583, %rs30;
	mul.lo.s32 	%r8584, %r8582, %r8583;
	ld.u16 	%rs2458, [%SP+42];
	cvt.u32.u16	%r8585, %rs2458;
	mul.lo.s32 	%r8586, %r8585, 29;
	add.s32 	%r8587, %r8584, %r8586;
	cvt.u64.u16	%rd8019, %rs6;
	shl.b64 	%rd8020, %rd8019, 1;
	add.s64 	%rd8021, %rd8013, %rd8020;
	ld.u16 	%rs2459, [%rd8021];
	cvt.u32.u16	%r8588, %rs2459;
	add.s32 	%r8589, %r8587, %r8588;
	cvt.s64.s32	%rd8022, %r8589;
	shl.b64 	%rd8023, %rd8022, 2;
	add.s64 	%rd8024, %rd13, %rd8023;
	ld.f32 	%f1392, [%rd8024];
	add.u64 	%rd8025, %SP, 920;
	add.u64 	%rd8026, %SP, 936;
	// Callseq Start 252
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8025;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8026;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2200;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1391;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1392;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 252
tmp1291:

BB46_484:
	.loc	1 408 1
	cvt.u32.u16	%r8590, %rs7;
	ld.u16 	%rs2460, [%SP+16];
	cvt.u32.u16	%r8591, %rs2460;
	mul.lo.s32 	%r8592, %r8591, 0;
	add.s32 	%r8593, %r8590, %r8592;
	cvt.s64.s32	%rd8027, %r8593;
	shl.b64 	%rd8028, %rd8027, 1;
	mov.u64 	%rd8029, cBoolModel;
	cvta.const.u64 	%rd8030, %rd8029;
	add.s64 	%rd8031, %rd8030, %rd8028;
	ld.u16 	%rs2461, [%rd8031];
	setp.ne.s16	%p480, %rs2461, 0;
	not.pred 	%p481, %p480;
	@%p481 bra 	BB46_486;
	bra.uni 	BB46_485;

BB46_485:
	add.u64 	%rd8032, %SP, 500;
	.loc	1 408 1
tmp1292:
	add.s64 	%rd8033, %rd8032, 4;
	cvt.u32.u16	%r8594, %rs1;
	cvt.u32.u16	%r8595, %rs30;
	mul.lo.s32 	%r8596, %r8594, %r8595;
	ld.u16 	%rs2462, [%SP+42];
	cvt.u32.u16	%r8597, %rs2462;
	mul.lo.s32 	%r8598, %r8597, 0;
	add.s32 	%r8599, %r8596, %r8598;
	cvt.u64.u16	%rd8034, %rs7;
	mov.u64 	%rd8035, cSegToComp;
	cvta.const.u64 	%rd8036, %rd8035;
	shl.b64 	%rd8037, %rd8034, 1;
	add.s64 	%rd8038, %rd8036, %rd8037;
	ld.u16 	%rs2463, [%rd8038];
	cvt.u32.u16	%r8600, %rs2463;
	add.s32 	%r8601, %r8599, %r8600;
	cvt.s64.s32	%rd8039, %r8601;
	shl.b64 	%rd8040, %rd8039, 2;
	add.s64 	%rd8041, %rd13, %rd8040;
	ld.f32 	%f1393, [%rd8041];
	cvt.u32.u16	%r8602, %rs1;
	cvt.u32.u16	%r8603, %rs30;
	mul.lo.s32 	%r8604, %r8602, %r8603;
	ld.u16 	%rs2464, [%SP+42];
	cvt.u32.u16	%r8605, %rs2464;
	mul.lo.s32 	%r8606, %r8605, 1;
	add.s32 	%r8607, %r8604, %r8606;
	cvt.u64.u16	%rd8042, %rs7;
	shl.b64 	%rd8043, %rd8042, 1;
	add.s64 	%rd8044, %rd8036, %rd8043;
	ld.u16 	%rs2465, [%rd8044];
	cvt.u32.u16	%r8608, %rs2465;
	add.s32 	%r8609, %r8607, %r8608;
	cvt.s64.s32	%rd8045, %r8609;
	shl.b64 	%rd8046, %rd8045, 2;
	add.s64 	%rd8047, %rd13, %rd8046;
	ld.f32 	%f1394, [%rd8047];
	ld.f32 	%f1395, [%SP+532];
	add.s64 	%rd8048, %rd8032, 36;
	add.u64 	%rd8049, %SP, 944;
	add.u64 	%rd8050, %SP, 960;
	// Callseq Start 253
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8049;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8050;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8032;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8033;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1393;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1394;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1395;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8048;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 253
tmp1293:

BB46_486:
	.loc	1 408 1
	cvt.u32.u16	%r8610, %rs7;
	ld.u16 	%rs2466, [%SP+16];
	cvt.u32.u16	%r8611, %rs2466;
	mul.lo.s32 	%r8612, %r8611, 1;
	add.s32 	%r8613, %r8610, %r8612;
	cvt.s64.s32	%rd8051, %r8613;
	shl.b64 	%rd8052, %rd8051, 1;
	mov.u64 	%rd8053, cBoolModel;
	cvta.const.u64 	%rd8054, %rd8053;
	add.s64 	%rd8055, %rd8054, %rd8052;
	ld.u16 	%rs2467, [%rd8055];
	setp.ne.s16	%p482, %rs2467, 0;
	not.pred 	%p483, %p482;
	@%p483 bra 	BB46_488;
	bra.uni 	BB46_487;

BB46_487:
	add.u64 	%rd8056, %SP, 500;
	.loc	1 408 1
tmp1294:
	add.s64 	%rd8057, %rd8056, 8;
	ld.f32 	%f1396, [%SP+536];
	add.s64 	%rd8058, %rd8056, 32;
	add.u64 	%rd8059, %SP, 944;
	add.u64 	%rd8060, %SP, 960;
	// Callseq Start 254
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8059;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8060;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8057;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1396;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8058;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 254
tmp1295:

BB46_488:
	.loc	1 408 1
	cvt.u32.u16	%r8614, %rs7;
	ld.u16 	%rs2468, [%SP+16];
	cvt.u32.u16	%r8615, %rs2468;
	mul.lo.s32 	%r8616, %r8615, 2;
	add.s32 	%r8617, %r8614, %r8616;
	cvt.s64.s32	%rd8061, %r8617;
	shl.b64 	%rd8062, %rd8061, 1;
	mov.u64 	%rd8063, cBoolModel;
	cvta.const.u64 	%rd8064, %rd8063;
	add.s64 	%rd8065, %rd8064, %rd8062;
	ld.u16 	%rs2469, [%rd8065];
	setp.ne.s16	%p484, %rs2469, 0;
	not.pred 	%p485, %p484;
	@%p485 bra 	BB46_490;
	bra.uni 	BB46_489;

BB46_489:
	add.u64 	%rd8066, %SP, 500;
	.loc	1 408 1
tmp1296:
	add.s64 	%rd8067, %rd8066, 12;
	cvt.u32.u16	%r8618, %rs1;
	cvt.u32.u16	%r8619, %rs30;
	mul.lo.s32 	%r8620, %r8618, %r8619;
	ld.u16 	%rs2470, [%SP+42];
	cvt.u32.u16	%r8621, %rs2470;
	mul.lo.s32 	%r8622, %r8621, 2;
	add.s32 	%r8623, %r8620, %r8622;
	cvt.u64.u16	%rd8068, %rs7;
	mov.u64 	%rd8069, cSegToComp;
	cvta.const.u64 	%rd8070, %rd8069;
	shl.b64 	%rd8071, %rd8068, 1;
	add.s64 	%rd8072, %rd8070, %rd8071;
	ld.u16 	%rs2471, [%rd8072];
	cvt.u32.u16	%r8624, %rs2471;
	add.s32 	%r8625, %r8623, %r8624;
	cvt.s64.s32	%rd8073, %r8625;
	shl.b64 	%rd8074, %rd8073, 2;
	add.s64 	%rd8075, %rd13, %rd8074;
	ld.f32 	%f1397, [%rd8075];
	cvt.u32.u16	%r8626, %rs1;
	cvt.u32.u16	%r8627, %rs30;
	mul.lo.s32 	%r8628, %r8626, %r8627;
	ld.u16 	%rs2472, [%SP+42];
	cvt.u32.u16	%r8629, %rs2472;
	mul.lo.s32 	%r8630, %r8629, 3;
	add.s32 	%r8631, %r8628, %r8630;
	cvt.u64.u16	%rd8076, %rs7;
	shl.b64 	%rd8077, %rd8076, 1;
	add.s64 	%rd8078, %rd8070, %rd8077;
	ld.u16 	%rs2473, [%rd8078];
	cvt.u32.u16	%r8632, %rs2473;
	add.s32 	%r8633, %r8631, %r8632;
	cvt.s64.s32	%rd8079, %r8633;
	shl.b64 	%rd8080, %rd8079, 2;
	add.s64 	%rd8081, %rd13, %rd8080;
	ld.f32 	%f1398, [%rd8081];
	cvt.u32.u16	%r8634, %rs1;
	cvt.u32.u16	%r8635, %rs30;
	mul.lo.s32 	%r8636, %r8634, %r8635;
	ld.u16 	%rs2474, [%SP+42];
	cvt.u32.u16	%r8637, %rs2474;
	mul.lo.s32 	%r8638, %r8637, 4;
	add.s32 	%r8639, %r8636, %r8638;
	cvt.u64.u16	%rd8082, %rs7;
	shl.b64 	%rd8083, %rd8082, 1;
	add.s64 	%rd8084, %rd8070, %rd8083;
	ld.u16 	%rs2475, [%rd8084];
	cvt.u32.u16	%r8640, %rs2475;
	add.s32 	%r8641, %r8639, %r8640;
	cvt.s64.s32	%rd8085, %r8641;
	shl.b64 	%rd8086, %rd8085, 2;
	add.s64 	%rd8087, %rd13, %rd8086;
	ld.f32 	%f1399, [%rd8087];
	cvt.u32.u16	%r8642, %rs1;
	cvt.u32.u16	%r8643, %rs30;
	mul.lo.s32 	%r8644, %r8642, %r8643;
	ld.u16 	%rs2476, [%SP+42];
	cvt.u32.u16	%r8645, %rs2476;
	mul.lo.s32 	%r8646, %r8645, 5;
	add.s32 	%r8647, %r8644, %r8646;
	cvt.u64.u16	%rd8088, %rs7;
	shl.b64 	%rd8089, %rd8088, 1;
	add.s64 	%rd8090, %rd8070, %rd8089;
	ld.u16 	%rs2477, [%rd8090];
	cvt.u32.u16	%r8648, %rs2477;
	add.s32 	%r8649, %r8647, %r8648;
	cvt.s64.s32	%rd8091, %r8649;
	shl.b64 	%rd8092, %rd8091, 2;
	add.s64 	%rd8093, %rd13, %rd8092;
	ld.f32 	%f1400, [%rd8093];
	ld.f32 	%f1401, [%SP+532];
	add.u64 	%rd8094, %SP, 944;
	add.u64 	%rd8095, %SP, 960;
	// Callseq Start 255
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8094;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8095;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8067;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1397;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1398;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1399;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1400;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1401;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 255
tmp1297:

BB46_490:
	.loc	1 408 1
	cvt.u32.u16	%r8650, %rs7;
	ld.u16 	%rs2478, [%SP+16];
	cvt.u32.u16	%r8651, %rs2478;
	mul.lo.s32 	%r8652, %r8651, 3;
	add.s32 	%r8653, %r8650, %r8652;
	cvt.s64.s32	%rd8096, %r8653;
	shl.b64 	%rd8097, %rd8096, 1;
	mov.u64 	%rd8098, cBoolModel;
	cvta.const.u64 	%rd8099, %rd8098;
	add.s64 	%rd8100, %rd8099, %rd8097;
	ld.u16 	%rs2479, [%rd8100];
	setp.ne.s16	%p486, %rs2479, 0;
	not.pred 	%p487, %p486;
	@%p487 bra 	BB46_492;
	bra.uni 	BB46_491;

BB46_491:
	add.u64 	%rd8101, %SP, 500;
	.loc	1 408 1
tmp1298:
	add.s64 	%rd8102, %rd8101, 16;
	cvt.u32.u16	%r8654, %rs1;
	cvt.u32.u16	%r8655, %rs30;
	mul.lo.s32 	%r8656, %r8654, %r8655;
	ld.u16 	%rs2480, [%SP+42];
	cvt.u32.u16	%r8657, %rs2480;
	mul.lo.s32 	%r8658, %r8657, 6;
	add.s32 	%r8659, %r8656, %r8658;
	cvt.u64.u16	%rd8103, %rs7;
	mov.u64 	%rd8104, cSegToComp;
	cvta.const.u64 	%rd8105, %rd8104;
	shl.b64 	%rd8106, %rd8103, 1;
	add.s64 	%rd8107, %rd8105, %rd8106;
	ld.u16 	%rs2481, [%rd8107];
	cvt.u32.u16	%r8660, %rs2481;
	add.s32 	%r8661, %r8659, %r8660;
	cvt.s64.s32	%rd8108, %r8661;
	shl.b64 	%rd8109, %rd8108, 2;
	add.s64 	%rd8110, %rd13, %rd8109;
	ld.f32 	%f1402, [%rd8110];
	cvt.u32.u16	%r8662, %rs1;
	cvt.u32.u16	%r8663, %rs30;
	mul.lo.s32 	%r8664, %r8662, %r8663;
	ld.u16 	%rs2482, [%SP+42];
	cvt.u32.u16	%r8665, %rs2482;
	mul.lo.s32 	%r8666, %r8665, 7;
	add.s32 	%r8667, %r8664, %r8666;
	cvt.u64.u16	%rd8111, %rs7;
	shl.b64 	%rd8112, %rd8111, 1;
	add.s64 	%rd8113, %rd8105, %rd8112;
	ld.u16 	%rs2483, [%rd8113];
	cvt.u32.u16	%r8668, %rs2483;
	add.s32 	%r8669, %r8667, %r8668;
	cvt.s64.s32	%rd8114, %r8669;
	shl.b64 	%rd8115, %rd8114, 2;
	add.s64 	%rd8116, %rd13, %rd8115;
	ld.f32 	%f1403, [%rd8116];
	cvt.u32.u16	%r8670, %rs1;
	cvt.u32.u16	%r8671, %rs30;
	mul.lo.s32 	%r8672, %r8670, %r8671;
	ld.u16 	%rs2484, [%SP+42];
	cvt.u32.u16	%r8673, %rs2484;
	mul.lo.s32 	%r8674, %r8673, 8;
	add.s32 	%r8675, %r8672, %r8674;
	cvt.u64.u16	%rd8117, %rs7;
	shl.b64 	%rd8118, %rd8117, 1;
	add.s64 	%rd8119, %rd8105, %rd8118;
	ld.u16 	%rs2485, [%rd8119];
	cvt.u32.u16	%r8676, %rs2485;
	add.s32 	%r8677, %r8675, %r8676;
	cvt.s64.s32	%rd8120, %r8677;
	shl.b64 	%rd8121, %rd8120, 2;
	add.s64 	%rd8122, %rd13, %rd8121;
	ld.f32 	%f1404, [%rd8122];
	cvt.u32.u16	%r8678, %rs1;
	cvt.u32.u16	%r8679, %rs30;
	mul.lo.s32 	%r8680, %r8678, %r8679;
	ld.u16 	%rs2486, [%SP+42];
	cvt.u32.u16	%r8681, %rs2486;
	mul.lo.s32 	%r8682, %r8681, 9;
	add.s32 	%r8683, %r8680, %r8682;
	cvt.u64.u16	%rd8123, %rs7;
	shl.b64 	%rd8124, %rd8123, 1;
	add.s64 	%rd8125, %rd8105, %rd8124;
	ld.u16 	%rs2487, [%rd8125];
	cvt.u32.u16	%r8684, %rs2487;
	add.s32 	%r8685, %r8683, %r8684;
	cvt.s64.s32	%rd8126, %r8685;
	shl.b64 	%rd8127, %rd8126, 2;
	add.s64 	%rd8128, %rd13, %rd8127;
	ld.f32 	%f1405, [%rd8128];
	cvt.u32.u16	%r8686, %rs1;
	cvt.u32.u16	%r8687, %rs30;
	mul.lo.s32 	%r8688, %r8686, %r8687;
	ld.u16 	%rs2488, [%SP+42];
	cvt.u32.u16	%r8689, %rs2488;
	mul.lo.s32 	%r8690, %r8689, 10;
	add.s32 	%r8691, %r8688, %r8690;
	cvt.u64.u16	%rd8129, %rs7;
	shl.b64 	%rd8130, %rd8129, 1;
	add.s64 	%rd8131, %rd8105, %rd8130;
	ld.u16 	%rs2489, [%rd8131];
	cvt.u32.u16	%r8692, %rs2489;
	add.s32 	%r8693, %r8691, %r8692;
	cvt.s64.s32	%rd8132, %r8693;
	shl.b64 	%rd8133, %rd8132, 2;
	add.s64 	%rd8134, %rd13, %rd8133;
	ld.f32 	%f1406, [%rd8134];
	add.u64 	%rd8135, %SP, 944;
	add.u64 	%rd8136, %SP, 960;
	// Callseq Start 256
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8135;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8136;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8102;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1402;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1403;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1404;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1405;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1406;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 256
tmp1299:

BB46_492:
	.loc	1 408 1
	cvt.u32.u16	%r8694, %rs7;
	ld.u16 	%rs2490, [%SP+16];
	cvt.u32.u16	%r8695, %rs2490;
	mul.lo.s32 	%r8696, %r8695, 4;
	add.s32 	%r8697, %r8694, %r8696;
	cvt.s64.s32	%rd8137, %r8697;
	shl.b64 	%rd8138, %rd8137, 1;
	mov.u64 	%rd8139, cBoolModel;
	cvta.const.u64 	%rd8140, %rd8139;
	add.s64 	%rd8141, %rd8140, %rd8138;
	ld.u16 	%rs2491, [%rd8141];
	setp.ne.s16	%p488, %rs2491, 0;
	not.pred 	%p489, %p488;
	@%p489 bra 	BB46_494;
	bra.uni 	BB46_493;

BB46_493:
	add.u64 	%rd8142, %SP, 500;
	.loc	1 408 1
tmp1300:
	add.s64 	%rd8143, %rd8142, 20;
	cvt.u32.u16	%r8698, %rs1;
	cvt.u32.u16	%r8699, %rs30;
	mul.lo.s32 	%r8700, %r8698, %r8699;
	ld.u16 	%rs2492, [%SP+42];
	cvt.u32.u16	%r8701, %rs2492;
	mul.lo.s32 	%r8702, %r8701, 11;
	add.s32 	%r8703, %r8700, %r8702;
	cvt.u64.u16	%rd8144, %rs7;
	mov.u64 	%rd8145, cSegToComp;
	cvta.const.u64 	%rd8146, %rd8145;
	shl.b64 	%rd8147, %rd8144, 1;
	add.s64 	%rd8148, %rd8146, %rd8147;
	ld.u16 	%rs2493, [%rd8148];
	cvt.u32.u16	%r8704, %rs2493;
	add.s32 	%r8705, %r8703, %r8704;
	cvt.s64.s32	%rd8149, %r8705;
	shl.b64 	%rd8150, %rd8149, 2;
	add.s64 	%rd8151, %rd13, %rd8150;
	ld.f32 	%f1407, [%rd8151];
	cvt.u32.u16	%r8706, %rs1;
	cvt.u32.u16	%r8707, %rs30;
	mul.lo.s32 	%r8708, %r8706, %r8707;
	ld.u16 	%rs2494, [%SP+42];
	cvt.u32.u16	%r8709, %rs2494;
	mul.lo.s32 	%r8710, %r8709, 12;
	add.s32 	%r8711, %r8708, %r8710;
	cvt.u64.u16	%rd8152, %rs7;
	shl.b64 	%rd8153, %rd8152, 1;
	add.s64 	%rd8154, %rd8146, %rd8153;
	ld.u16 	%rs2495, [%rd8154];
	cvt.u32.u16	%r8712, %rs2495;
	add.s32 	%r8713, %r8711, %r8712;
	cvt.s64.s32	%rd8155, %r8713;
	shl.b64 	%rd8156, %rd8155, 2;
	add.s64 	%rd8157, %rd13, %rd8156;
	ld.f32 	%f1408, [%rd8157];
	cvt.u32.u16	%r8714, %rs1;
	cvt.u32.u16	%r8715, %rs30;
	mul.lo.s32 	%r8716, %r8714, %r8715;
	ld.u16 	%rs2496, [%SP+42];
	cvt.u32.u16	%r8717, %rs2496;
	mul.lo.s32 	%r8718, %r8717, 13;
	add.s32 	%r8719, %r8716, %r8718;
	cvt.u64.u16	%rd8158, %rs7;
	shl.b64 	%rd8159, %rd8158, 1;
	add.s64 	%rd8160, %rd8146, %rd8159;
	ld.u16 	%rs2497, [%rd8160];
	cvt.u32.u16	%r8720, %rs2497;
	add.s32 	%r8721, %r8719, %r8720;
	cvt.s64.s32	%rd8161, %r8721;
	shl.b64 	%rd8162, %rd8161, 2;
	add.s64 	%rd8163, %rd13, %rd8162;
	ld.f32 	%f1409, [%rd8163];
	cvt.u32.u16	%r8722, %rs1;
	cvt.u32.u16	%r8723, %rs30;
	mul.lo.s32 	%r8724, %r8722, %r8723;
	ld.u16 	%rs2498, [%SP+42];
	cvt.u32.u16	%r8725, %rs2498;
	mul.lo.s32 	%r8726, %r8725, 14;
	add.s32 	%r8727, %r8724, %r8726;
	cvt.u64.u16	%rd8164, %rs7;
	shl.b64 	%rd8165, %rd8164, 1;
	add.s64 	%rd8166, %rd8146, %rd8165;
	ld.u16 	%rs2499, [%rd8166];
	cvt.u32.u16	%r8728, %rs2499;
	add.s32 	%r8729, %r8727, %r8728;
	cvt.s64.s32	%rd8167, %r8729;
	shl.b64 	%rd8168, %rd8167, 2;
	add.s64 	%rd8169, %rd13, %rd8168;
	ld.f32 	%f1410, [%rd8169];
	cvt.u32.u16	%r8730, %rs1;
	cvt.u32.u16	%r8731, %rs30;
	mul.lo.s32 	%r8732, %r8730, %r8731;
	ld.u16 	%rs2500, [%SP+42];
	cvt.u32.u16	%r8733, %rs2500;
	mul.lo.s32 	%r8734, %r8733, 15;
	add.s32 	%r8735, %r8732, %r8734;
	cvt.u64.u16	%rd8170, %rs7;
	shl.b64 	%rd8171, %rd8170, 1;
	add.s64 	%rd8172, %rd8146, %rd8171;
	ld.u16 	%rs2501, [%rd8172];
	cvt.u32.u16	%r8736, %rs2501;
	add.s32 	%r8737, %r8735, %r8736;
	cvt.s64.s32	%rd8173, %r8737;
	shl.b64 	%rd8174, %rd8173, 2;
	add.s64 	%rd8175, %rd13, %rd8174;
	ld.f32 	%f1411, [%rd8175];
	add.u64 	%rd8176, %SP, 944;
	add.u64 	%rd8177, %SP, 960;
	// Callseq Start 257
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8176;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8177;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8143;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1407;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1408;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1409;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1410;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1411;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 257
tmp1301:

BB46_494:
	.loc	1 408 1
	cvt.u32.u16	%r8738, %rs7;
	ld.u16 	%rs2502, [%SP+16];
	cvt.u32.u16	%r8739, %rs2502;
	mul.lo.s32 	%r8740, %r8739, 5;
	add.s32 	%r8741, %r8738, %r8740;
	cvt.s64.s32	%rd8178, %r8741;
	shl.b64 	%rd8179, %rd8178, 1;
	mov.u64 	%rd8180, cBoolModel;
	cvta.const.u64 	%rd8181, %rd8180;
	add.s64 	%rd8182, %rd8181, %rd8179;
	ld.u16 	%rs2503, [%rd8182];
	setp.ne.s16	%p490, %rs2503, 0;
	not.pred 	%p491, %p490;
	@%p491 bra 	BB46_496;
	bra.uni 	BB46_495;

BB46_495:
	add.u64 	%rd8183, %SP, 500;
	.loc	1 408 1
tmp1302:
	add.s64 	%rd8184, %rd8183, 24;
	add.s64 	%rd8185, %rd8183, 28;
	cvt.u32.u16	%r8742, %rs1;
	cvt.u32.u16	%r8743, %rs30;
	mul.lo.s32 	%r8744, %r8742, %r8743;
	ld.u16 	%rs2504, [%SP+42];
	cvt.u32.u16	%r8745, %rs2504;
	mul.lo.s32 	%r8746, %r8745, 16;
	add.s32 	%r8747, %r8744, %r8746;
	cvt.u64.u16	%rd8186, %rs7;
	mov.u64 	%rd8187, cSegToComp;
	cvta.const.u64 	%rd8188, %rd8187;
	shl.b64 	%rd8189, %rd8186, 1;
	add.s64 	%rd8190, %rd8188, %rd8189;
	ld.u16 	%rs2505, [%rd8190];
	cvt.u32.u16	%r8748, %rs2505;
	add.s32 	%r8749, %r8747, %r8748;
	cvt.s64.s32	%rd8191, %r8749;
	shl.b64 	%rd8192, %rd8191, 2;
	add.s64 	%rd8193, %rd13, %rd8192;
	ld.f32 	%f1412, [%rd8193];
	cvt.u32.u16	%r8750, %rs1;
	cvt.u32.u16	%r8751, %rs30;
	mul.lo.s32 	%r8752, %r8750, %r8751;
	ld.u16 	%rs2506, [%SP+42];
	cvt.u32.u16	%r8753, %rs2506;
	mul.lo.s32 	%r8754, %r8753, 17;
	add.s32 	%r8755, %r8752, %r8754;
	cvt.u64.u16	%rd8194, %rs7;
	shl.b64 	%rd8195, %rd8194, 1;
	add.s64 	%rd8196, %rd8188, %rd8195;
	ld.u16 	%rs2507, [%rd8196];
	cvt.u32.u16	%r8756, %rs2507;
	add.s32 	%r8757, %r8755, %r8756;
	cvt.s64.s32	%rd8197, %r8757;
	shl.b64 	%rd8198, %rd8197, 2;
	add.s64 	%rd8199, %rd13, %rd8198;
	ld.f32 	%f1413, [%rd8199];
	cvt.u32.u16	%r8758, %rs1;
	cvt.u32.u16	%r8759, %rs30;
	mul.lo.s32 	%r8760, %r8758, %r8759;
	ld.u16 	%rs2508, [%SP+42];
	cvt.u32.u16	%r8761, %rs2508;
	mul.lo.s32 	%r8762, %r8761, 18;
	add.s32 	%r8763, %r8760, %r8762;
	cvt.u64.u16	%rd8200, %rs7;
	shl.b64 	%rd8201, %rd8200, 1;
	add.s64 	%rd8202, %rd8188, %rd8201;
	ld.u16 	%rs2509, [%rd8202];
	cvt.u32.u16	%r8764, %rs2509;
	add.s32 	%r8765, %r8763, %r8764;
	cvt.s64.s32	%rd8203, %r8765;
	shl.b64 	%rd8204, %rd8203, 2;
	add.s64 	%rd8205, %rd13, %rd8204;
	ld.f32 	%f1414, [%rd8205];
	cvt.u32.u16	%r8766, %rs1;
	cvt.u32.u16	%r8767, %rs30;
	mul.lo.s32 	%r8768, %r8766, %r8767;
	ld.u16 	%rs2510, [%SP+42];
	cvt.u32.u16	%r8769, %rs2510;
	mul.lo.s32 	%r8770, %r8769, 19;
	add.s32 	%r8771, %r8768, %r8770;
	cvt.u64.u16	%rd8206, %rs7;
	shl.b64 	%rd8207, %rd8206, 1;
	add.s64 	%rd8208, %rd8188, %rd8207;
	ld.u16 	%rs2511, [%rd8208];
	cvt.u32.u16	%r8772, %rs2511;
	add.s32 	%r8773, %r8771, %r8772;
	cvt.s64.s32	%rd8209, %r8773;
	shl.b64 	%rd8210, %rd8209, 2;
	add.s64 	%rd8211, %rd13, %rd8210;
	ld.f32 	%f1415, [%rd8211];
	cvt.u32.u16	%r8774, %rs1;
	cvt.u32.u16	%r8775, %rs30;
	mul.lo.s32 	%r8776, %r8774, %r8775;
	ld.u16 	%rs2512, [%SP+42];
	cvt.u32.u16	%r8777, %rs2512;
	mul.lo.s32 	%r8778, %r8777, 20;
	add.s32 	%r8779, %r8776, %r8778;
	cvt.u64.u16	%rd8212, %rs7;
	shl.b64 	%rd8213, %rd8212, 1;
	add.s64 	%rd8214, %rd8188, %rd8213;
	ld.u16 	%rs2513, [%rd8214];
	cvt.u32.u16	%r8780, %rs2513;
	add.s32 	%r8781, %r8779, %r8780;
	cvt.s64.s32	%rd8215, %r8781;
	shl.b64 	%rd8216, %rd8215, 2;
	add.s64 	%rd8217, %rd13, %rd8216;
	ld.f32 	%f1416, [%rd8217];
	cvt.u32.u16	%r8782, %rs1;
	cvt.u32.u16	%r8783, %rs30;
	mul.lo.s32 	%r8784, %r8782, %r8783;
	ld.u16 	%rs2514, [%SP+42];
	cvt.u32.u16	%r8785, %rs2514;
	mul.lo.s32 	%r8786, %r8785, 21;
	add.s32 	%r8787, %r8784, %r8786;
	cvt.u64.u16	%rd8218, %rs7;
	shl.b64 	%rd8219, %rd8218, 1;
	add.s64 	%rd8220, %rd8188, %rd8219;
	ld.u16 	%rs2515, [%rd8220];
	cvt.u32.u16	%r8788, %rs2515;
	add.s32 	%r8789, %r8787, %r8788;
	cvt.s64.s32	%rd8221, %r8789;
	shl.b64 	%rd8222, %rd8221, 2;
	add.s64 	%rd8223, %rd13, %rd8222;
	ld.f32 	%f1417, [%rd8223];
	cvt.u32.u16	%r8790, %rs1;
	cvt.u32.u16	%r8791, %rs30;
	mul.lo.s32 	%r8792, %r8790, %r8791;
	ld.u16 	%rs2516, [%SP+42];
	cvt.u32.u16	%r8793, %rs2516;
	mul.lo.s32 	%r8794, %r8793, 22;
	add.s32 	%r8795, %r8792, %r8794;
	cvt.u64.u16	%rd8224, %rs7;
	shl.b64 	%rd8225, %rd8224, 1;
	add.s64 	%rd8226, %rd8188, %rd8225;
	ld.u16 	%rs2517, [%rd8226];
	cvt.u32.u16	%r8796, %rs2517;
	add.s32 	%r8797, %r8795, %r8796;
	cvt.s64.s32	%rd8227, %r8797;
	shl.b64 	%rd8228, %rd8227, 2;
	add.s64 	%rd8229, %rd13, %rd8228;
	ld.f32 	%f1418, [%rd8229];
	cvt.u32.u16	%r8798, %rs1;
	cvt.u32.u16	%r8799, %rs30;
	mul.lo.s32 	%r8800, %r8798, %r8799;
	ld.u16 	%rs2518, [%SP+42];
	cvt.u32.u16	%r8801, %rs2518;
	mul.lo.s32 	%r8802, %r8801, 23;
	add.s32 	%r8803, %r8800, %r8802;
	cvt.u64.u16	%rd8230, %rs7;
	shl.b64 	%rd8231, %rd8230, 1;
	add.s64 	%rd8232, %rd8188, %rd8231;
	ld.u16 	%rs2519, [%rd8232];
	cvt.u32.u16	%r8804, %rs2519;
	add.s32 	%r8805, %r8803, %r8804;
	cvt.s64.s32	%rd8233, %r8805;
	shl.b64 	%rd8234, %rd8233, 2;
	add.s64 	%rd8235, %rd13, %rd8234;
	ld.f32 	%f1419, [%rd8235];
	cvt.u32.u16	%r8806, %rs1;
	cvt.u32.u16	%r8807, %rs30;
	mul.lo.s32 	%r8808, %r8806, %r8807;
	ld.u16 	%rs2520, [%SP+42];
	cvt.u32.u16	%r8809, %rs2520;
	mul.lo.s32 	%r8810, %r8809, 24;
	add.s32 	%r8811, %r8808, %r8810;
	cvt.u64.u16	%rd8236, %rs7;
	shl.b64 	%rd8237, %rd8236, 1;
	add.s64 	%rd8238, %rd8188, %rd8237;
	ld.u16 	%rs2521, [%rd8238];
	cvt.u32.u16	%r8812, %rs2521;
	add.s32 	%r8813, %r8811, %r8812;
	cvt.s64.s32	%rd8239, %r8813;
	shl.b64 	%rd8240, %rd8239, 2;
	add.s64 	%rd8241, %rd13, %rd8240;
	ld.f32 	%f1420, [%rd8241];
	cvt.u32.u16	%r8814, %rs1;
	cvt.u32.u16	%r8815, %rs30;
	mul.lo.s32 	%r8816, %r8814, %r8815;
	ld.u16 	%rs2522, [%SP+42];
	cvt.u32.u16	%r8817, %rs2522;
	mul.lo.s32 	%r8818, %r8817, 25;
	add.s32 	%r8819, %r8816, %r8818;
	cvt.u64.u16	%rd8242, %rs7;
	shl.b64 	%rd8243, %rd8242, 1;
	add.s64 	%rd8244, %rd8188, %rd8243;
	ld.u16 	%rs2523, [%rd8244];
	cvt.u32.u16	%r8820, %rs2523;
	add.s32 	%r8821, %r8819, %r8820;
	cvt.s64.s32	%rd8245, %r8821;
	shl.b64 	%rd8246, %rd8245, 2;
	add.s64 	%rd8247, %rd13, %rd8246;
	ld.f32 	%f1421, [%rd8247];
	cvt.u32.u16	%r8822, %rs1;
	cvt.u32.u16	%r8823, %rs30;
	mul.lo.s32 	%r8824, %r8822, %r8823;
	ld.u16 	%rs2524, [%SP+42];
	cvt.u32.u16	%r8825, %rs2524;
	mul.lo.s32 	%r8826, %r8825, 26;
	add.s32 	%r8827, %r8824, %r8826;
	cvt.u64.u16	%rd8248, %rs7;
	shl.b64 	%rd8249, %rd8248, 1;
	add.s64 	%rd8250, %rd8188, %rd8249;
	ld.u16 	%rs2525, [%rd8250];
	cvt.u32.u16	%r8828, %rs2525;
	add.s32 	%r8829, %r8827, %r8828;
	cvt.s64.s32	%rd8251, %r8829;
	shl.b64 	%rd8252, %rd8251, 2;
	add.s64 	%rd8253, %rd13, %rd8252;
	ld.f32 	%f1422, [%rd8253];
	cvt.u32.u16	%r8830, %rs1;
	cvt.u32.u16	%r8831, %rs30;
	mul.lo.s32 	%r8832, %r8830, %r8831;
	ld.u16 	%rs2526, [%SP+42];
	cvt.u32.u16	%r8833, %rs2526;
	mul.lo.s32 	%r8834, %r8833, 27;
	add.s32 	%r8835, %r8832, %r8834;
	cvt.u64.u16	%rd8254, %rs7;
	shl.b64 	%rd8255, %rd8254, 1;
	add.s64 	%rd8256, %rd8188, %rd8255;
	ld.u16 	%rs2527, [%rd8256];
	cvt.u32.u16	%r8836, %rs2527;
	add.s32 	%r8837, %r8835, %r8836;
	cvt.s64.s32	%rd8257, %r8837;
	shl.b64 	%rd8258, %rd8257, 2;
	add.s64 	%rd8259, %rd13, %rd8258;
	ld.f32 	%f1423, [%rd8259];
	add.u64 	%rd8260, %SP, 944;
	add.u64 	%rd8261, %SP, 960;
	// Callseq Start 258
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8260;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8261;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8184;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8185;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1412;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1413;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1414;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1415;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1416;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1417;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1418;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1419;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1420;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1421;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1422;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1423;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 258
tmp1303:

BB46_496:
	.loc	1 408 1
	cvt.u32.u16	%r8838, %rs7;
	ld.u16 	%rs2528, [%SP+16];
	cvt.u32.u16	%r8839, %rs2528;
	mul.lo.s32 	%r8840, %r8839, 6;
	add.s32 	%r8841, %r8838, %r8840;
	cvt.s64.s32	%rd8262, %r8841;
	shl.b64 	%rd8263, %rd8262, 1;
	mov.u64 	%rd8264, cBoolModel;
	cvta.const.u64 	%rd8265, %rd8264;
	add.s64 	%rd8266, %rd8265, %rd8263;
	ld.u16 	%rs2529, [%rd8266];
	setp.ne.s16	%p492, %rs2529, 0;
	not.pred 	%p493, %p492;
	@%p493 bra 	BB46_498;
	bra.uni 	BB46_497;

BB46_497:
	.loc	1 408 1
tmp1304:
	cvt.u32.u16	%r8842, %rs1;
	cvt.u32.u16	%r8843, %rs30;
	mul.lo.s32 	%r8844, %r8842, %r8843;
	ld.u16 	%rs2530, [%SP+42];
	cvt.u32.u16	%r8845, %rs2530;
	mul.lo.s32 	%r8846, %r8845, 28;
	add.s32 	%r8847, %r8844, %r8846;
	cvt.u64.u16	%rd8267, %rs7;
	mov.u64 	%rd8268, cSegToComp;
	cvta.const.u64 	%rd8269, %rd8268;
	shl.b64 	%rd8270, %rd8267, 1;
	add.s64 	%rd8271, %rd8269, %rd8270;
	ld.u16 	%rs2531, [%rd8271];
	cvt.u32.u16	%r8848, %rs2531;
	add.s32 	%r8849, %r8847, %r8848;
	cvt.s64.s32	%rd8272, %r8849;
	shl.b64 	%rd8273, %rd8272, 2;
	add.s64 	%rd8274, %rd13, %rd8273;
	ld.f32 	%f1424, [%rd8274];
	cvt.u32.u16	%r8850, %rs1;
	cvt.u32.u16	%r8851, %rs30;
	mul.lo.s32 	%r8852, %r8850, %r8851;
	ld.u16 	%rs2532, [%SP+42];
	cvt.u32.u16	%r8853, %rs2532;
	mul.lo.s32 	%r8854, %r8853, 29;
	add.s32 	%r8855, %r8852, %r8854;
	cvt.u64.u16	%rd8275, %rs7;
	shl.b64 	%rd8276, %rd8275, 1;
	add.s64 	%rd8277, %rd8269, %rd8276;
	ld.u16 	%rs2533, [%rd8277];
	cvt.u32.u16	%r8856, %rs2533;
	add.s32 	%r8857, %r8855, %r8856;
	cvt.s64.s32	%rd8278, %r8857;
	shl.b64 	%rd8279, %rd8278, 2;
	add.s64 	%rd8280, %rd13, %rd8279;
	ld.f32 	%f1425, [%rd8280];
	add.u64 	%rd8281, %SP, 944;
	add.u64 	%rd8282, %SP, 960;
	// Callseq Start 259
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8281;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8282;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2202;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1424;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1425;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 259
tmp1305:

BB46_498:
	.loc	1 408 1
	cvt.u32.u16	%r8858, %rs8;
	ld.u16 	%rs2534, [%SP+16];
	cvt.u32.u16	%r8859, %rs2534;
	mul.lo.s32 	%r8860, %r8859, 0;
	add.s32 	%r8861, %r8858, %r8860;
	cvt.s64.s32	%rd8283, %r8861;
	shl.b64 	%rd8284, %rd8283, 1;
	mov.u64 	%rd8285, cBoolModel;
	cvta.const.u64 	%rd8286, %rd8285;
	add.s64 	%rd8287, %rd8286, %rd8284;
	ld.u16 	%rs2535, [%rd8287];
	setp.ne.s16	%p494, %rs2535, 0;
	not.pred 	%p495, %p494;
	@%p495 bra 	BB46_500;
	bra.uni 	BB46_499;

BB46_499:
	add.u64 	%rd8288, %SP, 540;
	.loc	1 408 1
tmp1306:
	add.s64 	%rd8289, %rd8288, 4;
	cvt.u32.u16	%r8862, %rs1;
	cvt.u32.u16	%r8863, %rs30;
	mul.lo.s32 	%r8864, %r8862, %r8863;
	ld.u16 	%rs2536, [%SP+42];
	cvt.u32.u16	%r8865, %rs2536;
	mul.lo.s32 	%r8866, %r8865, 0;
	add.s32 	%r8867, %r8864, %r8866;
	cvt.u64.u16	%rd8290, %rs8;
	mov.u64 	%rd8291, cSegToComp;
	cvta.const.u64 	%rd8292, %rd8291;
	shl.b64 	%rd8293, %rd8290, 1;
	add.s64 	%rd8294, %rd8292, %rd8293;
	ld.u16 	%rs2537, [%rd8294];
	cvt.u32.u16	%r8868, %rs2537;
	add.s32 	%r8869, %r8867, %r8868;
	cvt.s64.s32	%rd8295, %r8869;
	shl.b64 	%rd8296, %rd8295, 2;
	add.s64 	%rd8297, %rd13, %rd8296;
	ld.f32 	%f1426, [%rd8297];
	cvt.u32.u16	%r8870, %rs1;
	cvt.u32.u16	%r8871, %rs30;
	mul.lo.s32 	%r8872, %r8870, %r8871;
	ld.u16 	%rs2538, [%SP+42];
	cvt.u32.u16	%r8873, %rs2538;
	mul.lo.s32 	%r8874, %r8873, 1;
	add.s32 	%r8875, %r8872, %r8874;
	cvt.u64.u16	%rd8298, %rs8;
	shl.b64 	%rd8299, %rd8298, 1;
	add.s64 	%rd8300, %rd8292, %rd8299;
	ld.u16 	%rs2539, [%rd8300];
	cvt.u32.u16	%r8876, %rs2539;
	add.s32 	%r8877, %r8875, %r8876;
	cvt.s64.s32	%rd8301, %r8877;
	shl.b64 	%rd8302, %rd8301, 2;
	add.s64 	%rd8303, %rd13, %rd8302;
	ld.f32 	%f1427, [%rd8303];
	ld.f32 	%f1428, [%SP+572];
	add.s64 	%rd8304, %rd8288, 36;
	add.u64 	%rd8305, %SP, 968;
	add.u64 	%rd8306, %SP, 984;
	// Callseq Start 260
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8305;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8306;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8288;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8289;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1426;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1427;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1428;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8304;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 260
tmp1307:

BB46_500:
	.loc	1 408 1
	cvt.u32.u16	%r8878, %rs8;
	ld.u16 	%rs2540, [%SP+16];
	cvt.u32.u16	%r8879, %rs2540;
	mul.lo.s32 	%r8880, %r8879, 1;
	add.s32 	%r8881, %r8878, %r8880;
	cvt.s64.s32	%rd8307, %r8881;
	shl.b64 	%rd8308, %rd8307, 1;
	mov.u64 	%rd8309, cBoolModel;
	cvta.const.u64 	%rd8310, %rd8309;
	add.s64 	%rd8311, %rd8310, %rd8308;
	ld.u16 	%rs2541, [%rd8311];
	setp.ne.s16	%p496, %rs2541, 0;
	not.pred 	%p497, %p496;
	@%p497 bra 	BB46_502;
	bra.uni 	BB46_501;

BB46_501:
	add.u64 	%rd8312, %SP, 540;
	.loc	1 408 1
tmp1308:
	add.s64 	%rd8313, %rd8312, 8;
	ld.f32 	%f1429, [%SP+576];
	add.s64 	%rd8314, %rd8312, 32;
	add.u64 	%rd8315, %SP, 968;
	add.u64 	%rd8316, %SP, 984;
	// Callseq Start 261
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8315;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8316;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8313;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1429;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8314;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 261
tmp1309:

BB46_502:
	.loc	1 408 1
	cvt.u32.u16	%r8882, %rs8;
	ld.u16 	%rs2542, [%SP+16];
	cvt.u32.u16	%r8883, %rs2542;
	mul.lo.s32 	%r8884, %r8883, 2;
	add.s32 	%r8885, %r8882, %r8884;
	cvt.s64.s32	%rd8317, %r8885;
	shl.b64 	%rd8318, %rd8317, 1;
	mov.u64 	%rd8319, cBoolModel;
	cvta.const.u64 	%rd8320, %rd8319;
	add.s64 	%rd8321, %rd8320, %rd8318;
	ld.u16 	%rs2543, [%rd8321];
	setp.ne.s16	%p498, %rs2543, 0;
	not.pred 	%p499, %p498;
	@%p499 bra 	BB46_504;
	bra.uni 	BB46_503;

BB46_503:
	add.u64 	%rd8322, %SP, 540;
	.loc	1 408 1
tmp1310:
	add.s64 	%rd8323, %rd8322, 12;
	cvt.u32.u16	%r8886, %rs1;
	cvt.u32.u16	%r8887, %rs30;
	mul.lo.s32 	%r8888, %r8886, %r8887;
	ld.u16 	%rs2544, [%SP+42];
	cvt.u32.u16	%r8889, %rs2544;
	mul.lo.s32 	%r8890, %r8889, 2;
	add.s32 	%r8891, %r8888, %r8890;
	cvt.u64.u16	%rd8324, %rs8;
	mov.u64 	%rd8325, cSegToComp;
	cvta.const.u64 	%rd8326, %rd8325;
	shl.b64 	%rd8327, %rd8324, 1;
	add.s64 	%rd8328, %rd8326, %rd8327;
	ld.u16 	%rs2545, [%rd8328];
	cvt.u32.u16	%r8892, %rs2545;
	add.s32 	%r8893, %r8891, %r8892;
	cvt.s64.s32	%rd8329, %r8893;
	shl.b64 	%rd8330, %rd8329, 2;
	add.s64 	%rd8331, %rd13, %rd8330;
	ld.f32 	%f1430, [%rd8331];
	cvt.u32.u16	%r8894, %rs1;
	cvt.u32.u16	%r8895, %rs30;
	mul.lo.s32 	%r8896, %r8894, %r8895;
	ld.u16 	%rs2546, [%SP+42];
	cvt.u32.u16	%r8897, %rs2546;
	mul.lo.s32 	%r8898, %r8897, 3;
	add.s32 	%r8899, %r8896, %r8898;
	cvt.u64.u16	%rd8332, %rs8;
	shl.b64 	%rd8333, %rd8332, 1;
	add.s64 	%rd8334, %rd8326, %rd8333;
	ld.u16 	%rs2547, [%rd8334];
	cvt.u32.u16	%r8900, %rs2547;
	add.s32 	%r8901, %r8899, %r8900;
	cvt.s64.s32	%rd8335, %r8901;
	shl.b64 	%rd8336, %rd8335, 2;
	add.s64 	%rd8337, %rd13, %rd8336;
	ld.f32 	%f1431, [%rd8337];
	cvt.u32.u16	%r8902, %rs1;
	cvt.u32.u16	%r8903, %rs30;
	mul.lo.s32 	%r8904, %r8902, %r8903;
	ld.u16 	%rs2548, [%SP+42];
	cvt.u32.u16	%r8905, %rs2548;
	mul.lo.s32 	%r8906, %r8905, 4;
	add.s32 	%r8907, %r8904, %r8906;
	cvt.u64.u16	%rd8338, %rs8;
	shl.b64 	%rd8339, %rd8338, 1;
	add.s64 	%rd8340, %rd8326, %rd8339;
	ld.u16 	%rs2549, [%rd8340];
	cvt.u32.u16	%r8908, %rs2549;
	add.s32 	%r8909, %r8907, %r8908;
	cvt.s64.s32	%rd8341, %r8909;
	shl.b64 	%rd8342, %rd8341, 2;
	add.s64 	%rd8343, %rd13, %rd8342;
	ld.f32 	%f1432, [%rd8343];
	cvt.u32.u16	%r8910, %rs1;
	cvt.u32.u16	%r8911, %rs30;
	mul.lo.s32 	%r8912, %r8910, %r8911;
	ld.u16 	%rs2550, [%SP+42];
	cvt.u32.u16	%r8913, %rs2550;
	mul.lo.s32 	%r8914, %r8913, 5;
	add.s32 	%r8915, %r8912, %r8914;
	cvt.u64.u16	%rd8344, %rs8;
	shl.b64 	%rd8345, %rd8344, 1;
	add.s64 	%rd8346, %rd8326, %rd8345;
	ld.u16 	%rs2551, [%rd8346];
	cvt.u32.u16	%r8916, %rs2551;
	add.s32 	%r8917, %r8915, %r8916;
	cvt.s64.s32	%rd8347, %r8917;
	shl.b64 	%rd8348, %rd8347, 2;
	add.s64 	%rd8349, %rd13, %rd8348;
	ld.f32 	%f1433, [%rd8349];
	ld.f32 	%f1434, [%SP+572];
	add.u64 	%rd8350, %SP, 968;
	add.u64 	%rd8351, %SP, 984;
	// Callseq Start 262
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8350;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8351;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8323;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1430;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1431;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1432;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1433;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1434;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 262
tmp1311:

BB46_504:
	.loc	1 408 1
	cvt.u32.u16	%r8918, %rs8;
	ld.u16 	%rs2552, [%SP+16];
	cvt.u32.u16	%r8919, %rs2552;
	mul.lo.s32 	%r8920, %r8919, 3;
	add.s32 	%r8921, %r8918, %r8920;
	cvt.s64.s32	%rd8352, %r8921;
	shl.b64 	%rd8353, %rd8352, 1;
	mov.u64 	%rd8354, cBoolModel;
	cvta.const.u64 	%rd8355, %rd8354;
	add.s64 	%rd8356, %rd8355, %rd8353;
	ld.u16 	%rs2553, [%rd8356];
	setp.ne.s16	%p500, %rs2553, 0;
	not.pred 	%p501, %p500;
	@%p501 bra 	BB46_506;
	bra.uni 	BB46_505;

BB46_505:
	add.u64 	%rd8357, %SP, 540;
	.loc	1 408 1
tmp1312:
	add.s64 	%rd8358, %rd8357, 16;
	cvt.u32.u16	%r8922, %rs1;
	cvt.u32.u16	%r8923, %rs30;
	mul.lo.s32 	%r8924, %r8922, %r8923;
	ld.u16 	%rs2554, [%SP+42];
	cvt.u32.u16	%r8925, %rs2554;
	mul.lo.s32 	%r8926, %r8925, 6;
	add.s32 	%r8927, %r8924, %r8926;
	cvt.u64.u16	%rd8359, %rs8;
	mov.u64 	%rd8360, cSegToComp;
	cvta.const.u64 	%rd8361, %rd8360;
	shl.b64 	%rd8362, %rd8359, 1;
	add.s64 	%rd8363, %rd8361, %rd8362;
	ld.u16 	%rs2555, [%rd8363];
	cvt.u32.u16	%r8928, %rs2555;
	add.s32 	%r8929, %r8927, %r8928;
	cvt.s64.s32	%rd8364, %r8929;
	shl.b64 	%rd8365, %rd8364, 2;
	add.s64 	%rd8366, %rd13, %rd8365;
	ld.f32 	%f1435, [%rd8366];
	cvt.u32.u16	%r8930, %rs1;
	cvt.u32.u16	%r8931, %rs30;
	mul.lo.s32 	%r8932, %r8930, %r8931;
	ld.u16 	%rs2556, [%SP+42];
	cvt.u32.u16	%r8933, %rs2556;
	mul.lo.s32 	%r8934, %r8933, 7;
	add.s32 	%r8935, %r8932, %r8934;
	cvt.u64.u16	%rd8367, %rs8;
	shl.b64 	%rd8368, %rd8367, 1;
	add.s64 	%rd8369, %rd8361, %rd8368;
	ld.u16 	%rs2557, [%rd8369];
	cvt.u32.u16	%r8936, %rs2557;
	add.s32 	%r8937, %r8935, %r8936;
	cvt.s64.s32	%rd8370, %r8937;
	shl.b64 	%rd8371, %rd8370, 2;
	add.s64 	%rd8372, %rd13, %rd8371;
	ld.f32 	%f1436, [%rd8372];
	cvt.u32.u16	%r8938, %rs1;
	cvt.u32.u16	%r8939, %rs30;
	mul.lo.s32 	%r8940, %r8938, %r8939;
	ld.u16 	%rs2558, [%SP+42];
	cvt.u32.u16	%r8941, %rs2558;
	mul.lo.s32 	%r8942, %r8941, 8;
	add.s32 	%r8943, %r8940, %r8942;
	cvt.u64.u16	%rd8373, %rs8;
	shl.b64 	%rd8374, %rd8373, 1;
	add.s64 	%rd8375, %rd8361, %rd8374;
	ld.u16 	%rs2559, [%rd8375];
	cvt.u32.u16	%r8944, %rs2559;
	add.s32 	%r8945, %r8943, %r8944;
	cvt.s64.s32	%rd8376, %r8945;
	shl.b64 	%rd8377, %rd8376, 2;
	add.s64 	%rd8378, %rd13, %rd8377;
	ld.f32 	%f1437, [%rd8378];
	cvt.u32.u16	%r8946, %rs1;
	cvt.u32.u16	%r8947, %rs30;
	mul.lo.s32 	%r8948, %r8946, %r8947;
	ld.u16 	%rs2560, [%SP+42];
	cvt.u32.u16	%r8949, %rs2560;
	mul.lo.s32 	%r8950, %r8949, 9;
	add.s32 	%r8951, %r8948, %r8950;
	cvt.u64.u16	%rd8379, %rs8;
	shl.b64 	%rd8380, %rd8379, 1;
	add.s64 	%rd8381, %rd8361, %rd8380;
	ld.u16 	%rs2561, [%rd8381];
	cvt.u32.u16	%r8952, %rs2561;
	add.s32 	%r8953, %r8951, %r8952;
	cvt.s64.s32	%rd8382, %r8953;
	shl.b64 	%rd8383, %rd8382, 2;
	add.s64 	%rd8384, %rd13, %rd8383;
	ld.f32 	%f1438, [%rd8384];
	cvt.u32.u16	%r8954, %rs1;
	cvt.u32.u16	%r8955, %rs30;
	mul.lo.s32 	%r8956, %r8954, %r8955;
	ld.u16 	%rs2562, [%SP+42];
	cvt.u32.u16	%r8957, %rs2562;
	mul.lo.s32 	%r8958, %r8957, 10;
	add.s32 	%r8959, %r8956, %r8958;
	cvt.u64.u16	%rd8385, %rs8;
	shl.b64 	%rd8386, %rd8385, 1;
	add.s64 	%rd8387, %rd8361, %rd8386;
	ld.u16 	%rs2563, [%rd8387];
	cvt.u32.u16	%r8960, %rs2563;
	add.s32 	%r8961, %r8959, %r8960;
	cvt.s64.s32	%rd8388, %r8961;
	shl.b64 	%rd8389, %rd8388, 2;
	add.s64 	%rd8390, %rd13, %rd8389;
	ld.f32 	%f1439, [%rd8390];
	add.u64 	%rd8391, %SP, 968;
	add.u64 	%rd8392, %SP, 984;
	// Callseq Start 263
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8391;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8392;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8358;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1435;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1436;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1437;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1438;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1439;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 263
tmp1313:

BB46_506:
	.loc	1 408 1
	cvt.u32.u16	%r8962, %rs8;
	ld.u16 	%rs2564, [%SP+16];
	cvt.u32.u16	%r8963, %rs2564;
	mul.lo.s32 	%r8964, %r8963, 4;
	add.s32 	%r8965, %r8962, %r8964;
	cvt.s64.s32	%rd8393, %r8965;
	shl.b64 	%rd8394, %rd8393, 1;
	mov.u64 	%rd8395, cBoolModel;
	cvta.const.u64 	%rd8396, %rd8395;
	add.s64 	%rd8397, %rd8396, %rd8394;
	ld.u16 	%rs2565, [%rd8397];
	setp.ne.s16	%p502, %rs2565, 0;
	not.pred 	%p503, %p502;
	@%p503 bra 	BB46_508;
	bra.uni 	BB46_507;

BB46_507:
	add.u64 	%rd8398, %SP, 540;
	.loc	1 408 1
tmp1314:
	add.s64 	%rd8399, %rd8398, 20;
	cvt.u32.u16	%r8966, %rs1;
	cvt.u32.u16	%r8967, %rs30;
	mul.lo.s32 	%r8968, %r8966, %r8967;
	ld.u16 	%rs2566, [%SP+42];
	cvt.u32.u16	%r8969, %rs2566;
	mul.lo.s32 	%r8970, %r8969, 11;
	add.s32 	%r8971, %r8968, %r8970;
	cvt.u64.u16	%rd8400, %rs8;
	mov.u64 	%rd8401, cSegToComp;
	cvta.const.u64 	%rd8402, %rd8401;
	shl.b64 	%rd8403, %rd8400, 1;
	add.s64 	%rd8404, %rd8402, %rd8403;
	ld.u16 	%rs2567, [%rd8404];
	cvt.u32.u16	%r8972, %rs2567;
	add.s32 	%r8973, %r8971, %r8972;
	cvt.s64.s32	%rd8405, %r8973;
	shl.b64 	%rd8406, %rd8405, 2;
	add.s64 	%rd8407, %rd13, %rd8406;
	ld.f32 	%f1440, [%rd8407];
	cvt.u32.u16	%r8974, %rs1;
	cvt.u32.u16	%r8975, %rs30;
	mul.lo.s32 	%r8976, %r8974, %r8975;
	ld.u16 	%rs2568, [%SP+42];
	cvt.u32.u16	%r8977, %rs2568;
	mul.lo.s32 	%r8978, %r8977, 12;
	add.s32 	%r8979, %r8976, %r8978;
	cvt.u64.u16	%rd8408, %rs8;
	shl.b64 	%rd8409, %rd8408, 1;
	add.s64 	%rd8410, %rd8402, %rd8409;
	ld.u16 	%rs2569, [%rd8410];
	cvt.u32.u16	%r8980, %rs2569;
	add.s32 	%r8981, %r8979, %r8980;
	cvt.s64.s32	%rd8411, %r8981;
	shl.b64 	%rd8412, %rd8411, 2;
	add.s64 	%rd8413, %rd13, %rd8412;
	ld.f32 	%f1441, [%rd8413];
	cvt.u32.u16	%r8982, %rs1;
	cvt.u32.u16	%r8983, %rs30;
	mul.lo.s32 	%r8984, %r8982, %r8983;
	ld.u16 	%rs2570, [%SP+42];
	cvt.u32.u16	%r8985, %rs2570;
	mul.lo.s32 	%r8986, %r8985, 13;
	add.s32 	%r8987, %r8984, %r8986;
	cvt.u64.u16	%rd8414, %rs8;
	shl.b64 	%rd8415, %rd8414, 1;
	add.s64 	%rd8416, %rd8402, %rd8415;
	ld.u16 	%rs2571, [%rd8416];
	cvt.u32.u16	%r8988, %rs2571;
	add.s32 	%r8989, %r8987, %r8988;
	cvt.s64.s32	%rd8417, %r8989;
	shl.b64 	%rd8418, %rd8417, 2;
	add.s64 	%rd8419, %rd13, %rd8418;
	ld.f32 	%f1442, [%rd8419];
	cvt.u32.u16	%r8990, %rs1;
	cvt.u32.u16	%r8991, %rs30;
	mul.lo.s32 	%r8992, %r8990, %r8991;
	ld.u16 	%rs2572, [%SP+42];
	cvt.u32.u16	%r8993, %rs2572;
	mul.lo.s32 	%r8994, %r8993, 14;
	add.s32 	%r8995, %r8992, %r8994;
	cvt.u64.u16	%rd8420, %rs8;
	shl.b64 	%rd8421, %rd8420, 1;
	add.s64 	%rd8422, %rd8402, %rd8421;
	ld.u16 	%rs2573, [%rd8422];
	cvt.u32.u16	%r8996, %rs2573;
	add.s32 	%r8997, %r8995, %r8996;
	cvt.s64.s32	%rd8423, %r8997;
	shl.b64 	%rd8424, %rd8423, 2;
	add.s64 	%rd8425, %rd13, %rd8424;
	ld.f32 	%f1443, [%rd8425];
	cvt.u32.u16	%r8998, %rs1;
	cvt.u32.u16	%r8999, %rs30;
	mul.lo.s32 	%r9000, %r8998, %r8999;
	ld.u16 	%rs2574, [%SP+42];
	cvt.u32.u16	%r9001, %rs2574;
	mul.lo.s32 	%r9002, %r9001, 15;
	add.s32 	%r9003, %r9000, %r9002;
	cvt.u64.u16	%rd8426, %rs8;
	shl.b64 	%rd8427, %rd8426, 1;
	add.s64 	%rd8428, %rd8402, %rd8427;
	ld.u16 	%rs2575, [%rd8428];
	cvt.u32.u16	%r9004, %rs2575;
	add.s32 	%r9005, %r9003, %r9004;
	cvt.s64.s32	%rd8429, %r9005;
	shl.b64 	%rd8430, %rd8429, 2;
	add.s64 	%rd8431, %rd13, %rd8430;
	ld.f32 	%f1444, [%rd8431];
	add.u64 	%rd8432, %SP, 968;
	add.u64 	%rd8433, %SP, 984;
	// Callseq Start 264
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8432;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8433;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8399;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1440;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1441;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1442;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1443;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1444;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 264
tmp1315:

BB46_508:
	.loc	1 408 1
	cvt.u32.u16	%r9006, %rs8;
	ld.u16 	%rs2576, [%SP+16];
	cvt.u32.u16	%r9007, %rs2576;
	mul.lo.s32 	%r9008, %r9007, 5;
	add.s32 	%r9009, %r9006, %r9008;
	cvt.s64.s32	%rd8434, %r9009;
	shl.b64 	%rd8435, %rd8434, 1;
	mov.u64 	%rd8436, cBoolModel;
	cvta.const.u64 	%rd8437, %rd8436;
	add.s64 	%rd8438, %rd8437, %rd8435;
	ld.u16 	%rs2577, [%rd8438];
	setp.ne.s16	%p504, %rs2577, 0;
	not.pred 	%p505, %p504;
	@%p505 bra 	BB46_510;
	bra.uni 	BB46_509;

BB46_509:
	add.u64 	%rd8439, %SP, 540;
	.loc	1 408 1
tmp1316:
	add.s64 	%rd8440, %rd8439, 24;
	add.s64 	%rd8441, %rd8439, 28;
	cvt.u32.u16	%r9010, %rs1;
	cvt.u32.u16	%r9011, %rs30;
	mul.lo.s32 	%r9012, %r9010, %r9011;
	ld.u16 	%rs2578, [%SP+42];
	cvt.u32.u16	%r9013, %rs2578;
	mul.lo.s32 	%r9014, %r9013, 16;
	add.s32 	%r9015, %r9012, %r9014;
	cvt.u64.u16	%rd8442, %rs8;
	mov.u64 	%rd8443, cSegToComp;
	cvta.const.u64 	%rd8444, %rd8443;
	shl.b64 	%rd8445, %rd8442, 1;
	add.s64 	%rd8446, %rd8444, %rd8445;
	ld.u16 	%rs2579, [%rd8446];
	cvt.u32.u16	%r9016, %rs2579;
	add.s32 	%r9017, %r9015, %r9016;
	cvt.s64.s32	%rd8447, %r9017;
	shl.b64 	%rd8448, %rd8447, 2;
	add.s64 	%rd8449, %rd13, %rd8448;
	ld.f32 	%f1445, [%rd8449];
	cvt.u32.u16	%r9018, %rs1;
	cvt.u32.u16	%r9019, %rs30;
	mul.lo.s32 	%r9020, %r9018, %r9019;
	ld.u16 	%rs2580, [%SP+42];
	cvt.u32.u16	%r9021, %rs2580;
	mul.lo.s32 	%r9022, %r9021, 17;
	add.s32 	%r9023, %r9020, %r9022;
	cvt.u64.u16	%rd8450, %rs8;
	shl.b64 	%rd8451, %rd8450, 1;
	add.s64 	%rd8452, %rd8444, %rd8451;
	ld.u16 	%rs2581, [%rd8452];
	cvt.u32.u16	%r9024, %rs2581;
	add.s32 	%r9025, %r9023, %r9024;
	cvt.s64.s32	%rd8453, %r9025;
	shl.b64 	%rd8454, %rd8453, 2;
	add.s64 	%rd8455, %rd13, %rd8454;
	ld.f32 	%f1446, [%rd8455];
	cvt.u32.u16	%r9026, %rs1;
	cvt.u32.u16	%r9027, %rs30;
	mul.lo.s32 	%r9028, %r9026, %r9027;
	ld.u16 	%rs2582, [%SP+42];
	cvt.u32.u16	%r9029, %rs2582;
	mul.lo.s32 	%r9030, %r9029, 18;
	add.s32 	%r9031, %r9028, %r9030;
	cvt.u64.u16	%rd8456, %rs8;
	shl.b64 	%rd8457, %rd8456, 1;
	add.s64 	%rd8458, %rd8444, %rd8457;
	ld.u16 	%rs2583, [%rd8458];
	cvt.u32.u16	%r9032, %rs2583;
	add.s32 	%r9033, %r9031, %r9032;
	cvt.s64.s32	%rd8459, %r9033;
	shl.b64 	%rd8460, %rd8459, 2;
	add.s64 	%rd8461, %rd13, %rd8460;
	ld.f32 	%f1447, [%rd8461];
	cvt.u32.u16	%r9034, %rs1;
	cvt.u32.u16	%r9035, %rs30;
	mul.lo.s32 	%r9036, %r9034, %r9035;
	ld.u16 	%rs2584, [%SP+42];
	cvt.u32.u16	%r9037, %rs2584;
	mul.lo.s32 	%r9038, %r9037, 19;
	add.s32 	%r9039, %r9036, %r9038;
	cvt.u64.u16	%rd8462, %rs8;
	shl.b64 	%rd8463, %rd8462, 1;
	add.s64 	%rd8464, %rd8444, %rd8463;
	ld.u16 	%rs2585, [%rd8464];
	cvt.u32.u16	%r9040, %rs2585;
	add.s32 	%r9041, %r9039, %r9040;
	cvt.s64.s32	%rd8465, %r9041;
	shl.b64 	%rd8466, %rd8465, 2;
	add.s64 	%rd8467, %rd13, %rd8466;
	ld.f32 	%f1448, [%rd8467];
	cvt.u32.u16	%r9042, %rs1;
	cvt.u32.u16	%r9043, %rs30;
	mul.lo.s32 	%r9044, %r9042, %r9043;
	ld.u16 	%rs2586, [%SP+42];
	cvt.u32.u16	%r9045, %rs2586;
	mul.lo.s32 	%r9046, %r9045, 20;
	add.s32 	%r9047, %r9044, %r9046;
	cvt.u64.u16	%rd8468, %rs8;
	shl.b64 	%rd8469, %rd8468, 1;
	add.s64 	%rd8470, %rd8444, %rd8469;
	ld.u16 	%rs2587, [%rd8470];
	cvt.u32.u16	%r9048, %rs2587;
	add.s32 	%r9049, %r9047, %r9048;
	cvt.s64.s32	%rd8471, %r9049;
	shl.b64 	%rd8472, %rd8471, 2;
	add.s64 	%rd8473, %rd13, %rd8472;
	ld.f32 	%f1449, [%rd8473];
	cvt.u32.u16	%r9050, %rs1;
	cvt.u32.u16	%r9051, %rs30;
	mul.lo.s32 	%r9052, %r9050, %r9051;
	ld.u16 	%rs2588, [%SP+42];
	cvt.u32.u16	%r9053, %rs2588;
	mul.lo.s32 	%r9054, %r9053, 21;
	add.s32 	%r9055, %r9052, %r9054;
	cvt.u64.u16	%rd8474, %rs8;
	shl.b64 	%rd8475, %rd8474, 1;
	add.s64 	%rd8476, %rd8444, %rd8475;
	ld.u16 	%rs2589, [%rd8476];
	cvt.u32.u16	%r9056, %rs2589;
	add.s32 	%r9057, %r9055, %r9056;
	cvt.s64.s32	%rd8477, %r9057;
	shl.b64 	%rd8478, %rd8477, 2;
	add.s64 	%rd8479, %rd13, %rd8478;
	ld.f32 	%f1450, [%rd8479];
	cvt.u32.u16	%r9058, %rs1;
	cvt.u32.u16	%r9059, %rs30;
	mul.lo.s32 	%r9060, %r9058, %r9059;
	ld.u16 	%rs2590, [%SP+42];
	cvt.u32.u16	%r9061, %rs2590;
	mul.lo.s32 	%r9062, %r9061, 22;
	add.s32 	%r9063, %r9060, %r9062;
	cvt.u64.u16	%rd8480, %rs8;
	shl.b64 	%rd8481, %rd8480, 1;
	add.s64 	%rd8482, %rd8444, %rd8481;
	ld.u16 	%rs2591, [%rd8482];
	cvt.u32.u16	%r9064, %rs2591;
	add.s32 	%r9065, %r9063, %r9064;
	cvt.s64.s32	%rd8483, %r9065;
	shl.b64 	%rd8484, %rd8483, 2;
	add.s64 	%rd8485, %rd13, %rd8484;
	ld.f32 	%f1451, [%rd8485];
	cvt.u32.u16	%r9066, %rs1;
	cvt.u32.u16	%r9067, %rs30;
	mul.lo.s32 	%r9068, %r9066, %r9067;
	ld.u16 	%rs2592, [%SP+42];
	cvt.u32.u16	%r9069, %rs2592;
	mul.lo.s32 	%r9070, %r9069, 23;
	add.s32 	%r9071, %r9068, %r9070;
	cvt.u64.u16	%rd8486, %rs8;
	shl.b64 	%rd8487, %rd8486, 1;
	add.s64 	%rd8488, %rd8444, %rd8487;
	ld.u16 	%rs2593, [%rd8488];
	cvt.u32.u16	%r9072, %rs2593;
	add.s32 	%r9073, %r9071, %r9072;
	cvt.s64.s32	%rd8489, %r9073;
	shl.b64 	%rd8490, %rd8489, 2;
	add.s64 	%rd8491, %rd13, %rd8490;
	ld.f32 	%f1452, [%rd8491];
	cvt.u32.u16	%r9074, %rs1;
	cvt.u32.u16	%r9075, %rs30;
	mul.lo.s32 	%r9076, %r9074, %r9075;
	ld.u16 	%rs2594, [%SP+42];
	cvt.u32.u16	%r9077, %rs2594;
	mul.lo.s32 	%r9078, %r9077, 24;
	add.s32 	%r9079, %r9076, %r9078;
	cvt.u64.u16	%rd8492, %rs8;
	shl.b64 	%rd8493, %rd8492, 1;
	add.s64 	%rd8494, %rd8444, %rd8493;
	ld.u16 	%rs2595, [%rd8494];
	cvt.u32.u16	%r9080, %rs2595;
	add.s32 	%r9081, %r9079, %r9080;
	cvt.s64.s32	%rd8495, %r9081;
	shl.b64 	%rd8496, %rd8495, 2;
	add.s64 	%rd8497, %rd13, %rd8496;
	ld.f32 	%f1453, [%rd8497];
	cvt.u32.u16	%r9082, %rs1;
	cvt.u32.u16	%r9083, %rs30;
	mul.lo.s32 	%r9084, %r9082, %r9083;
	ld.u16 	%rs2596, [%SP+42];
	cvt.u32.u16	%r9085, %rs2596;
	mul.lo.s32 	%r9086, %r9085, 25;
	add.s32 	%r9087, %r9084, %r9086;
	cvt.u64.u16	%rd8498, %rs8;
	shl.b64 	%rd8499, %rd8498, 1;
	add.s64 	%rd8500, %rd8444, %rd8499;
	ld.u16 	%rs2597, [%rd8500];
	cvt.u32.u16	%r9088, %rs2597;
	add.s32 	%r9089, %r9087, %r9088;
	cvt.s64.s32	%rd8501, %r9089;
	shl.b64 	%rd8502, %rd8501, 2;
	add.s64 	%rd8503, %rd13, %rd8502;
	ld.f32 	%f1454, [%rd8503];
	cvt.u32.u16	%r9090, %rs1;
	cvt.u32.u16	%r9091, %rs30;
	mul.lo.s32 	%r9092, %r9090, %r9091;
	ld.u16 	%rs2598, [%SP+42];
	cvt.u32.u16	%r9093, %rs2598;
	mul.lo.s32 	%r9094, %r9093, 26;
	add.s32 	%r9095, %r9092, %r9094;
	cvt.u64.u16	%rd8504, %rs8;
	shl.b64 	%rd8505, %rd8504, 1;
	add.s64 	%rd8506, %rd8444, %rd8505;
	ld.u16 	%rs2599, [%rd8506];
	cvt.u32.u16	%r9096, %rs2599;
	add.s32 	%r9097, %r9095, %r9096;
	cvt.s64.s32	%rd8507, %r9097;
	shl.b64 	%rd8508, %rd8507, 2;
	add.s64 	%rd8509, %rd13, %rd8508;
	ld.f32 	%f1455, [%rd8509];
	cvt.u32.u16	%r9098, %rs1;
	cvt.u32.u16	%r9099, %rs30;
	mul.lo.s32 	%r9100, %r9098, %r9099;
	ld.u16 	%rs2600, [%SP+42];
	cvt.u32.u16	%r9101, %rs2600;
	mul.lo.s32 	%r9102, %r9101, 27;
	add.s32 	%r9103, %r9100, %r9102;
	cvt.u64.u16	%rd8510, %rs8;
	shl.b64 	%rd8511, %rd8510, 1;
	add.s64 	%rd8512, %rd8444, %rd8511;
	ld.u16 	%rs2601, [%rd8512];
	cvt.u32.u16	%r9104, %rs2601;
	add.s32 	%r9105, %r9103, %r9104;
	cvt.s64.s32	%rd8513, %r9105;
	shl.b64 	%rd8514, %rd8513, 2;
	add.s64 	%rd8515, %rd13, %rd8514;
	ld.f32 	%f1456, [%rd8515];
	add.u64 	%rd8516, %SP, 968;
	add.u64 	%rd8517, %SP, 984;
	// Callseq Start 265
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8516;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8517;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8440;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8441;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1445;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1446;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1447;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1448;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1449;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1450;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1451;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1452;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1453;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1454;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1455;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1456;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 265
tmp1317:

BB46_510:
	.loc	1 408 1
	cvt.u32.u16	%r9106, %rs8;
	ld.u16 	%rs2602, [%SP+16];
	cvt.u32.u16	%r9107, %rs2602;
	mul.lo.s32 	%r9108, %r9107, 6;
	add.s32 	%r9109, %r9106, %r9108;
	cvt.s64.s32	%rd8518, %r9109;
	shl.b64 	%rd8519, %rd8518, 1;
	mov.u64 	%rd8520, cBoolModel;
	cvta.const.u64 	%rd8521, %rd8520;
	add.s64 	%rd8522, %rd8521, %rd8519;
	ld.u16 	%rs2603, [%rd8522];
	setp.ne.s16	%p506, %rs2603, 0;
	not.pred 	%p507, %p506;
	@%p507 bra 	BB46_512;
	bra.uni 	BB46_511;

BB46_511:
	.loc	1 408 1
tmp1318:
	cvt.u32.u16	%r9110, %rs1;
	cvt.u32.u16	%r9111, %rs30;
	mul.lo.s32 	%r9112, %r9110, %r9111;
	ld.u16 	%rs2604, [%SP+42];
	cvt.u32.u16	%r9113, %rs2604;
	mul.lo.s32 	%r9114, %r9113, 28;
	add.s32 	%r9115, %r9112, %r9114;
	cvt.u64.u16	%rd8523, %rs8;
	mov.u64 	%rd8524, cSegToComp;
	cvta.const.u64 	%rd8525, %rd8524;
	shl.b64 	%rd8526, %rd8523, 1;
	add.s64 	%rd8527, %rd8525, %rd8526;
	ld.u16 	%rs2605, [%rd8527];
	cvt.u32.u16	%r9116, %rs2605;
	add.s32 	%r9117, %r9115, %r9116;
	cvt.s64.s32	%rd8528, %r9117;
	shl.b64 	%rd8529, %rd8528, 2;
	add.s64 	%rd8530, %rd13, %rd8529;
	ld.f32 	%f1457, [%rd8530];
	cvt.u32.u16	%r9118, %rs1;
	cvt.u32.u16	%r9119, %rs30;
	mul.lo.s32 	%r9120, %r9118, %r9119;
	ld.u16 	%rs2606, [%SP+42];
	cvt.u32.u16	%r9121, %rs2606;
	mul.lo.s32 	%r9122, %r9121, 29;
	add.s32 	%r9123, %r9120, %r9122;
	cvt.u64.u16	%rd8531, %rs8;
	shl.b64 	%rd8532, %rd8531, 1;
	add.s64 	%rd8533, %rd8525, %rd8532;
	ld.u16 	%rs2607, [%rd8533];
	cvt.u32.u16	%r9124, %rs2607;
	add.s32 	%r9125, %r9123, %r9124;
	cvt.s64.s32	%rd8534, %r9125;
	shl.b64 	%rd8535, %rd8534, 2;
	add.s64 	%rd8536, %rd13, %rd8535;
	ld.f32 	%f1458, [%rd8536];
	add.u64 	%rd8537, %SP, 968;
	add.u64 	%rd8538, %SP, 984;
	// Callseq Start 266
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8537;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8538;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2204;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1457;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1458;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 266
tmp1319:

BB46_512:
	.loc	1 408 1
	cvt.u32.u16	%r9126, %rs9;
	ld.u16 	%rs2608, [%SP+16];
	cvt.u32.u16	%r9127, %rs2608;
	mul.lo.s32 	%r9128, %r9127, 0;
	add.s32 	%r9129, %r9126, %r9128;
	cvt.s64.s32	%rd8539, %r9129;
	shl.b64 	%rd8540, %rd8539, 1;
	mov.u64 	%rd8541, cBoolModel;
	cvta.const.u64 	%rd8542, %rd8541;
	add.s64 	%rd8543, %rd8542, %rd8540;
	ld.u16 	%rs2609, [%rd8543];
	setp.ne.s16	%p508, %rs2609, 0;
	not.pred 	%p509, %p508;
	@%p509 bra 	BB46_514;
	bra.uni 	BB46_513;

BB46_513:
	add.u64 	%rd8544, %SP, 580;
	.loc	1 408 1
tmp1320:
	add.s64 	%rd8545, %rd8544, 4;
	cvt.u32.u16	%r9130, %rs1;
	cvt.u32.u16	%r9131, %rs30;
	mul.lo.s32 	%r9132, %r9130, %r9131;
	ld.u16 	%rs2610, [%SP+42];
	cvt.u32.u16	%r9133, %rs2610;
	mul.lo.s32 	%r9134, %r9133, 0;
	add.s32 	%r9135, %r9132, %r9134;
	cvt.u64.u16	%rd8546, %rs9;
	mov.u64 	%rd8547, cSegToComp;
	cvta.const.u64 	%rd8548, %rd8547;
	shl.b64 	%rd8549, %rd8546, 1;
	add.s64 	%rd8550, %rd8548, %rd8549;
	ld.u16 	%rs2611, [%rd8550];
	cvt.u32.u16	%r9136, %rs2611;
	add.s32 	%r9137, %r9135, %r9136;
	cvt.s64.s32	%rd8551, %r9137;
	shl.b64 	%rd8552, %rd8551, 2;
	add.s64 	%rd8553, %rd13, %rd8552;
	ld.f32 	%f1459, [%rd8553];
	cvt.u32.u16	%r9138, %rs1;
	cvt.u32.u16	%r9139, %rs30;
	mul.lo.s32 	%r9140, %r9138, %r9139;
	ld.u16 	%rs2612, [%SP+42];
	cvt.u32.u16	%r9141, %rs2612;
	mul.lo.s32 	%r9142, %r9141, 1;
	add.s32 	%r9143, %r9140, %r9142;
	cvt.u64.u16	%rd8554, %rs9;
	shl.b64 	%rd8555, %rd8554, 1;
	add.s64 	%rd8556, %rd8548, %rd8555;
	ld.u16 	%rs2613, [%rd8556];
	cvt.u32.u16	%r9144, %rs2613;
	add.s32 	%r9145, %r9143, %r9144;
	cvt.s64.s32	%rd8557, %r9145;
	shl.b64 	%rd8558, %rd8557, 2;
	add.s64 	%rd8559, %rd13, %rd8558;
	ld.f32 	%f1460, [%rd8559];
	ld.f32 	%f1461, [%SP+612];
	add.s64 	%rd8560, %rd8544, 36;
	add.u64 	%rd8561, %SP, 992;
	add.u64 	%rd8562, %SP, 1008;
	// Callseq Start 267
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8561;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8562;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8544;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8545;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1459;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1460;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1461;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8560;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 267
tmp1321:

BB46_514:
	.loc	1 408 1
	cvt.u32.u16	%r9146, %rs9;
	ld.u16 	%rs2614, [%SP+16];
	cvt.u32.u16	%r9147, %rs2614;
	mul.lo.s32 	%r9148, %r9147, 1;
	add.s32 	%r9149, %r9146, %r9148;
	cvt.s64.s32	%rd8563, %r9149;
	shl.b64 	%rd8564, %rd8563, 1;
	mov.u64 	%rd8565, cBoolModel;
	cvta.const.u64 	%rd8566, %rd8565;
	add.s64 	%rd8567, %rd8566, %rd8564;
	ld.u16 	%rs2615, [%rd8567];
	setp.ne.s16	%p510, %rs2615, 0;
	not.pred 	%p511, %p510;
	@%p511 bra 	BB46_516;
	bra.uni 	BB46_515;

BB46_515:
	add.u64 	%rd8568, %SP, 580;
	.loc	1 408 1
tmp1322:
	add.s64 	%rd8569, %rd8568, 8;
	ld.f32 	%f1462, [%SP+616];
	add.s64 	%rd8570, %rd8568, 32;
	add.u64 	%rd8571, %SP, 992;
	add.u64 	%rd8572, %SP, 1008;
	// Callseq Start 268
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8571;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8572;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8569;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1462;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8570;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 268
tmp1323:

BB46_516:
	.loc	1 408 1
	cvt.u32.u16	%r9150, %rs9;
	ld.u16 	%rs2616, [%SP+16];
	cvt.u32.u16	%r9151, %rs2616;
	mul.lo.s32 	%r9152, %r9151, 2;
	add.s32 	%r9153, %r9150, %r9152;
	cvt.s64.s32	%rd8573, %r9153;
	shl.b64 	%rd8574, %rd8573, 1;
	mov.u64 	%rd8575, cBoolModel;
	cvta.const.u64 	%rd8576, %rd8575;
	add.s64 	%rd8577, %rd8576, %rd8574;
	ld.u16 	%rs2617, [%rd8577];
	setp.ne.s16	%p512, %rs2617, 0;
	not.pred 	%p513, %p512;
	@%p513 bra 	BB46_518;
	bra.uni 	BB46_517;

BB46_517:
	add.u64 	%rd8578, %SP, 580;
	.loc	1 408 1
tmp1324:
	add.s64 	%rd8579, %rd8578, 12;
	cvt.u32.u16	%r9154, %rs1;
	cvt.u32.u16	%r9155, %rs30;
	mul.lo.s32 	%r9156, %r9154, %r9155;
	ld.u16 	%rs2618, [%SP+42];
	cvt.u32.u16	%r9157, %rs2618;
	mul.lo.s32 	%r9158, %r9157, 2;
	add.s32 	%r9159, %r9156, %r9158;
	cvt.u64.u16	%rd8580, %rs9;
	mov.u64 	%rd8581, cSegToComp;
	cvta.const.u64 	%rd8582, %rd8581;
	shl.b64 	%rd8583, %rd8580, 1;
	add.s64 	%rd8584, %rd8582, %rd8583;
	ld.u16 	%rs2619, [%rd8584];
	cvt.u32.u16	%r9160, %rs2619;
	add.s32 	%r9161, %r9159, %r9160;
	cvt.s64.s32	%rd8585, %r9161;
	shl.b64 	%rd8586, %rd8585, 2;
	add.s64 	%rd8587, %rd13, %rd8586;
	ld.f32 	%f1463, [%rd8587];
	cvt.u32.u16	%r9162, %rs1;
	cvt.u32.u16	%r9163, %rs30;
	mul.lo.s32 	%r9164, %r9162, %r9163;
	ld.u16 	%rs2620, [%SP+42];
	cvt.u32.u16	%r9165, %rs2620;
	mul.lo.s32 	%r9166, %r9165, 3;
	add.s32 	%r9167, %r9164, %r9166;
	cvt.u64.u16	%rd8588, %rs9;
	shl.b64 	%rd8589, %rd8588, 1;
	add.s64 	%rd8590, %rd8582, %rd8589;
	ld.u16 	%rs2621, [%rd8590];
	cvt.u32.u16	%r9168, %rs2621;
	add.s32 	%r9169, %r9167, %r9168;
	cvt.s64.s32	%rd8591, %r9169;
	shl.b64 	%rd8592, %rd8591, 2;
	add.s64 	%rd8593, %rd13, %rd8592;
	ld.f32 	%f1464, [%rd8593];
	cvt.u32.u16	%r9170, %rs1;
	cvt.u32.u16	%r9171, %rs30;
	mul.lo.s32 	%r9172, %r9170, %r9171;
	ld.u16 	%rs2622, [%SP+42];
	cvt.u32.u16	%r9173, %rs2622;
	mul.lo.s32 	%r9174, %r9173, 4;
	add.s32 	%r9175, %r9172, %r9174;
	cvt.u64.u16	%rd8594, %rs9;
	shl.b64 	%rd8595, %rd8594, 1;
	add.s64 	%rd8596, %rd8582, %rd8595;
	ld.u16 	%rs2623, [%rd8596];
	cvt.u32.u16	%r9176, %rs2623;
	add.s32 	%r9177, %r9175, %r9176;
	cvt.s64.s32	%rd8597, %r9177;
	shl.b64 	%rd8598, %rd8597, 2;
	add.s64 	%rd8599, %rd13, %rd8598;
	ld.f32 	%f1465, [%rd8599];
	cvt.u32.u16	%r9178, %rs1;
	cvt.u32.u16	%r9179, %rs30;
	mul.lo.s32 	%r9180, %r9178, %r9179;
	ld.u16 	%rs2624, [%SP+42];
	cvt.u32.u16	%r9181, %rs2624;
	mul.lo.s32 	%r9182, %r9181, 5;
	add.s32 	%r9183, %r9180, %r9182;
	cvt.u64.u16	%rd8600, %rs9;
	shl.b64 	%rd8601, %rd8600, 1;
	add.s64 	%rd8602, %rd8582, %rd8601;
	ld.u16 	%rs2625, [%rd8602];
	cvt.u32.u16	%r9184, %rs2625;
	add.s32 	%r9185, %r9183, %r9184;
	cvt.s64.s32	%rd8603, %r9185;
	shl.b64 	%rd8604, %rd8603, 2;
	add.s64 	%rd8605, %rd13, %rd8604;
	ld.f32 	%f1466, [%rd8605];
	ld.f32 	%f1467, [%SP+612];
	add.u64 	%rd8606, %SP, 992;
	add.u64 	%rd8607, %SP, 1008;
	// Callseq Start 269
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8606;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8607;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8579;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1463;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1464;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1465;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1466;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1467;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 269
tmp1325:

BB46_518:
	.loc	1 408 1
	cvt.u32.u16	%r9186, %rs9;
	ld.u16 	%rs2626, [%SP+16];
	cvt.u32.u16	%r9187, %rs2626;
	mul.lo.s32 	%r9188, %r9187, 3;
	add.s32 	%r9189, %r9186, %r9188;
	cvt.s64.s32	%rd8608, %r9189;
	shl.b64 	%rd8609, %rd8608, 1;
	mov.u64 	%rd8610, cBoolModel;
	cvta.const.u64 	%rd8611, %rd8610;
	add.s64 	%rd8612, %rd8611, %rd8609;
	ld.u16 	%rs2627, [%rd8612];
	setp.ne.s16	%p514, %rs2627, 0;
	not.pred 	%p515, %p514;
	@%p515 bra 	BB46_520;
	bra.uni 	BB46_519;

BB46_519:
	add.u64 	%rd8613, %SP, 580;
	.loc	1 408 1
tmp1326:
	add.s64 	%rd8614, %rd8613, 16;
	cvt.u32.u16	%r9190, %rs1;
	cvt.u32.u16	%r9191, %rs30;
	mul.lo.s32 	%r9192, %r9190, %r9191;
	ld.u16 	%rs2628, [%SP+42];
	cvt.u32.u16	%r9193, %rs2628;
	mul.lo.s32 	%r9194, %r9193, 6;
	add.s32 	%r9195, %r9192, %r9194;
	cvt.u64.u16	%rd8615, %rs9;
	mov.u64 	%rd8616, cSegToComp;
	cvta.const.u64 	%rd8617, %rd8616;
	shl.b64 	%rd8618, %rd8615, 1;
	add.s64 	%rd8619, %rd8617, %rd8618;
	ld.u16 	%rs2629, [%rd8619];
	cvt.u32.u16	%r9196, %rs2629;
	add.s32 	%r9197, %r9195, %r9196;
	cvt.s64.s32	%rd8620, %r9197;
	shl.b64 	%rd8621, %rd8620, 2;
	add.s64 	%rd8622, %rd13, %rd8621;
	ld.f32 	%f1468, [%rd8622];
	cvt.u32.u16	%r9198, %rs1;
	cvt.u32.u16	%r9199, %rs30;
	mul.lo.s32 	%r9200, %r9198, %r9199;
	ld.u16 	%rs2630, [%SP+42];
	cvt.u32.u16	%r9201, %rs2630;
	mul.lo.s32 	%r9202, %r9201, 7;
	add.s32 	%r9203, %r9200, %r9202;
	cvt.u64.u16	%rd8623, %rs9;
	shl.b64 	%rd8624, %rd8623, 1;
	add.s64 	%rd8625, %rd8617, %rd8624;
	ld.u16 	%rs2631, [%rd8625];
	cvt.u32.u16	%r9204, %rs2631;
	add.s32 	%r9205, %r9203, %r9204;
	cvt.s64.s32	%rd8626, %r9205;
	shl.b64 	%rd8627, %rd8626, 2;
	add.s64 	%rd8628, %rd13, %rd8627;
	ld.f32 	%f1469, [%rd8628];
	cvt.u32.u16	%r9206, %rs1;
	cvt.u32.u16	%r9207, %rs30;
	mul.lo.s32 	%r9208, %r9206, %r9207;
	ld.u16 	%rs2632, [%SP+42];
	cvt.u32.u16	%r9209, %rs2632;
	mul.lo.s32 	%r9210, %r9209, 8;
	add.s32 	%r9211, %r9208, %r9210;
	cvt.u64.u16	%rd8629, %rs9;
	shl.b64 	%rd8630, %rd8629, 1;
	add.s64 	%rd8631, %rd8617, %rd8630;
	ld.u16 	%rs2633, [%rd8631];
	cvt.u32.u16	%r9212, %rs2633;
	add.s32 	%r9213, %r9211, %r9212;
	cvt.s64.s32	%rd8632, %r9213;
	shl.b64 	%rd8633, %rd8632, 2;
	add.s64 	%rd8634, %rd13, %rd8633;
	ld.f32 	%f1470, [%rd8634];
	cvt.u32.u16	%r9214, %rs1;
	cvt.u32.u16	%r9215, %rs30;
	mul.lo.s32 	%r9216, %r9214, %r9215;
	ld.u16 	%rs2634, [%SP+42];
	cvt.u32.u16	%r9217, %rs2634;
	mul.lo.s32 	%r9218, %r9217, 9;
	add.s32 	%r9219, %r9216, %r9218;
	cvt.u64.u16	%rd8635, %rs9;
	shl.b64 	%rd8636, %rd8635, 1;
	add.s64 	%rd8637, %rd8617, %rd8636;
	ld.u16 	%rs2635, [%rd8637];
	cvt.u32.u16	%r9220, %rs2635;
	add.s32 	%r9221, %r9219, %r9220;
	cvt.s64.s32	%rd8638, %r9221;
	shl.b64 	%rd8639, %rd8638, 2;
	add.s64 	%rd8640, %rd13, %rd8639;
	ld.f32 	%f1471, [%rd8640];
	cvt.u32.u16	%r9222, %rs1;
	cvt.u32.u16	%r9223, %rs30;
	mul.lo.s32 	%r9224, %r9222, %r9223;
	ld.u16 	%rs2636, [%SP+42];
	cvt.u32.u16	%r9225, %rs2636;
	mul.lo.s32 	%r9226, %r9225, 10;
	add.s32 	%r9227, %r9224, %r9226;
	cvt.u64.u16	%rd8641, %rs9;
	shl.b64 	%rd8642, %rd8641, 1;
	add.s64 	%rd8643, %rd8617, %rd8642;
	ld.u16 	%rs2637, [%rd8643];
	cvt.u32.u16	%r9228, %rs2637;
	add.s32 	%r9229, %r9227, %r9228;
	cvt.s64.s32	%rd8644, %r9229;
	shl.b64 	%rd8645, %rd8644, 2;
	add.s64 	%rd8646, %rd13, %rd8645;
	ld.f32 	%f1472, [%rd8646];
	add.u64 	%rd8647, %SP, 992;
	add.u64 	%rd8648, %SP, 1008;
	// Callseq Start 270
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8647;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8648;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8614;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1468;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1469;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1470;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1471;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1472;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 270
tmp1327:

BB46_520:
	.loc	1 408 1
	cvt.u32.u16	%r9230, %rs9;
	ld.u16 	%rs2638, [%SP+16];
	cvt.u32.u16	%r9231, %rs2638;
	mul.lo.s32 	%r9232, %r9231, 4;
	add.s32 	%r9233, %r9230, %r9232;
	cvt.s64.s32	%rd8649, %r9233;
	shl.b64 	%rd8650, %rd8649, 1;
	mov.u64 	%rd8651, cBoolModel;
	cvta.const.u64 	%rd8652, %rd8651;
	add.s64 	%rd8653, %rd8652, %rd8650;
	ld.u16 	%rs2639, [%rd8653];
	setp.ne.s16	%p516, %rs2639, 0;
	not.pred 	%p517, %p516;
	@%p517 bra 	BB46_522;
	bra.uni 	BB46_521;

BB46_521:
	add.u64 	%rd8654, %SP, 580;
	.loc	1 408 1
tmp1328:
	add.s64 	%rd8655, %rd8654, 20;
	cvt.u32.u16	%r9234, %rs1;
	cvt.u32.u16	%r9235, %rs30;
	mul.lo.s32 	%r9236, %r9234, %r9235;
	ld.u16 	%rs2640, [%SP+42];
	cvt.u32.u16	%r9237, %rs2640;
	mul.lo.s32 	%r9238, %r9237, 11;
	add.s32 	%r9239, %r9236, %r9238;
	cvt.u64.u16	%rd8656, %rs9;
	mov.u64 	%rd8657, cSegToComp;
	cvta.const.u64 	%rd8658, %rd8657;
	shl.b64 	%rd8659, %rd8656, 1;
	add.s64 	%rd8660, %rd8658, %rd8659;
	ld.u16 	%rs2641, [%rd8660];
	cvt.u32.u16	%r9240, %rs2641;
	add.s32 	%r9241, %r9239, %r9240;
	cvt.s64.s32	%rd8661, %r9241;
	shl.b64 	%rd8662, %rd8661, 2;
	add.s64 	%rd8663, %rd13, %rd8662;
	ld.f32 	%f1473, [%rd8663];
	cvt.u32.u16	%r9242, %rs1;
	cvt.u32.u16	%r9243, %rs30;
	mul.lo.s32 	%r9244, %r9242, %r9243;
	ld.u16 	%rs2642, [%SP+42];
	cvt.u32.u16	%r9245, %rs2642;
	mul.lo.s32 	%r9246, %r9245, 12;
	add.s32 	%r9247, %r9244, %r9246;
	cvt.u64.u16	%rd8664, %rs9;
	shl.b64 	%rd8665, %rd8664, 1;
	add.s64 	%rd8666, %rd8658, %rd8665;
	ld.u16 	%rs2643, [%rd8666];
	cvt.u32.u16	%r9248, %rs2643;
	add.s32 	%r9249, %r9247, %r9248;
	cvt.s64.s32	%rd8667, %r9249;
	shl.b64 	%rd8668, %rd8667, 2;
	add.s64 	%rd8669, %rd13, %rd8668;
	ld.f32 	%f1474, [%rd8669];
	cvt.u32.u16	%r9250, %rs1;
	cvt.u32.u16	%r9251, %rs30;
	mul.lo.s32 	%r9252, %r9250, %r9251;
	ld.u16 	%rs2644, [%SP+42];
	cvt.u32.u16	%r9253, %rs2644;
	mul.lo.s32 	%r9254, %r9253, 13;
	add.s32 	%r9255, %r9252, %r9254;
	cvt.u64.u16	%rd8670, %rs9;
	shl.b64 	%rd8671, %rd8670, 1;
	add.s64 	%rd8672, %rd8658, %rd8671;
	ld.u16 	%rs2645, [%rd8672];
	cvt.u32.u16	%r9256, %rs2645;
	add.s32 	%r9257, %r9255, %r9256;
	cvt.s64.s32	%rd8673, %r9257;
	shl.b64 	%rd8674, %rd8673, 2;
	add.s64 	%rd8675, %rd13, %rd8674;
	ld.f32 	%f1475, [%rd8675];
	cvt.u32.u16	%r9258, %rs1;
	cvt.u32.u16	%r9259, %rs30;
	mul.lo.s32 	%r9260, %r9258, %r9259;
	ld.u16 	%rs2646, [%SP+42];
	cvt.u32.u16	%r9261, %rs2646;
	mul.lo.s32 	%r9262, %r9261, 14;
	add.s32 	%r9263, %r9260, %r9262;
	cvt.u64.u16	%rd8676, %rs9;
	shl.b64 	%rd8677, %rd8676, 1;
	add.s64 	%rd8678, %rd8658, %rd8677;
	ld.u16 	%rs2647, [%rd8678];
	cvt.u32.u16	%r9264, %rs2647;
	add.s32 	%r9265, %r9263, %r9264;
	cvt.s64.s32	%rd8679, %r9265;
	shl.b64 	%rd8680, %rd8679, 2;
	add.s64 	%rd8681, %rd13, %rd8680;
	ld.f32 	%f1476, [%rd8681];
	cvt.u32.u16	%r9266, %rs1;
	cvt.u32.u16	%r9267, %rs30;
	mul.lo.s32 	%r9268, %r9266, %r9267;
	ld.u16 	%rs2648, [%SP+42];
	cvt.u32.u16	%r9269, %rs2648;
	mul.lo.s32 	%r9270, %r9269, 15;
	add.s32 	%r9271, %r9268, %r9270;
	cvt.u64.u16	%rd8682, %rs9;
	shl.b64 	%rd8683, %rd8682, 1;
	add.s64 	%rd8684, %rd8658, %rd8683;
	ld.u16 	%rs2649, [%rd8684];
	cvt.u32.u16	%r9272, %rs2649;
	add.s32 	%r9273, %r9271, %r9272;
	cvt.s64.s32	%rd8685, %r9273;
	shl.b64 	%rd8686, %rd8685, 2;
	add.s64 	%rd8687, %rd13, %rd8686;
	ld.f32 	%f1477, [%rd8687];
	add.u64 	%rd8688, %SP, 992;
	add.u64 	%rd8689, %SP, 1008;
	// Callseq Start 271
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8688;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8689;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8655;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1473;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1474;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1475;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1476;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1477;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 271
tmp1329:

BB46_522:
	.loc	1 408 1
	cvt.u32.u16	%r9274, %rs9;
	ld.u16 	%rs2650, [%SP+16];
	cvt.u32.u16	%r9275, %rs2650;
	mul.lo.s32 	%r9276, %r9275, 5;
	add.s32 	%r9277, %r9274, %r9276;
	cvt.s64.s32	%rd8690, %r9277;
	shl.b64 	%rd8691, %rd8690, 1;
	mov.u64 	%rd8692, cBoolModel;
	cvta.const.u64 	%rd8693, %rd8692;
	add.s64 	%rd8694, %rd8693, %rd8691;
	ld.u16 	%rs2651, [%rd8694];
	setp.ne.s16	%p518, %rs2651, 0;
	not.pred 	%p519, %p518;
	@%p519 bra 	BB46_524;
	bra.uni 	BB46_523;

BB46_523:
	add.u64 	%rd8695, %SP, 580;
	.loc	1 408 1
tmp1330:
	add.s64 	%rd8696, %rd8695, 24;
	add.s64 	%rd8697, %rd8695, 28;
	cvt.u32.u16	%r9278, %rs1;
	cvt.u32.u16	%r9279, %rs30;
	mul.lo.s32 	%r9280, %r9278, %r9279;
	ld.u16 	%rs2652, [%SP+42];
	cvt.u32.u16	%r9281, %rs2652;
	mul.lo.s32 	%r9282, %r9281, 16;
	add.s32 	%r9283, %r9280, %r9282;
	cvt.u64.u16	%rd8698, %rs9;
	mov.u64 	%rd8699, cSegToComp;
	cvta.const.u64 	%rd8700, %rd8699;
	shl.b64 	%rd8701, %rd8698, 1;
	add.s64 	%rd8702, %rd8700, %rd8701;
	ld.u16 	%rs2653, [%rd8702];
	cvt.u32.u16	%r9284, %rs2653;
	add.s32 	%r9285, %r9283, %r9284;
	cvt.s64.s32	%rd8703, %r9285;
	shl.b64 	%rd8704, %rd8703, 2;
	add.s64 	%rd8705, %rd13, %rd8704;
	ld.f32 	%f1478, [%rd8705];
	cvt.u32.u16	%r9286, %rs1;
	cvt.u32.u16	%r9287, %rs30;
	mul.lo.s32 	%r9288, %r9286, %r9287;
	ld.u16 	%rs2654, [%SP+42];
	cvt.u32.u16	%r9289, %rs2654;
	mul.lo.s32 	%r9290, %r9289, 17;
	add.s32 	%r9291, %r9288, %r9290;
	cvt.u64.u16	%rd8706, %rs9;
	shl.b64 	%rd8707, %rd8706, 1;
	add.s64 	%rd8708, %rd8700, %rd8707;
	ld.u16 	%rs2655, [%rd8708];
	cvt.u32.u16	%r9292, %rs2655;
	add.s32 	%r9293, %r9291, %r9292;
	cvt.s64.s32	%rd8709, %r9293;
	shl.b64 	%rd8710, %rd8709, 2;
	add.s64 	%rd8711, %rd13, %rd8710;
	ld.f32 	%f1479, [%rd8711];
	cvt.u32.u16	%r9294, %rs1;
	cvt.u32.u16	%r9295, %rs30;
	mul.lo.s32 	%r9296, %r9294, %r9295;
	ld.u16 	%rs2656, [%SP+42];
	cvt.u32.u16	%r9297, %rs2656;
	mul.lo.s32 	%r9298, %r9297, 18;
	add.s32 	%r9299, %r9296, %r9298;
	cvt.u64.u16	%rd8712, %rs9;
	shl.b64 	%rd8713, %rd8712, 1;
	add.s64 	%rd8714, %rd8700, %rd8713;
	ld.u16 	%rs2657, [%rd8714];
	cvt.u32.u16	%r9300, %rs2657;
	add.s32 	%r9301, %r9299, %r9300;
	cvt.s64.s32	%rd8715, %r9301;
	shl.b64 	%rd8716, %rd8715, 2;
	add.s64 	%rd8717, %rd13, %rd8716;
	ld.f32 	%f1480, [%rd8717];
	cvt.u32.u16	%r9302, %rs1;
	cvt.u32.u16	%r9303, %rs30;
	mul.lo.s32 	%r9304, %r9302, %r9303;
	ld.u16 	%rs2658, [%SP+42];
	cvt.u32.u16	%r9305, %rs2658;
	mul.lo.s32 	%r9306, %r9305, 19;
	add.s32 	%r9307, %r9304, %r9306;
	cvt.u64.u16	%rd8718, %rs9;
	shl.b64 	%rd8719, %rd8718, 1;
	add.s64 	%rd8720, %rd8700, %rd8719;
	ld.u16 	%rs2659, [%rd8720];
	cvt.u32.u16	%r9308, %rs2659;
	add.s32 	%r9309, %r9307, %r9308;
	cvt.s64.s32	%rd8721, %r9309;
	shl.b64 	%rd8722, %rd8721, 2;
	add.s64 	%rd8723, %rd13, %rd8722;
	ld.f32 	%f1481, [%rd8723];
	cvt.u32.u16	%r9310, %rs1;
	cvt.u32.u16	%r9311, %rs30;
	mul.lo.s32 	%r9312, %r9310, %r9311;
	ld.u16 	%rs2660, [%SP+42];
	cvt.u32.u16	%r9313, %rs2660;
	mul.lo.s32 	%r9314, %r9313, 20;
	add.s32 	%r9315, %r9312, %r9314;
	cvt.u64.u16	%rd8724, %rs9;
	shl.b64 	%rd8725, %rd8724, 1;
	add.s64 	%rd8726, %rd8700, %rd8725;
	ld.u16 	%rs2661, [%rd8726];
	cvt.u32.u16	%r9316, %rs2661;
	add.s32 	%r9317, %r9315, %r9316;
	cvt.s64.s32	%rd8727, %r9317;
	shl.b64 	%rd8728, %rd8727, 2;
	add.s64 	%rd8729, %rd13, %rd8728;
	ld.f32 	%f1482, [%rd8729];
	cvt.u32.u16	%r9318, %rs1;
	cvt.u32.u16	%r9319, %rs30;
	mul.lo.s32 	%r9320, %r9318, %r9319;
	ld.u16 	%rs2662, [%SP+42];
	cvt.u32.u16	%r9321, %rs2662;
	mul.lo.s32 	%r9322, %r9321, 21;
	add.s32 	%r9323, %r9320, %r9322;
	cvt.u64.u16	%rd8730, %rs9;
	shl.b64 	%rd8731, %rd8730, 1;
	add.s64 	%rd8732, %rd8700, %rd8731;
	ld.u16 	%rs2663, [%rd8732];
	cvt.u32.u16	%r9324, %rs2663;
	add.s32 	%r9325, %r9323, %r9324;
	cvt.s64.s32	%rd8733, %r9325;
	shl.b64 	%rd8734, %rd8733, 2;
	add.s64 	%rd8735, %rd13, %rd8734;
	ld.f32 	%f1483, [%rd8735];
	cvt.u32.u16	%r9326, %rs1;
	cvt.u32.u16	%r9327, %rs30;
	mul.lo.s32 	%r9328, %r9326, %r9327;
	ld.u16 	%rs2664, [%SP+42];
	cvt.u32.u16	%r9329, %rs2664;
	mul.lo.s32 	%r9330, %r9329, 22;
	add.s32 	%r9331, %r9328, %r9330;
	cvt.u64.u16	%rd8736, %rs9;
	shl.b64 	%rd8737, %rd8736, 1;
	add.s64 	%rd8738, %rd8700, %rd8737;
	ld.u16 	%rs2665, [%rd8738];
	cvt.u32.u16	%r9332, %rs2665;
	add.s32 	%r9333, %r9331, %r9332;
	cvt.s64.s32	%rd8739, %r9333;
	shl.b64 	%rd8740, %rd8739, 2;
	add.s64 	%rd8741, %rd13, %rd8740;
	ld.f32 	%f1484, [%rd8741];
	cvt.u32.u16	%r9334, %rs1;
	cvt.u32.u16	%r9335, %rs30;
	mul.lo.s32 	%r9336, %r9334, %r9335;
	ld.u16 	%rs2666, [%SP+42];
	cvt.u32.u16	%r9337, %rs2666;
	mul.lo.s32 	%r9338, %r9337, 23;
	add.s32 	%r9339, %r9336, %r9338;
	cvt.u64.u16	%rd8742, %rs9;
	shl.b64 	%rd8743, %rd8742, 1;
	add.s64 	%rd8744, %rd8700, %rd8743;
	ld.u16 	%rs2667, [%rd8744];
	cvt.u32.u16	%r9340, %rs2667;
	add.s32 	%r9341, %r9339, %r9340;
	cvt.s64.s32	%rd8745, %r9341;
	shl.b64 	%rd8746, %rd8745, 2;
	add.s64 	%rd8747, %rd13, %rd8746;
	ld.f32 	%f1485, [%rd8747];
	cvt.u32.u16	%r9342, %rs1;
	cvt.u32.u16	%r9343, %rs30;
	mul.lo.s32 	%r9344, %r9342, %r9343;
	ld.u16 	%rs2668, [%SP+42];
	cvt.u32.u16	%r9345, %rs2668;
	mul.lo.s32 	%r9346, %r9345, 24;
	add.s32 	%r9347, %r9344, %r9346;
	cvt.u64.u16	%rd8748, %rs9;
	shl.b64 	%rd8749, %rd8748, 1;
	add.s64 	%rd8750, %rd8700, %rd8749;
	ld.u16 	%rs2669, [%rd8750];
	cvt.u32.u16	%r9348, %rs2669;
	add.s32 	%r9349, %r9347, %r9348;
	cvt.s64.s32	%rd8751, %r9349;
	shl.b64 	%rd8752, %rd8751, 2;
	add.s64 	%rd8753, %rd13, %rd8752;
	ld.f32 	%f1486, [%rd8753];
	cvt.u32.u16	%r9350, %rs1;
	cvt.u32.u16	%r9351, %rs30;
	mul.lo.s32 	%r9352, %r9350, %r9351;
	ld.u16 	%rs2670, [%SP+42];
	cvt.u32.u16	%r9353, %rs2670;
	mul.lo.s32 	%r9354, %r9353, 25;
	add.s32 	%r9355, %r9352, %r9354;
	cvt.u64.u16	%rd8754, %rs9;
	shl.b64 	%rd8755, %rd8754, 1;
	add.s64 	%rd8756, %rd8700, %rd8755;
	ld.u16 	%rs2671, [%rd8756];
	cvt.u32.u16	%r9356, %rs2671;
	add.s32 	%r9357, %r9355, %r9356;
	cvt.s64.s32	%rd8757, %r9357;
	shl.b64 	%rd8758, %rd8757, 2;
	add.s64 	%rd8759, %rd13, %rd8758;
	ld.f32 	%f1487, [%rd8759];
	cvt.u32.u16	%r9358, %rs1;
	cvt.u32.u16	%r9359, %rs30;
	mul.lo.s32 	%r9360, %r9358, %r9359;
	ld.u16 	%rs2672, [%SP+42];
	cvt.u32.u16	%r9361, %rs2672;
	mul.lo.s32 	%r9362, %r9361, 26;
	add.s32 	%r9363, %r9360, %r9362;
	cvt.u64.u16	%rd8760, %rs9;
	shl.b64 	%rd8761, %rd8760, 1;
	add.s64 	%rd8762, %rd8700, %rd8761;
	ld.u16 	%rs2673, [%rd8762];
	cvt.u32.u16	%r9364, %rs2673;
	add.s32 	%r9365, %r9363, %r9364;
	cvt.s64.s32	%rd8763, %r9365;
	shl.b64 	%rd8764, %rd8763, 2;
	add.s64 	%rd8765, %rd13, %rd8764;
	ld.f32 	%f1488, [%rd8765];
	cvt.u32.u16	%r9366, %rs1;
	cvt.u32.u16	%r9367, %rs30;
	mul.lo.s32 	%r9368, %r9366, %r9367;
	ld.u16 	%rs2674, [%SP+42];
	cvt.u32.u16	%r9369, %rs2674;
	mul.lo.s32 	%r9370, %r9369, 27;
	add.s32 	%r9371, %r9368, %r9370;
	cvt.u64.u16	%rd8766, %rs9;
	shl.b64 	%rd8767, %rd8766, 1;
	add.s64 	%rd8768, %rd8700, %rd8767;
	ld.u16 	%rs2675, [%rd8768];
	cvt.u32.u16	%r9372, %rs2675;
	add.s32 	%r9373, %r9371, %r9372;
	cvt.s64.s32	%rd8769, %r9373;
	shl.b64 	%rd8770, %rd8769, 2;
	add.s64 	%rd8771, %rd13, %rd8770;
	ld.f32 	%f1489, [%rd8771];
	add.u64 	%rd8772, %SP, 992;
	add.u64 	%rd8773, %SP, 1008;
	// Callseq Start 272
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8772;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8773;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8696;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8697;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1478;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1479;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1480;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1481;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1482;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1483;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1484;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1485;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1486;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1487;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1488;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1489;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 272
tmp1331:

BB46_524:
	.loc	1 408 1
	cvt.u32.u16	%r9374, %rs9;
	ld.u16 	%rs2676, [%SP+16];
	cvt.u32.u16	%r9375, %rs2676;
	mul.lo.s32 	%r9376, %r9375, 6;
	add.s32 	%r9377, %r9374, %r9376;
	cvt.s64.s32	%rd8774, %r9377;
	shl.b64 	%rd8775, %rd8774, 1;
	mov.u64 	%rd8776, cBoolModel;
	cvta.const.u64 	%rd8777, %rd8776;
	add.s64 	%rd8778, %rd8777, %rd8775;
	ld.u16 	%rs2677, [%rd8778];
	setp.ne.s16	%p520, %rs2677, 0;
	not.pred 	%p521, %p520;
	@%p521 bra 	BB46_526;
	bra.uni 	BB46_525;

BB46_525:
	.loc	1 408 1
tmp1332:
	cvt.u32.u16	%r9378, %rs1;
	cvt.u32.u16	%r9379, %rs30;
	mul.lo.s32 	%r9380, %r9378, %r9379;
	ld.u16 	%rs2678, [%SP+42];
	cvt.u32.u16	%r9381, %rs2678;
	mul.lo.s32 	%r9382, %r9381, 28;
	add.s32 	%r9383, %r9380, %r9382;
	cvt.u64.u16	%rd8779, %rs9;
	mov.u64 	%rd8780, cSegToComp;
	cvta.const.u64 	%rd8781, %rd8780;
	shl.b64 	%rd8782, %rd8779, 1;
	add.s64 	%rd8783, %rd8781, %rd8782;
	ld.u16 	%rs2679, [%rd8783];
	cvt.u32.u16	%r9384, %rs2679;
	add.s32 	%r9385, %r9383, %r9384;
	cvt.s64.s32	%rd8784, %r9385;
	shl.b64 	%rd8785, %rd8784, 2;
	add.s64 	%rd8786, %rd13, %rd8785;
	ld.f32 	%f1490, [%rd8786];
	cvt.u32.u16	%r9386, %rs1;
	cvt.u32.u16	%r9387, %rs30;
	mul.lo.s32 	%r9388, %r9386, %r9387;
	ld.u16 	%rs2680, [%SP+42];
	cvt.u32.u16	%r9389, %rs2680;
	mul.lo.s32 	%r9390, %r9389, 29;
	add.s32 	%r9391, %r9388, %r9390;
	cvt.u64.u16	%rd8787, %rs9;
	shl.b64 	%rd8788, %rd8787, 1;
	add.s64 	%rd8789, %rd8781, %rd8788;
	ld.u16 	%rs2681, [%rd8789];
	cvt.u32.u16	%r9392, %rs2681;
	add.s32 	%r9393, %r9391, %r9392;
	cvt.s64.s32	%rd8790, %r9393;
	shl.b64 	%rd8791, %rd8790, 2;
	add.s64 	%rd8792, %rd13, %rd8791;
	ld.f32 	%f1491, [%rd8792];
	add.u64 	%rd8793, %SP, 992;
	add.u64 	%rd8794, %SP, 1008;
	// Callseq Start 273
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8793;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8794;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2206;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1490;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1491;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 273
tmp1333:

BB46_526:
	.loc	1 408 1
	cvt.u32.u16	%r9394, %rs10;
	ld.u16 	%rs2682, [%SP+16];
	cvt.u32.u16	%r9395, %rs2682;
	mul.lo.s32 	%r9396, %r9395, 0;
	add.s32 	%r9397, %r9394, %r9396;
	cvt.s64.s32	%rd8795, %r9397;
	shl.b64 	%rd8796, %rd8795, 1;
	mov.u64 	%rd8797, cBoolModel;
	cvta.const.u64 	%rd8798, %rd8797;
	add.s64 	%rd8799, %rd8798, %rd8796;
	ld.u16 	%rs2683, [%rd8799];
	setp.ne.s16	%p522, %rs2683, 0;
	not.pred 	%p523, %p522;
	@%p523 bra 	BB46_528;
	bra.uni 	BB46_527;

BB46_527:
	add.u64 	%rd8800, %SP, 620;
	.loc	1 408 1
tmp1334:
	add.s64 	%rd8801, %rd8800, 4;
	cvt.u32.u16	%r9398, %rs1;
	cvt.u32.u16	%r9399, %rs30;
	mul.lo.s32 	%r9400, %r9398, %r9399;
	ld.u16 	%rs2684, [%SP+42];
	cvt.u32.u16	%r9401, %rs2684;
	mul.lo.s32 	%r9402, %r9401, 0;
	add.s32 	%r9403, %r9400, %r9402;
	cvt.u64.u16	%rd8802, %rs10;
	mov.u64 	%rd8803, cSegToComp;
	cvta.const.u64 	%rd8804, %rd8803;
	shl.b64 	%rd8805, %rd8802, 1;
	add.s64 	%rd8806, %rd8804, %rd8805;
	ld.u16 	%rs2685, [%rd8806];
	cvt.u32.u16	%r9404, %rs2685;
	add.s32 	%r9405, %r9403, %r9404;
	cvt.s64.s32	%rd8807, %r9405;
	shl.b64 	%rd8808, %rd8807, 2;
	add.s64 	%rd8809, %rd13, %rd8808;
	ld.f32 	%f1492, [%rd8809];
	cvt.u32.u16	%r9406, %rs1;
	cvt.u32.u16	%r9407, %rs30;
	mul.lo.s32 	%r9408, %r9406, %r9407;
	ld.u16 	%rs2686, [%SP+42];
	cvt.u32.u16	%r9409, %rs2686;
	mul.lo.s32 	%r9410, %r9409, 1;
	add.s32 	%r9411, %r9408, %r9410;
	cvt.u64.u16	%rd8810, %rs10;
	shl.b64 	%rd8811, %rd8810, 1;
	add.s64 	%rd8812, %rd8804, %rd8811;
	ld.u16 	%rs2687, [%rd8812];
	cvt.u32.u16	%r9412, %rs2687;
	add.s32 	%r9413, %r9411, %r9412;
	cvt.s64.s32	%rd8813, %r9413;
	shl.b64 	%rd8814, %rd8813, 2;
	add.s64 	%rd8815, %rd13, %rd8814;
	ld.f32 	%f1493, [%rd8815];
	ld.f32 	%f1494, [%SP+652];
	add.s64 	%rd8816, %rd8800, 36;
	add.u64 	%rd8817, %SP, 1016;
	add.u64 	%rd8818, %SP, 1032;
	// Callseq Start 274
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8817;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8818;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8800;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8801;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1492;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1493;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1494;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8816;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 274
tmp1335:

BB46_528:
	.loc	1 408 1
	cvt.u32.u16	%r9414, %rs10;
	ld.u16 	%rs2688, [%SP+16];
	cvt.u32.u16	%r9415, %rs2688;
	mul.lo.s32 	%r9416, %r9415, 1;
	add.s32 	%r9417, %r9414, %r9416;
	cvt.s64.s32	%rd8819, %r9417;
	shl.b64 	%rd8820, %rd8819, 1;
	mov.u64 	%rd8821, cBoolModel;
	cvta.const.u64 	%rd8822, %rd8821;
	add.s64 	%rd8823, %rd8822, %rd8820;
	ld.u16 	%rs2689, [%rd8823];
	setp.ne.s16	%p524, %rs2689, 0;
	not.pred 	%p525, %p524;
	@%p525 bra 	BB46_530;
	bra.uni 	BB46_529;

BB46_529:
	add.u64 	%rd8824, %SP, 620;
	.loc	1 408 1
tmp1336:
	add.s64 	%rd8825, %rd8824, 8;
	ld.f32 	%f1495, [%SP+656];
	add.s64 	%rd8826, %rd8824, 32;
	add.u64 	%rd8827, %SP, 1016;
	add.u64 	%rd8828, %SP, 1032;
	// Callseq Start 275
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8827;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8828;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8825;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1495;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8826;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 275
tmp1337:

BB46_530:
	.loc	1 408 1
	cvt.u32.u16	%r9418, %rs10;
	ld.u16 	%rs2690, [%SP+16];
	cvt.u32.u16	%r9419, %rs2690;
	mul.lo.s32 	%r9420, %r9419, 2;
	add.s32 	%r9421, %r9418, %r9420;
	cvt.s64.s32	%rd8829, %r9421;
	shl.b64 	%rd8830, %rd8829, 1;
	mov.u64 	%rd8831, cBoolModel;
	cvta.const.u64 	%rd8832, %rd8831;
	add.s64 	%rd8833, %rd8832, %rd8830;
	ld.u16 	%rs2691, [%rd8833];
	setp.ne.s16	%p526, %rs2691, 0;
	not.pred 	%p527, %p526;
	@%p527 bra 	BB46_532;
	bra.uni 	BB46_531;

BB46_531:
	add.u64 	%rd8834, %SP, 620;
	.loc	1 408 1
tmp1338:
	add.s64 	%rd8835, %rd8834, 12;
	cvt.u32.u16	%r9422, %rs1;
	cvt.u32.u16	%r9423, %rs30;
	mul.lo.s32 	%r9424, %r9422, %r9423;
	ld.u16 	%rs2692, [%SP+42];
	cvt.u32.u16	%r9425, %rs2692;
	mul.lo.s32 	%r9426, %r9425, 2;
	add.s32 	%r9427, %r9424, %r9426;
	cvt.u64.u16	%rd8836, %rs10;
	mov.u64 	%rd8837, cSegToComp;
	cvta.const.u64 	%rd8838, %rd8837;
	shl.b64 	%rd8839, %rd8836, 1;
	add.s64 	%rd8840, %rd8838, %rd8839;
	ld.u16 	%rs2693, [%rd8840];
	cvt.u32.u16	%r9428, %rs2693;
	add.s32 	%r9429, %r9427, %r9428;
	cvt.s64.s32	%rd8841, %r9429;
	shl.b64 	%rd8842, %rd8841, 2;
	add.s64 	%rd8843, %rd13, %rd8842;
	ld.f32 	%f1496, [%rd8843];
	cvt.u32.u16	%r9430, %rs1;
	cvt.u32.u16	%r9431, %rs30;
	mul.lo.s32 	%r9432, %r9430, %r9431;
	ld.u16 	%rs2694, [%SP+42];
	cvt.u32.u16	%r9433, %rs2694;
	mul.lo.s32 	%r9434, %r9433, 3;
	add.s32 	%r9435, %r9432, %r9434;
	cvt.u64.u16	%rd8844, %rs10;
	shl.b64 	%rd8845, %rd8844, 1;
	add.s64 	%rd8846, %rd8838, %rd8845;
	ld.u16 	%rs2695, [%rd8846];
	cvt.u32.u16	%r9436, %rs2695;
	add.s32 	%r9437, %r9435, %r9436;
	cvt.s64.s32	%rd8847, %r9437;
	shl.b64 	%rd8848, %rd8847, 2;
	add.s64 	%rd8849, %rd13, %rd8848;
	ld.f32 	%f1497, [%rd8849];
	cvt.u32.u16	%r9438, %rs1;
	cvt.u32.u16	%r9439, %rs30;
	mul.lo.s32 	%r9440, %r9438, %r9439;
	ld.u16 	%rs2696, [%SP+42];
	cvt.u32.u16	%r9441, %rs2696;
	mul.lo.s32 	%r9442, %r9441, 4;
	add.s32 	%r9443, %r9440, %r9442;
	cvt.u64.u16	%rd8850, %rs10;
	shl.b64 	%rd8851, %rd8850, 1;
	add.s64 	%rd8852, %rd8838, %rd8851;
	ld.u16 	%rs2697, [%rd8852];
	cvt.u32.u16	%r9444, %rs2697;
	add.s32 	%r9445, %r9443, %r9444;
	cvt.s64.s32	%rd8853, %r9445;
	shl.b64 	%rd8854, %rd8853, 2;
	add.s64 	%rd8855, %rd13, %rd8854;
	ld.f32 	%f1498, [%rd8855];
	cvt.u32.u16	%r9446, %rs1;
	cvt.u32.u16	%r9447, %rs30;
	mul.lo.s32 	%r9448, %r9446, %r9447;
	ld.u16 	%rs2698, [%SP+42];
	cvt.u32.u16	%r9449, %rs2698;
	mul.lo.s32 	%r9450, %r9449, 5;
	add.s32 	%r9451, %r9448, %r9450;
	cvt.u64.u16	%rd8856, %rs10;
	shl.b64 	%rd8857, %rd8856, 1;
	add.s64 	%rd8858, %rd8838, %rd8857;
	ld.u16 	%rs2699, [%rd8858];
	cvt.u32.u16	%r9452, %rs2699;
	add.s32 	%r9453, %r9451, %r9452;
	cvt.s64.s32	%rd8859, %r9453;
	shl.b64 	%rd8860, %rd8859, 2;
	add.s64 	%rd8861, %rd13, %rd8860;
	ld.f32 	%f1499, [%rd8861];
	ld.f32 	%f1500, [%SP+652];
	add.u64 	%rd8862, %SP, 1016;
	add.u64 	%rd8863, %SP, 1032;
	// Callseq Start 276
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8862;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8863;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8835;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1496;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1497;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1498;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1499;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1500;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 276
tmp1339:

BB46_532:
	.loc	1 408 1
	cvt.u32.u16	%r9454, %rs10;
	ld.u16 	%rs2700, [%SP+16];
	cvt.u32.u16	%r9455, %rs2700;
	mul.lo.s32 	%r9456, %r9455, 3;
	add.s32 	%r9457, %r9454, %r9456;
	cvt.s64.s32	%rd8864, %r9457;
	shl.b64 	%rd8865, %rd8864, 1;
	mov.u64 	%rd8866, cBoolModel;
	cvta.const.u64 	%rd8867, %rd8866;
	add.s64 	%rd8868, %rd8867, %rd8865;
	ld.u16 	%rs2701, [%rd8868];
	setp.ne.s16	%p528, %rs2701, 0;
	not.pred 	%p529, %p528;
	@%p529 bra 	BB46_534;
	bra.uni 	BB46_533;

BB46_533:
	add.u64 	%rd8869, %SP, 620;
	.loc	1 408 1
tmp1340:
	add.s64 	%rd8870, %rd8869, 16;
	cvt.u32.u16	%r9458, %rs1;
	cvt.u32.u16	%r9459, %rs30;
	mul.lo.s32 	%r9460, %r9458, %r9459;
	ld.u16 	%rs2702, [%SP+42];
	cvt.u32.u16	%r9461, %rs2702;
	mul.lo.s32 	%r9462, %r9461, 6;
	add.s32 	%r9463, %r9460, %r9462;
	cvt.u64.u16	%rd8871, %rs10;
	mov.u64 	%rd8872, cSegToComp;
	cvta.const.u64 	%rd8873, %rd8872;
	shl.b64 	%rd8874, %rd8871, 1;
	add.s64 	%rd8875, %rd8873, %rd8874;
	ld.u16 	%rs2703, [%rd8875];
	cvt.u32.u16	%r9464, %rs2703;
	add.s32 	%r9465, %r9463, %r9464;
	cvt.s64.s32	%rd8876, %r9465;
	shl.b64 	%rd8877, %rd8876, 2;
	add.s64 	%rd8878, %rd13, %rd8877;
	ld.f32 	%f1501, [%rd8878];
	cvt.u32.u16	%r9466, %rs1;
	cvt.u32.u16	%r9467, %rs30;
	mul.lo.s32 	%r9468, %r9466, %r9467;
	ld.u16 	%rs2704, [%SP+42];
	cvt.u32.u16	%r9469, %rs2704;
	mul.lo.s32 	%r9470, %r9469, 7;
	add.s32 	%r9471, %r9468, %r9470;
	cvt.u64.u16	%rd8879, %rs10;
	shl.b64 	%rd8880, %rd8879, 1;
	add.s64 	%rd8881, %rd8873, %rd8880;
	ld.u16 	%rs2705, [%rd8881];
	cvt.u32.u16	%r9472, %rs2705;
	add.s32 	%r9473, %r9471, %r9472;
	cvt.s64.s32	%rd8882, %r9473;
	shl.b64 	%rd8883, %rd8882, 2;
	add.s64 	%rd8884, %rd13, %rd8883;
	ld.f32 	%f1502, [%rd8884];
	cvt.u32.u16	%r9474, %rs1;
	cvt.u32.u16	%r9475, %rs30;
	mul.lo.s32 	%r9476, %r9474, %r9475;
	ld.u16 	%rs2706, [%SP+42];
	cvt.u32.u16	%r9477, %rs2706;
	mul.lo.s32 	%r9478, %r9477, 8;
	add.s32 	%r9479, %r9476, %r9478;
	cvt.u64.u16	%rd8885, %rs10;
	shl.b64 	%rd8886, %rd8885, 1;
	add.s64 	%rd8887, %rd8873, %rd8886;
	ld.u16 	%rs2707, [%rd8887];
	cvt.u32.u16	%r9480, %rs2707;
	add.s32 	%r9481, %r9479, %r9480;
	cvt.s64.s32	%rd8888, %r9481;
	shl.b64 	%rd8889, %rd8888, 2;
	add.s64 	%rd8890, %rd13, %rd8889;
	ld.f32 	%f1503, [%rd8890];
	cvt.u32.u16	%r9482, %rs1;
	cvt.u32.u16	%r9483, %rs30;
	mul.lo.s32 	%r9484, %r9482, %r9483;
	ld.u16 	%rs2708, [%SP+42];
	cvt.u32.u16	%r9485, %rs2708;
	mul.lo.s32 	%r9486, %r9485, 9;
	add.s32 	%r9487, %r9484, %r9486;
	cvt.u64.u16	%rd8891, %rs10;
	shl.b64 	%rd8892, %rd8891, 1;
	add.s64 	%rd8893, %rd8873, %rd8892;
	ld.u16 	%rs2709, [%rd8893];
	cvt.u32.u16	%r9488, %rs2709;
	add.s32 	%r9489, %r9487, %r9488;
	cvt.s64.s32	%rd8894, %r9489;
	shl.b64 	%rd8895, %rd8894, 2;
	add.s64 	%rd8896, %rd13, %rd8895;
	ld.f32 	%f1504, [%rd8896];
	cvt.u32.u16	%r9490, %rs1;
	cvt.u32.u16	%r9491, %rs30;
	mul.lo.s32 	%r9492, %r9490, %r9491;
	ld.u16 	%rs2710, [%SP+42];
	cvt.u32.u16	%r9493, %rs2710;
	mul.lo.s32 	%r9494, %r9493, 10;
	add.s32 	%r9495, %r9492, %r9494;
	cvt.u64.u16	%rd8897, %rs10;
	shl.b64 	%rd8898, %rd8897, 1;
	add.s64 	%rd8899, %rd8873, %rd8898;
	ld.u16 	%rs2711, [%rd8899];
	cvt.u32.u16	%r9496, %rs2711;
	add.s32 	%r9497, %r9495, %r9496;
	cvt.s64.s32	%rd8900, %r9497;
	shl.b64 	%rd8901, %rd8900, 2;
	add.s64 	%rd8902, %rd13, %rd8901;
	ld.f32 	%f1505, [%rd8902];
	add.u64 	%rd8903, %SP, 1016;
	add.u64 	%rd8904, %SP, 1032;
	// Callseq Start 277
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8903;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8904;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8870;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1501;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1502;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1503;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1504;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1505;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 277
tmp1341:

BB46_534:
	.loc	1 408 1
	cvt.u32.u16	%r9498, %rs10;
	ld.u16 	%rs2712, [%SP+16];
	cvt.u32.u16	%r9499, %rs2712;
	mul.lo.s32 	%r9500, %r9499, 4;
	add.s32 	%r9501, %r9498, %r9500;
	cvt.s64.s32	%rd8905, %r9501;
	shl.b64 	%rd8906, %rd8905, 1;
	mov.u64 	%rd8907, cBoolModel;
	cvta.const.u64 	%rd8908, %rd8907;
	add.s64 	%rd8909, %rd8908, %rd8906;
	ld.u16 	%rs2713, [%rd8909];
	setp.ne.s16	%p530, %rs2713, 0;
	not.pred 	%p531, %p530;
	@%p531 bra 	BB46_536;
	bra.uni 	BB46_535;

BB46_535:
	add.u64 	%rd8910, %SP, 620;
	.loc	1 408 1
tmp1342:
	add.s64 	%rd8911, %rd8910, 20;
	cvt.u32.u16	%r9502, %rs1;
	cvt.u32.u16	%r9503, %rs30;
	mul.lo.s32 	%r9504, %r9502, %r9503;
	ld.u16 	%rs2714, [%SP+42];
	cvt.u32.u16	%r9505, %rs2714;
	mul.lo.s32 	%r9506, %r9505, 11;
	add.s32 	%r9507, %r9504, %r9506;
	cvt.u64.u16	%rd8912, %rs10;
	mov.u64 	%rd8913, cSegToComp;
	cvta.const.u64 	%rd8914, %rd8913;
	shl.b64 	%rd8915, %rd8912, 1;
	add.s64 	%rd8916, %rd8914, %rd8915;
	ld.u16 	%rs2715, [%rd8916];
	cvt.u32.u16	%r9508, %rs2715;
	add.s32 	%r9509, %r9507, %r9508;
	cvt.s64.s32	%rd8917, %r9509;
	shl.b64 	%rd8918, %rd8917, 2;
	add.s64 	%rd8919, %rd13, %rd8918;
	ld.f32 	%f1506, [%rd8919];
	cvt.u32.u16	%r9510, %rs1;
	cvt.u32.u16	%r9511, %rs30;
	mul.lo.s32 	%r9512, %r9510, %r9511;
	ld.u16 	%rs2716, [%SP+42];
	cvt.u32.u16	%r9513, %rs2716;
	mul.lo.s32 	%r9514, %r9513, 12;
	add.s32 	%r9515, %r9512, %r9514;
	cvt.u64.u16	%rd8920, %rs10;
	shl.b64 	%rd8921, %rd8920, 1;
	add.s64 	%rd8922, %rd8914, %rd8921;
	ld.u16 	%rs2717, [%rd8922];
	cvt.u32.u16	%r9516, %rs2717;
	add.s32 	%r9517, %r9515, %r9516;
	cvt.s64.s32	%rd8923, %r9517;
	shl.b64 	%rd8924, %rd8923, 2;
	add.s64 	%rd8925, %rd13, %rd8924;
	ld.f32 	%f1507, [%rd8925];
	cvt.u32.u16	%r9518, %rs1;
	cvt.u32.u16	%r9519, %rs30;
	mul.lo.s32 	%r9520, %r9518, %r9519;
	ld.u16 	%rs2718, [%SP+42];
	cvt.u32.u16	%r9521, %rs2718;
	mul.lo.s32 	%r9522, %r9521, 13;
	add.s32 	%r9523, %r9520, %r9522;
	cvt.u64.u16	%rd8926, %rs10;
	shl.b64 	%rd8927, %rd8926, 1;
	add.s64 	%rd8928, %rd8914, %rd8927;
	ld.u16 	%rs2719, [%rd8928];
	cvt.u32.u16	%r9524, %rs2719;
	add.s32 	%r9525, %r9523, %r9524;
	cvt.s64.s32	%rd8929, %r9525;
	shl.b64 	%rd8930, %rd8929, 2;
	add.s64 	%rd8931, %rd13, %rd8930;
	ld.f32 	%f1508, [%rd8931];
	cvt.u32.u16	%r9526, %rs1;
	cvt.u32.u16	%r9527, %rs30;
	mul.lo.s32 	%r9528, %r9526, %r9527;
	ld.u16 	%rs2720, [%SP+42];
	cvt.u32.u16	%r9529, %rs2720;
	mul.lo.s32 	%r9530, %r9529, 14;
	add.s32 	%r9531, %r9528, %r9530;
	cvt.u64.u16	%rd8932, %rs10;
	shl.b64 	%rd8933, %rd8932, 1;
	add.s64 	%rd8934, %rd8914, %rd8933;
	ld.u16 	%rs2721, [%rd8934];
	cvt.u32.u16	%r9532, %rs2721;
	add.s32 	%r9533, %r9531, %r9532;
	cvt.s64.s32	%rd8935, %r9533;
	shl.b64 	%rd8936, %rd8935, 2;
	add.s64 	%rd8937, %rd13, %rd8936;
	ld.f32 	%f1509, [%rd8937];
	cvt.u32.u16	%r9534, %rs1;
	cvt.u32.u16	%r9535, %rs30;
	mul.lo.s32 	%r9536, %r9534, %r9535;
	ld.u16 	%rs2722, [%SP+42];
	cvt.u32.u16	%r9537, %rs2722;
	mul.lo.s32 	%r9538, %r9537, 15;
	add.s32 	%r9539, %r9536, %r9538;
	cvt.u64.u16	%rd8938, %rs10;
	shl.b64 	%rd8939, %rd8938, 1;
	add.s64 	%rd8940, %rd8914, %rd8939;
	ld.u16 	%rs2723, [%rd8940];
	cvt.u32.u16	%r9540, %rs2723;
	add.s32 	%r9541, %r9539, %r9540;
	cvt.s64.s32	%rd8941, %r9541;
	shl.b64 	%rd8942, %rd8941, 2;
	add.s64 	%rd8943, %rd13, %rd8942;
	ld.f32 	%f1510, [%rd8943];
	add.u64 	%rd8944, %SP, 1016;
	add.u64 	%rd8945, %SP, 1032;
	// Callseq Start 278
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8944;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8945;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8911;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1506;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1507;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1508;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1509;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1510;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 278
tmp1343:

BB46_536:
	.loc	1 408 1
	cvt.u32.u16	%r9542, %rs10;
	ld.u16 	%rs2724, [%SP+16];
	cvt.u32.u16	%r9543, %rs2724;
	mul.lo.s32 	%r9544, %r9543, 5;
	add.s32 	%r9545, %r9542, %r9544;
	cvt.s64.s32	%rd8946, %r9545;
	shl.b64 	%rd8947, %rd8946, 1;
	mov.u64 	%rd8948, cBoolModel;
	cvta.const.u64 	%rd8949, %rd8948;
	add.s64 	%rd8950, %rd8949, %rd8947;
	ld.u16 	%rs2725, [%rd8950];
	setp.ne.s16	%p532, %rs2725, 0;
	not.pred 	%p533, %p532;
	@%p533 bra 	BB46_538;
	bra.uni 	BB46_537;

BB46_537:
	add.u64 	%rd8951, %SP, 620;
	.loc	1 408 1
tmp1344:
	add.s64 	%rd8952, %rd8951, 24;
	add.s64 	%rd8953, %rd8951, 28;
	cvt.u32.u16	%r9546, %rs1;
	cvt.u32.u16	%r9547, %rs30;
	mul.lo.s32 	%r9548, %r9546, %r9547;
	ld.u16 	%rs2726, [%SP+42];
	cvt.u32.u16	%r9549, %rs2726;
	mul.lo.s32 	%r9550, %r9549, 16;
	add.s32 	%r9551, %r9548, %r9550;
	cvt.u64.u16	%rd8954, %rs10;
	mov.u64 	%rd8955, cSegToComp;
	cvta.const.u64 	%rd8956, %rd8955;
	shl.b64 	%rd8957, %rd8954, 1;
	add.s64 	%rd8958, %rd8956, %rd8957;
	ld.u16 	%rs2727, [%rd8958];
	cvt.u32.u16	%r9552, %rs2727;
	add.s32 	%r9553, %r9551, %r9552;
	cvt.s64.s32	%rd8959, %r9553;
	shl.b64 	%rd8960, %rd8959, 2;
	add.s64 	%rd8961, %rd13, %rd8960;
	ld.f32 	%f1511, [%rd8961];
	cvt.u32.u16	%r9554, %rs1;
	cvt.u32.u16	%r9555, %rs30;
	mul.lo.s32 	%r9556, %r9554, %r9555;
	ld.u16 	%rs2728, [%SP+42];
	cvt.u32.u16	%r9557, %rs2728;
	mul.lo.s32 	%r9558, %r9557, 17;
	add.s32 	%r9559, %r9556, %r9558;
	cvt.u64.u16	%rd8962, %rs10;
	shl.b64 	%rd8963, %rd8962, 1;
	add.s64 	%rd8964, %rd8956, %rd8963;
	ld.u16 	%rs2729, [%rd8964];
	cvt.u32.u16	%r9560, %rs2729;
	add.s32 	%r9561, %r9559, %r9560;
	cvt.s64.s32	%rd8965, %r9561;
	shl.b64 	%rd8966, %rd8965, 2;
	add.s64 	%rd8967, %rd13, %rd8966;
	ld.f32 	%f1512, [%rd8967];
	cvt.u32.u16	%r9562, %rs1;
	cvt.u32.u16	%r9563, %rs30;
	mul.lo.s32 	%r9564, %r9562, %r9563;
	ld.u16 	%rs2730, [%SP+42];
	cvt.u32.u16	%r9565, %rs2730;
	mul.lo.s32 	%r9566, %r9565, 18;
	add.s32 	%r9567, %r9564, %r9566;
	cvt.u64.u16	%rd8968, %rs10;
	shl.b64 	%rd8969, %rd8968, 1;
	add.s64 	%rd8970, %rd8956, %rd8969;
	ld.u16 	%rs2731, [%rd8970];
	cvt.u32.u16	%r9568, %rs2731;
	add.s32 	%r9569, %r9567, %r9568;
	cvt.s64.s32	%rd8971, %r9569;
	shl.b64 	%rd8972, %rd8971, 2;
	add.s64 	%rd8973, %rd13, %rd8972;
	ld.f32 	%f1513, [%rd8973];
	cvt.u32.u16	%r9570, %rs1;
	cvt.u32.u16	%r9571, %rs30;
	mul.lo.s32 	%r9572, %r9570, %r9571;
	ld.u16 	%rs2732, [%SP+42];
	cvt.u32.u16	%r9573, %rs2732;
	mul.lo.s32 	%r9574, %r9573, 19;
	add.s32 	%r9575, %r9572, %r9574;
	cvt.u64.u16	%rd8974, %rs10;
	shl.b64 	%rd8975, %rd8974, 1;
	add.s64 	%rd8976, %rd8956, %rd8975;
	ld.u16 	%rs2733, [%rd8976];
	cvt.u32.u16	%r9576, %rs2733;
	add.s32 	%r9577, %r9575, %r9576;
	cvt.s64.s32	%rd8977, %r9577;
	shl.b64 	%rd8978, %rd8977, 2;
	add.s64 	%rd8979, %rd13, %rd8978;
	ld.f32 	%f1514, [%rd8979];
	cvt.u32.u16	%r9578, %rs1;
	cvt.u32.u16	%r9579, %rs30;
	mul.lo.s32 	%r9580, %r9578, %r9579;
	ld.u16 	%rs2734, [%SP+42];
	cvt.u32.u16	%r9581, %rs2734;
	mul.lo.s32 	%r9582, %r9581, 20;
	add.s32 	%r9583, %r9580, %r9582;
	cvt.u64.u16	%rd8980, %rs10;
	shl.b64 	%rd8981, %rd8980, 1;
	add.s64 	%rd8982, %rd8956, %rd8981;
	ld.u16 	%rs2735, [%rd8982];
	cvt.u32.u16	%r9584, %rs2735;
	add.s32 	%r9585, %r9583, %r9584;
	cvt.s64.s32	%rd8983, %r9585;
	shl.b64 	%rd8984, %rd8983, 2;
	add.s64 	%rd8985, %rd13, %rd8984;
	ld.f32 	%f1515, [%rd8985];
	cvt.u32.u16	%r9586, %rs1;
	cvt.u32.u16	%r9587, %rs30;
	mul.lo.s32 	%r9588, %r9586, %r9587;
	ld.u16 	%rs2736, [%SP+42];
	cvt.u32.u16	%r9589, %rs2736;
	mul.lo.s32 	%r9590, %r9589, 21;
	add.s32 	%r9591, %r9588, %r9590;
	cvt.u64.u16	%rd8986, %rs10;
	shl.b64 	%rd8987, %rd8986, 1;
	add.s64 	%rd8988, %rd8956, %rd8987;
	ld.u16 	%rs2737, [%rd8988];
	cvt.u32.u16	%r9592, %rs2737;
	add.s32 	%r9593, %r9591, %r9592;
	cvt.s64.s32	%rd8989, %r9593;
	shl.b64 	%rd8990, %rd8989, 2;
	add.s64 	%rd8991, %rd13, %rd8990;
	ld.f32 	%f1516, [%rd8991];
	cvt.u32.u16	%r9594, %rs1;
	cvt.u32.u16	%r9595, %rs30;
	mul.lo.s32 	%r9596, %r9594, %r9595;
	ld.u16 	%rs2738, [%SP+42];
	cvt.u32.u16	%r9597, %rs2738;
	mul.lo.s32 	%r9598, %r9597, 22;
	add.s32 	%r9599, %r9596, %r9598;
	cvt.u64.u16	%rd8992, %rs10;
	shl.b64 	%rd8993, %rd8992, 1;
	add.s64 	%rd8994, %rd8956, %rd8993;
	ld.u16 	%rs2739, [%rd8994];
	cvt.u32.u16	%r9600, %rs2739;
	add.s32 	%r9601, %r9599, %r9600;
	cvt.s64.s32	%rd8995, %r9601;
	shl.b64 	%rd8996, %rd8995, 2;
	add.s64 	%rd8997, %rd13, %rd8996;
	ld.f32 	%f1517, [%rd8997];
	cvt.u32.u16	%r9602, %rs1;
	cvt.u32.u16	%r9603, %rs30;
	mul.lo.s32 	%r9604, %r9602, %r9603;
	ld.u16 	%rs2740, [%SP+42];
	cvt.u32.u16	%r9605, %rs2740;
	mul.lo.s32 	%r9606, %r9605, 23;
	add.s32 	%r9607, %r9604, %r9606;
	cvt.u64.u16	%rd8998, %rs10;
	shl.b64 	%rd8999, %rd8998, 1;
	add.s64 	%rd9000, %rd8956, %rd8999;
	ld.u16 	%rs2741, [%rd9000];
	cvt.u32.u16	%r9608, %rs2741;
	add.s32 	%r9609, %r9607, %r9608;
	cvt.s64.s32	%rd9001, %r9609;
	shl.b64 	%rd9002, %rd9001, 2;
	add.s64 	%rd9003, %rd13, %rd9002;
	ld.f32 	%f1518, [%rd9003];
	cvt.u32.u16	%r9610, %rs1;
	cvt.u32.u16	%r9611, %rs30;
	mul.lo.s32 	%r9612, %r9610, %r9611;
	ld.u16 	%rs2742, [%SP+42];
	cvt.u32.u16	%r9613, %rs2742;
	mul.lo.s32 	%r9614, %r9613, 24;
	add.s32 	%r9615, %r9612, %r9614;
	cvt.u64.u16	%rd9004, %rs10;
	shl.b64 	%rd9005, %rd9004, 1;
	add.s64 	%rd9006, %rd8956, %rd9005;
	ld.u16 	%rs2743, [%rd9006];
	cvt.u32.u16	%r9616, %rs2743;
	add.s32 	%r9617, %r9615, %r9616;
	cvt.s64.s32	%rd9007, %r9617;
	shl.b64 	%rd9008, %rd9007, 2;
	add.s64 	%rd9009, %rd13, %rd9008;
	ld.f32 	%f1519, [%rd9009];
	cvt.u32.u16	%r9618, %rs1;
	cvt.u32.u16	%r9619, %rs30;
	mul.lo.s32 	%r9620, %r9618, %r9619;
	ld.u16 	%rs2744, [%SP+42];
	cvt.u32.u16	%r9621, %rs2744;
	mul.lo.s32 	%r9622, %r9621, 25;
	add.s32 	%r9623, %r9620, %r9622;
	cvt.u64.u16	%rd9010, %rs10;
	shl.b64 	%rd9011, %rd9010, 1;
	add.s64 	%rd9012, %rd8956, %rd9011;
	ld.u16 	%rs2745, [%rd9012];
	cvt.u32.u16	%r9624, %rs2745;
	add.s32 	%r9625, %r9623, %r9624;
	cvt.s64.s32	%rd9013, %r9625;
	shl.b64 	%rd9014, %rd9013, 2;
	add.s64 	%rd9015, %rd13, %rd9014;
	ld.f32 	%f1520, [%rd9015];
	cvt.u32.u16	%r9626, %rs1;
	cvt.u32.u16	%r9627, %rs30;
	mul.lo.s32 	%r9628, %r9626, %r9627;
	ld.u16 	%rs2746, [%SP+42];
	cvt.u32.u16	%r9629, %rs2746;
	mul.lo.s32 	%r9630, %r9629, 26;
	add.s32 	%r9631, %r9628, %r9630;
	cvt.u64.u16	%rd9016, %rs10;
	shl.b64 	%rd9017, %rd9016, 1;
	add.s64 	%rd9018, %rd8956, %rd9017;
	ld.u16 	%rs2747, [%rd9018];
	cvt.u32.u16	%r9632, %rs2747;
	add.s32 	%r9633, %r9631, %r9632;
	cvt.s64.s32	%rd9019, %r9633;
	shl.b64 	%rd9020, %rd9019, 2;
	add.s64 	%rd9021, %rd13, %rd9020;
	ld.f32 	%f1521, [%rd9021];
	cvt.u32.u16	%r9634, %rs1;
	cvt.u32.u16	%r9635, %rs30;
	mul.lo.s32 	%r9636, %r9634, %r9635;
	ld.u16 	%rs2748, [%SP+42];
	cvt.u32.u16	%r9637, %rs2748;
	mul.lo.s32 	%r9638, %r9637, 27;
	add.s32 	%r9639, %r9636, %r9638;
	cvt.u64.u16	%rd9022, %rs10;
	shl.b64 	%rd9023, %rd9022, 1;
	add.s64 	%rd9024, %rd8956, %rd9023;
	ld.u16 	%rs2749, [%rd9024];
	cvt.u32.u16	%r9640, %rs2749;
	add.s32 	%r9641, %r9639, %r9640;
	cvt.s64.s32	%rd9025, %r9641;
	shl.b64 	%rd9026, %rd9025, 2;
	add.s64 	%rd9027, %rd13, %rd9026;
	ld.f32 	%f1522, [%rd9027];
	add.u64 	%rd9028, %SP, 1016;
	add.u64 	%rd9029, %SP, 1032;
	// Callseq Start 279
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9028;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9029;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8952;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8953;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1511;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1512;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1513;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1514;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1515;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1516;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1517;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1518;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1519;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1520;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1521;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1522;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 279
tmp1345:

BB46_538:
	.loc	1 408 1
	cvt.u32.u16	%r9642, %rs10;
	ld.u16 	%rs2750, [%SP+16];
	cvt.u32.u16	%r9643, %rs2750;
	mul.lo.s32 	%r9644, %r9643, 6;
	add.s32 	%r9645, %r9642, %r9644;
	cvt.s64.s32	%rd9030, %r9645;
	shl.b64 	%rd9031, %rd9030, 1;
	mov.u64 	%rd9032, cBoolModel;
	cvta.const.u64 	%rd9033, %rd9032;
	add.s64 	%rd9034, %rd9033, %rd9031;
	ld.u16 	%rs2751, [%rd9034];
	setp.ne.s16	%p534, %rs2751, 0;
	not.pred 	%p535, %p534;
	@%p535 bra 	BB46_540;
	bra.uni 	BB46_539;

BB46_539:
	.loc	1 408 1
tmp1346:
	cvt.u32.u16	%r9646, %rs1;
	cvt.u32.u16	%r9647, %rs30;
	mul.lo.s32 	%r9648, %r9646, %r9647;
	ld.u16 	%rs2752, [%SP+42];
	cvt.u32.u16	%r9649, %rs2752;
	mul.lo.s32 	%r9650, %r9649, 28;
	add.s32 	%r9651, %r9648, %r9650;
	cvt.u64.u16	%rd9035, %rs10;
	mov.u64 	%rd9036, cSegToComp;
	cvta.const.u64 	%rd9037, %rd9036;
	shl.b64 	%rd9038, %rd9035, 1;
	add.s64 	%rd9039, %rd9037, %rd9038;
	ld.u16 	%rs2753, [%rd9039];
	cvt.u32.u16	%r9652, %rs2753;
	add.s32 	%r9653, %r9651, %r9652;
	cvt.s64.s32	%rd9040, %r9653;
	shl.b64 	%rd9041, %rd9040, 2;
	add.s64 	%rd9042, %rd13, %rd9041;
	ld.f32 	%f1523, [%rd9042];
	cvt.u32.u16	%r9654, %rs1;
	cvt.u32.u16	%r9655, %rs30;
	mul.lo.s32 	%r9656, %r9654, %r9655;
	ld.u16 	%rs2754, [%SP+42];
	cvt.u32.u16	%r9657, %rs2754;
	mul.lo.s32 	%r9658, %r9657, 29;
	add.s32 	%r9659, %r9656, %r9658;
	cvt.u64.u16	%rd9043, %rs10;
	shl.b64 	%rd9044, %rd9043, 1;
	add.s64 	%rd9045, %rd9037, %rd9044;
	ld.u16 	%rs2755, [%rd9045];
	cvt.u32.u16	%r9660, %rs2755;
	add.s32 	%r9661, %r9659, %r9660;
	cvt.s64.s32	%rd9046, %r9661;
	shl.b64 	%rd9047, %rd9046, 2;
	add.s64 	%rd9048, %rd13, %rd9047;
	ld.f32 	%f1524, [%rd9048];
	add.u64 	%rd9049, %SP, 1016;
	add.u64 	%rd9050, %SP, 1032;
	// Callseq Start 280
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9049;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9050;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2208;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1523;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1524;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 280
tmp1347:

BB46_540:
	.loc	1 408 1
	cvt.u32.u16	%r9662, %rs11;
	ld.u16 	%rs2756, [%SP+16];
	cvt.u32.u16	%r9663, %rs2756;
	mul.lo.s32 	%r9664, %r9663, 0;
	add.s32 	%r9665, %r9662, %r9664;
	cvt.s64.s32	%rd9051, %r9665;
	shl.b64 	%rd9052, %rd9051, 1;
	mov.u64 	%rd9053, cBoolModel;
	cvta.const.u64 	%rd9054, %rd9053;
	add.s64 	%rd9055, %rd9054, %rd9052;
	ld.u16 	%rs2757, [%rd9055];
	setp.ne.s16	%p536, %rs2757, 0;
	not.pred 	%p537, %p536;
	@%p537 bra 	BB46_542;
	bra.uni 	BB46_541;

BB46_541:
	add.u64 	%rd9056, %SP, 660;
	.loc	1 408 1
tmp1348:
	add.s64 	%rd9057, %rd9056, 4;
	cvt.u32.u16	%r9666, %rs1;
	cvt.u32.u16	%r9667, %rs30;
	mul.lo.s32 	%r9668, %r9666, %r9667;
	ld.u16 	%rs2758, [%SP+42];
	cvt.u32.u16	%r9669, %rs2758;
	mul.lo.s32 	%r9670, %r9669, 0;
	add.s32 	%r9671, %r9668, %r9670;
	cvt.u64.u16	%rd9058, %rs11;
	mov.u64 	%rd9059, cSegToComp;
	cvta.const.u64 	%rd9060, %rd9059;
	shl.b64 	%rd9061, %rd9058, 1;
	add.s64 	%rd9062, %rd9060, %rd9061;
	ld.u16 	%rs2759, [%rd9062];
	cvt.u32.u16	%r9672, %rs2759;
	add.s32 	%r9673, %r9671, %r9672;
	cvt.s64.s32	%rd9063, %r9673;
	shl.b64 	%rd9064, %rd9063, 2;
	add.s64 	%rd9065, %rd13, %rd9064;
	ld.f32 	%f1525, [%rd9065];
	cvt.u32.u16	%r9674, %rs1;
	cvt.u32.u16	%r9675, %rs30;
	mul.lo.s32 	%r9676, %r9674, %r9675;
	ld.u16 	%rs2760, [%SP+42];
	cvt.u32.u16	%r9677, %rs2760;
	mul.lo.s32 	%r9678, %r9677, 1;
	add.s32 	%r9679, %r9676, %r9678;
	cvt.u64.u16	%rd9066, %rs11;
	shl.b64 	%rd9067, %rd9066, 1;
	add.s64 	%rd9068, %rd9060, %rd9067;
	ld.u16 	%rs2761, [%rd9068];
	cvt.u32.u16	%r9680, %rs2761;
	add.s32 	%r9681, %r9679, %r9680;
	cvt.s64.s32	%rd9069, %r9681;
	shl.b64 	%rd9070, %rd9069, 2;
	add.s64 	%rd9071, %rd13, %rd9070;
	ld.f32 	%f1526, [%rd9071];
	ld.f32 	%f1527, [%SP+692];
	add.s64 	%rd9072, %rd9056, 36;
	add.u64 	%rd9073, %SP, 1040;
	add.u64 	%rd9074, %SP, 1056;
	// Callseq Start 281
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9073;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9074;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9056;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9057;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1525;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1526;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1527;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd9072;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 281
tmp1349:

BB46_542:
	.loc	1 408 1
	cvt.u32.u16	%r9682, %rs11;
	ld.u16 	%rs2762, [%SP+16];
	cvt.u32.u16	%r9683, %rs2762;
	mul.lo.s32 	%r9684, %r9683, 1;
	add.s32 	%r9685, %r9682, %r9684;
	cvt.s64.s32	%rd9075, %r9685;
	shl.b64 	%rd9076, %rd9075, 1;
	mov.u64 	%rd9077, cBoolModel;
	cvta.const.u64 	%rd9078, %rd9077;
	add.s64 	%rd9079, %rd9078, %rd9076;
	ld.u16 	%rs2763, [%rd9079];
	setp.ne.s16	%p538, %rs2763, 0;
	not.pred 	%p539, %p538;
	@%p539 bra 	BB46_544;
	bra.uni 	BB46_543;

BB46_543:
	add.u64 	%rd9080, %SP, 660;
	.loc	1 408 1
tmp1350:
	add.s64 	%rd9081, %rd9080, 8;
	ld.f32 	%f1528, [%SP+696];
	add.s64 	%rd9082, %rd9080, 32;
	add.u64 	%rd9083, %SP, 1040;
	add.u64 	%rd9084, %SP, 1056;
	// Callseq Start 282
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9083;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9084;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9081;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1528;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd9082;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 282
tmp1351:

BB46_544:
	.loc	1 408 1
	cvt.u32.u16	%r9686, %rs11;
	ld.u16 	%rs2764, [%SP+16];
	cvt.u32.u16	%r9687, %rs2764;
	mul.lo.s32 	%r9688, %r9687, 2;
	add.s32 	%r9689, %r9686, %r9688;
	cvt.s64.s32	%rd9085, %r9689;
	shl.b64 	%rd9086, %rd9085, 1;
	mov.u64 	%rd9087, cBoolModel;
	cvta.const.u64 	%rd9088, %rd9087;
	add.s64 	%rd9089, %rd9088, %rd9086;
	ld.u16 	%rs2765, [%rd9089];
	setp.ne.s16	%p540, %rs2765, 0;
	not.pred 	%p541, %p540;
	@%p541 bra 	BB46_546;
	bra.uni 	BB46_545;

BB46_545:
	add.u64 	%rd9090, %SP, 660;
	.loc	1 408 1
tmp1352:
	add.s64 	%rd9091, %rd9090, 12;
	cvt.u32.u16	%r9690, %rs1;
	cvt.u32.u16	%r9691, %rs30;
	mul.lo.s32 	%r9692, %r9690, %r9691;
	ld.u16 	%rs2766, [%SP+42];
	cvt.u32.u16	%r9693, %rs2766;
	mul.lo.s32 	%r9694, %r9693, 2;
	add.s32 	%r9695, %r9692, %r9694;
	cvt.u64.u16	%rd9092, %rs11;
	mov.u64 	%rd9093, cSegToComp;
	cvta.const.u64 	%rd9094, %rd9093;
	shl.b64 	%rd9095, %rd9092, 1;
	add.s64 	%rd9096, %rd9094, %rd9095;
	ld.u16 	%rs2767, [%rd9096];
	cvt.u32.u16	%r9696, %rs2767;
	add.s32 	%r9697, %r9695, %r9696;
	cvt.s64.s32	%rd9097, %r9697;
	shl.b64 	%rd9098, %rd9097, 2;
	add.s64 	%rd9099, %rd13, %rd9098;
	ld.f32 	%f1529, [%rd9099];
	cvt.u32.u16	%r9698, %rs1;
	cvt.u32.u16	%r9699, %rs30;
	mul.lo.s32 	%r9700, %r9698, %r9699;
	ld.u16 	%rs2768, [%SP+42];
	cvt.u32.u16	%r9701, %rs2768;
	mul.lo.s32 	%r9702, %r9701, 3;
	add.s32 	%r9703, %r9700, %r9702;
	cvt.u64.u16	%rd9100, %rs11;
	shl.b64 	%rd9101, %rd9100, 1;
	add.s64 	%rd9102, %rd9094, %rd9101;
	ld.u16 	%rs2769, [%rd9102];
	cvt.u32.u16	%r9704, %rs2769;
	add.s32 	%r9705, %r9703, %r9704;
	cvt.s64.s32	%rd9103, %r9705;
	shl.b64 	%rd9104, %rd9103, 2;
	add.s64 	%rd9105, %rd13, %rd9104;
	ld.f32 	%f1530, [%rd9105];
	cvt.u32.u16	%r9706, %rs1;
	cvt.u32.u16	%r9707, %rs30;
	mul.lo.s32 	%r9708, %r9706, %r9707;
	ld.u16 	%rs2770, [%SP+42];
	cvt.u32.u16	%r9709, %rs2770;
	mul.lo.s32 	%r9710, %r9709, 4;
	add.s32 	%r9711, %r9708, %r9710;
	cvt.u64.u16	%rd9106, %rs11;
	shl.b64 	%rd9107, %rd9106, 1;
	add.s64 	%rd9108, %rd9094, %rd9107;
	ld.u16 	%rs2771, [%rd9108];
	cvt.u32.u16	%r9712, %rs2771;
	add.s32 	%r9713, %r9711, %r9712;
	cvt.s64.s32	%rd9109, %r9713;
	shl.b64 	%rd9110, %rd9109, 2;
	add.s64 	%rd9111, %rd13, %rd9110;
	ld.f32 	%f1531, [%rd9111];
	cvt.u32.u16	%r9714, %rs1;
	cvt.u32.u16	%r9715, %rs30;
	mul.lo.s32 	%r9716, %r9714, %r9715;
	ld.u16 	%rs2772, [%SP+42];
	cvt.u32.u16	%r9717, %rs2772;
	mul.lo.s32 	%r9718, %r9717, 5;
	add.s32 	%r9719, %r9716, %r9718;
	cvt.u64.u16	%rd9112, %rs11;
	shl.b64 	%rd9113, %rd9112, 1;
	add.s64 	%rd9114, %rd9094, %rd9113;
	ld.u16 	%rs2773, [%rd9114];
	cvt.u32.u16	%r9720, %rs2773;
	add.s32 	%r9721, %r9719, %r9720;
	cvt.s64.s32	%rd9115, %r9721;
	shl.b64 	%rd9116, %rd9115, 2;
	add.s64 	%rd9117, %rd13, %rd9116;
	ld.f32 	%f1532, [%rd9117];
	ld.f32 	%f1533, [%SP+692];
	add.u64 	%rd9118, %SP, 1040;
	add.u64 	%rd9119, %SP, 1056;
	// Callseq Start 283
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9118;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9119;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9091;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1529;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1530;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1531;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1532;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1533;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 283
tmp1353:

BB46_546:
	.loc	1 408 1
	cvt.u32.u16	%r9722, %rs11;
	ld.u16 	%rs2774, [%SP+16];
	cvt.u32.u16	%r9723, %rs2774;
	mul.lo.s32 	%r9724, %r9723, 3;
	add.s32 	%r9725, %r9722, %r9724;
	cvt.s64.s32	%rd9120, %r9725;
	shl.b64 	%rd9121, %rd9120, 1;
	mov.u64 	%rd9122, cBoolModel;
	cvta.const.u64 	%rd9123, %rd9122;
	add.s64 	%rd9124, %rd9123, %rd9121;
	ld.u16 	%rs2775, [%rd9124];
	setp.ne.s16	%p542, %rs2775, 0;
	not.pred 	%p543, %p542;
	@%p543 bra 	BB46_548;
	bra.uni 	BB46_547;

BB46_547:
	add.u64 	%rd9125, %SP, 660;
	.loc	1 408 1
tmp1354:
	add.s64 	%rd9126, %rd9125, 16;
	cvt.u32.u16	%r9726, %rs1;
	cvt.u32.u16	%r9727, %rs30;
	mul.lo.s32 	%r9728, %r9726, %r9727;
	ld.u16 	%rs2776, [%SP+42];
	cvt.u32.u16	%r9729, %rs2776;
	mul.lo.s32 	%r9730, %r9729, 6;
	add.s32 	%r9731, %r9728, %r9730;
	cvt.u64.u16	%rd9127, %rs11;
	mov.u64 	%rd9128, cSegToComp;
	cvta.const.u64 	%rd9129, %rd9128;
	shl.b64 	%rd9130, %rd9127, 1;
	add.s64 	%rd9131, %rd9129, %rd9130;
	ld.u16 	%rs2777, [%rd9131];
	cvt.u32.u16	%r9732, %rs2777;
	add.s32 	%r9733, %r9731, %r9732;
	cvt.s64.s32	%rd9132, %r9733;
	shl.b64 	%rd9133, %rd9132, 2;
	add.s64 	%rd9134, %rd13, %rd9133;
	ld.f32 	%f1534, [%rd9134];
	cvt.u32.u16	%r9734, %rs1;
	cvt.u32.u16	%r9735, %rs30;
	mul.lo.s32 	%r9736, %r9734, %r9735;
	ld.u16 	%rs2778, [%SP+42];
	cvt.u32.u16	%r9737, %rs2778;
	mul.lo.s32 	%r9738, %r9737, 7;
	add.s32 	%r9739, %r9736, %r9738;
	cvt.u64.u16	%rd9135, %rs11;
	shl.b64 	%rd9136, %rd9135, 1;
	add.s64 	%rd9137, %rd9129, %rd9136;
	ld.u16 	%rs2779, [%rd9137];
	cvt.u32.u16	%r9740, %rs2779;
	add.s32 	%r9741, %r9739, %r9740;
	cvt.s64.s32	%rd9138, %r9741;
	shl.b64 	%rd9139, %rd9138, 2;
	add.s64 	%rd9140, %rd13, %rd9139;
	ld.f32 	%f1535, [%rd9140];
	cvt.u32.u16	%r9742, %rs1;
	cvt.u32.u16	%r9743, %rs30;
	mul.lo.s32 	%r9744, %r9742, %r9743;
	ld.u16 	%rs2780, [%SP+42];
	cvt.u32.u16	%r9745, %rs2780;
	mul.lo.s32 	%r9746, %r9745, 8;
	add.s32 	%r9747, %r9744, %r9746;
	cvt.u64.u16	%rd9141, %rs11;
	shl.b64 	%rd9142, %rd9141, 1;
	add.s64 	%rd9143, %rd9129, %rd9142;
	ld.u16 	%rs2781, [%rd9143];
	cvt.u32.u16	%r9748, %rs2781;
	add.s32 	%r9749, %r9747, %r9748;
	cvt.s64.s32	%rd9144, %r9749;
	shl.b64 	%rd9145, %rd9144, 2;
	add.s64 	%rd9146, %rd13, %rd9145;
	ld.f32 	%f1536, [%rd9146];
	cvt.u32.u16	%r9750, %rs1;
	cvt.u32.u16	%r9751, %rs30;
	mul.lo.s32 	%r9752, %r9750, %r9751;
	ld.u16 	%rs2782, [%SP+42];
	cvt.u32.u16	%r9753, %rs2782;
	mul.lo.s32 	%r9754, %r9753, 9;
	add.s32 	%r9755, %r9752, %r9754;
	cvt.u64.u16	%rd9147, %rs11;
	shl.b64 	%rd9148, %rd9147, 1;
	add.s64 	%rd9149, %rd9129, %rd9148;
	ld.u16 	%rs2783, [%rd9149];
	cvt.u32.u16	%r9756, %rs2783;
	add.s32 	%r9757, %r9755, %r9756;
	cvt.s64.s32	%rd9150, %r9757;
	shl.b64 	%rd9151, %rd9150, 2;
	add.s64 	%rd9152, %rd13, %rd9151;
	ld.f32 	%f1537, [%rd9152];
	cvt.u32.u16	%r9758, %rs1;
	cvt.u32.u16	%r9759, %rs30;
	mul.lo.s32 	%r9760, %r9758, %r9759;
	ld.u16 	%rs2784, [%SP+42];
	cvt.u32.u16	%r9761, %rs2784;
	mul.lo.s32 	%r9762, %r9761, 10;
	add.s32 	%r9763, %r9760, %r9762;
	cvt.u64.u16	%rd9153, %rs11;
	shl.b64 	%rd9154, %rd9153, 1;
	add.s64 	%rd9155, %rd9129, %rd9154;
	ld.u16 	%rs2785, [%rd9155];
	cvt.u32.u16	%r9764, %rs2785;
	add.s32 	%r9765, %r9763, %r9764;
	cvt.s64.s32	%rd9156, %r9765;
	shl.b64 	%rd9157, %rd9156, 2;
	add.s64 	%rd9158, %rd13, %rd9157;
	ld.f32 	%f1538, [%rd9158];
	add.u64 	%rd9159, %SP, 1040;
	add.u64 	%rd9160, %SP, 1056;
	// Callseq Start 284
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9159;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9160;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9126;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1534;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1535;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1536;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1537;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1538;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 284
tmp1355:

BB46_548:
	.loc	1 408 1
	cvt.u32.u16	%r9766, %rs11;
	ld.u16 	%rs2786, [%SP+16];
	cvt.u32.u16	%r9767, %rs2786;
	mul.lo.s32 	%r9768, %r9767, 4;
	add.s32 	%r9769, %r9766, %r9768;
	cvt.s64.s32	%rd9161, %r9769;
	shl.b64 	%rd9162, %rd9161, 1;
	mov.u64 	%rd9163, cBoolModel;
	cvta.const.u64 	%rd9164, %rd9163;
	add.s64 	%rd9165, %rd9164, %rd9162;
	ld.u16 	%rs2787, [%rd9165];
	setp.ne.s16	%p544, %rs2787, 0;
	not.pred 	%p545, %p544;
	@%p545 bra 	BB46_550;
	bra.uni 	BB46_549;

BB46_549:
	add.u64 	%rd9166, %SP, 660;
	.loc	1 408 1
tmp1356:
	add.s64 	%rd9167, %rd9166, 20;
	cvt.u32.u16	%r9770, %rs1;
	cvt.u32.u16	%r9771, %rs30;
	mul.lo.s32 	%r9772, %r9770, %r9771;
	ld.u16 	%rs2788, [%SP+42];
	cvt.u32.u16	%r9773, %rs2788;
	mul.lo.s32 	%r9774, %r9773, 11;
	add.s32 	%r9775, %r9772, %r9774;
	cvt.u64.u16	%rd9168, %rs11;
	mov.u64 	%rd9169, cSegToComp;
	cvta.const.u64 	%rd9170, %rd9169;
	shl.b64 	%rd9171, %rd9168, 1;
	add.s64 	%rd9172, %rd9170, %rd9171;
	ld.u16 	%rs2789, [%rd9172];
	cvt.u32.u16	%r9776, %rs2789;
	add.s32 	%r9777, %r9775, %r9776;
	cvt.s64.s32	%rd9173, %r9777;
	shl.b64 	%rd9174, %rd9173, 2;
	add.s64 	%rd9175, %rd13, %rd9174;
	ld.f32 	%f1539, [%rd9175];
	cvt.u32.u16	%r9778, %rs1;
	cvt.u32.u16	%r9779, %rs30;
	mul.lo.s32 	%r9780, %r9778, %r9779;
	ld.u16 	%rs2790, [%SP+42];
	cvt.u32.u16	%r9781, %rs2790;
	mul.lo.s32 	%r9782, %r9781, 12;
	add.s32 	%r9783, %r9780, %r9782;
	cvt.u64.u16	%rd9176, %rs11;
	shl.b64 	%rd9177, %rd9176, 1;
	add.s64 	%rd9178, %rd9170, %rd9177;
	ld.u16 	%rs2791, [%rd9178];
	cvt.u32.u16	%r9784, %rs2791;
	add.s32 	%r9785, %r9783, %r9784;
	cvt.s64.s32	%rd9179, %r9785;
	shl.b64 	%rd9180, %rd9179, 2;
	add.s64 	%rd9181, %rd13, %rd9180;
	ld.f32 	%f1540, [%rd9181];
	cvt.u32.u16	%r9786, %rs1;
	cvt.u32.u16	%r9787, %rs30;
	mul.lo.s32 	%r9788, %r9786, %r9787;
	ld.u16 	%rs2792, [%SP+42];
	cvt.u32.u16	%r9789, %rs2792;
	mul.lo.s32 	%r9790, %r9789, 13;
	add.s32 	%r9791, %r9788, %r9790;
	cvt.u64.u16	%rd9182, %rs11;
	shl.b64 	%rd9183, %rd9182, 1;
	add.s64 	%rd9184, %rd9170, %rd9183;
	ld.u16 	%rs2793, [%rd9184];
	cvt.u32.u16	%r9792, %rs2793;
	add.s32 	%r9793, %r9791, %r9792;
	cvt.s64.s32	%rd9185, %r9793;
	shl.b64 	%rd9186, %rd9185, 2;
	add.s64 	%rd9187, %rd13, %rd9186;
	ld.f32 	%f1541, [%rd9187];
	cvt.u32.u16	%r9794, %rs1;
	cvt.u32.u16	%r9795, %rs30;
	mul.lo.s32 	%r9796, %r9794, %r9795;
	ld.u16 	%rs2794, [%SP+42];
	cvt.u32.u16	%r9797, %rs2794;
	mul.lo.s32 	%r9798, %r9797, 14;
	add.s32 	%r9799, %r9796, %r9798;
	cvt.u64.u16	%rd9188, %rs11;
	shl.b64 	%rd9189, %rd9188, 1;
	add.s64 	%rd9190, %rd9170, %rd9189;
	ld.u16 	%rs2795, [%rd9190];
	cvt.u32.u16	%r9800, %rs2795;
	add.s32 	%r9801, %r9799, %r9800;
	cvt.s64.s32	%rd9191, %r9801;
	shl.b64 	%rd9192, %rd9191, 2;
	add.s64 	%rd9193, %rd13, %rd9192;
	ld.f32 	%f1542, [%rd9193];
	cvt.u32.u16	%r9802, %rs1;
	cvt.u32.u16	%r9803, %rs30;
	mul.lo.s32 	%r9804, %r9802, %r9803;
	ld.u16 	%rs2796, [%SP+42];
	cvt.u32.u16	%r9805, %rs2796;
	mul.lo.s32 	%r9806, %r9805, 15;
	add.s32 	%r9807, %r9804, %r9806;
	cvt.u64.u16	%rd9194, %rs11;
	shl.b64 	%rd9195, %rd9194, 1;
	add.s64 	%rd9196, %rd9170, %rd9195;
	ld.u16 	%rs2797, [%rd9196];
	cvt.u32.u16	%r9808, %rs2797;
	add.s32 	%r9809, %r9807, %r9808;
	cvt.s64.s32	%rd9197, %r9809;
	shl.b64 	%rd9198, %rd9197, 2;
	add.s64 	%rd9199, %rd13, %rd9198;
	ld.f32 	%f1543, [%rd9199];
	add.u64 	%rd9200, %SP, 1040;
	add.u64 	%rd9201, %SP, 1056;
	// Callseq Start 285
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9200;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9201;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9167;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1539;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1540;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1541;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1542;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1543;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 285
tmp1357:

BB46_550:
	.loc	1 408 1
	cvt.u32.u16	%r9810, %rs11;
	ld.u16 	%rs2798, [%SP+16];
	cvt.u32.u16	%r9811, %rs2798;
	mul.lo.s32 	%r9812, %r9811, 5;
	add.s32 	%r9813, %r9810, %r9812;
	cvt.s64.s32	%rd9202, %r9813;
	shl.b64 	%rd9203, %rd9202, 1;
	mov.u64 	%rd9204, cBoolModel;
	cvta.const.u64 	%rd9205, %rd9204;
	add.s64 	%rd9206, %rd9205, %rd9203;
	ld.u16 	%rs2799, [%rd9206];
	setp.ne.s16	%p546, %rs2799, 0;
	not.pred 	%p547, %p546;
	@%p547 bra 	BB46_552;
	bra.uni 	BB46_551;

BB46_551:
	add.u64 	%rd9207, %SP, 660;
	.loc	1 408 1
tmp1358:
	add.s64 	%rd9208, %rd9207, 24;
	add.s64 	%rd9209, %rd9207, 28;
	cvt.u32.u16	%r9814, %rs1;
	cvt.u32.u16	%r9815, %rs30;
	mul.lo.s32 	%r9816, %r9814, %r9815;
	ld.u16 	%rs2800, [%SP+42];
	cvt.u32.u16	%r9817, %rs2800;
	mul.lo.s32 	%r9818, %r9817, 16;
	add.s32 	%r9819, %r9816, %r9818;
	cvt.u64.u16	%rd9210, %rs11;
	mov.u64 	%rd9211, cSegToComp;
	cvta.const.u64 	%rd9212, %rd9211;
	shl.b64 	%rd9213, %rd9210, 1;
	add.s64 	%rd9214, %rd9212, %rd9213;
	ld.u16 	%rs2801, [%rd9214];
	cvt.u32.u16	%r9820, %rs2801;
	add.s32 	%r9821, %r9819, %r9820;
	cvt.s64.s32	%rd9215, %r9821;
	shl.b64 	%rd9216, %rd9215, 2;
	add.s64 	%rd9217, %rd13, %rd9216;
	ld.f32 	%f1544, [%rd9217];
	cvt.u32.u16	%r9822, %rs1;
	cvt.u32.u16	%r9823, %rs30;
	mul.lo.s32 	%r9824, %r9822, %r9823;
	ld.u16 	%rs2802, [%SP+42];
	cvt.u32.u16	%r9825, %rs2802;
	mul.lo.s32 	%r9826, %r9825, 17;
	add.s32 	%r9827, %r9824, %r9826;
	cvt.u64.u16	%rd9218, %rs11;
	shl.b64 	%rd9219, %rd9218, 1;
	add.s64 	%rd9220, %rd9212, %rd9219;
	ld.u16 	%rs2803, [%rd9220];
	cvt.u32.u16	%r9828, %rs2803;
	add.s32 	%r9829, %r9827, %r9828;
	cvt.s64.s32	%rd9221, %r9829;
	shl.b64 	%rd9222, %rd9221, 2;
	add.s64 	%rd9223, %rd13, %rd9222;
	ld.f32 	%f1545, [%rd9223];
	cvt.u32.u16	%r9830, %rs1;
	cvt.u32.u16	%r9831, %rs30;
	mul.lo.s32 	%r9832, %r9830, %r9831;
	ld.u16 	%rs2804, [%SP+42];
	cvt.u32.u16	%r9833, %rs2804;
	mul.lo.s32 	%r9834, %r9833, 18;
	add.s32 	%r9835, %r9832, %r9834;
	cvt.u64.u16	%rd9224, %rs11;
	shl.b64 	%rd9225, %rd9224, 1;
	add.s64 	%rd9226, %rd9212, %rd9225;
	ld.u16 	%rs2805, [%rd9226];
	cvt.u32.u16	%r9836, %rs2805;
	add.s32 	%r9837, %r9835, %r9836;
	cvt.s64.s32	%rd9227, %r9837;
	shl.b64 	%rd9228, %rd9227, 2;
	add.s64 	%rd9229, %rd13, %rd9228;
	ld.f32 	%f1546, [%rd9229];
	cvt.u32.u16	%r9838, %rs1;
	cvt.u32.u16	%r9839, %rs30;
	mul.lo.s32 	%r9840, %r9838, %r9839;
	ld.u16 	%rs2806, [%SP+42];
	cvt.u32.u16	%r9841, %rs2806;
	mul.lo.s32 	%r9842, %r9841, 19;
	add.s32 	%r9843, %r9840, %r9842;
	cvt.u64.u16	%rd9230, %rs11;
	shl.b64 	%rd9231, %rd9230, 1;
	add.s64 	%rd9232, %rd9212, %rd9231;
	ld.u16 	%rs2807, [%rd9232];
	cvt.u32.u16	%r9844, %rs2807;
	add.s32 	%r9845, %r9843, %r9844;
	cvt.s64.s32	%rd9233, %r9845;
	shl.b64 	%rd9234, %rd9233, 2;
	add.s64 	%rd9235, %rd13, %rd9234;
	ld.f32 	%f1547, [%rd9235];
	cvt.u32.u16	%r9846, %rs1;
	cvt.u32.u16	%r9847, %rs30;
	mul.lo.s32 	%r9848, %r9846, %r9847;
	ld.u16 	%rs2808, [%SP+42];
	cvt.u32.u16	%r9849, %rs2808;
	mul.lo.s32 	%r9850, %r9849, 20;
	add.s32 	%r9851, %r9848, %r9850;
	cvt.u64.u16	%rd9236, %rs11;
	shl.b64 	%rd9237, %rd9236, 1;
	add.s64 	%rd9238, %rd9212, %rd9237;
	ld.u16 	%rs2809, [%rd9238];
	cvt.u32.u16	%r9852, %rs2809;
	add.s32 	%r9853, %r9851, %r9852;
	cvt.s64.s32	%rd9239, %r9853;
	shl.b64 	%rd9240, %rd9239, 2;
	add.s64 	%rd9241, %rd13, %rd9240;
	ld.f32 	%f1548, [%rd9241];
	cvt.u32.u16	%r9854, %rs1;
	cvt.u32.u16	%r9855, %rs30;
	mul.lo.s32 	%r9856, %r9854, %r9855;
	ld.u16 	%rs2810, [%SP+42];
	cvt.u32.u16	%r9857, %rs2810;
	mul.lo.s32 	%r9858, %r9857, 21;
	add.s32 	%r9859, %r9856, %r9858;
	cvt.u64.u16	%rd9242, %rs11;
	shl.b64 	%rd9243, %rd9242, 1;
	add.s64 	%rd9244, %rd9212, %rd9243;
	ld.u16 	%rs2811, [%rd9244];
	cvt.u32.u16	%r9860, %rs2811;
	add.s32 	%r9861, %r9859, %r9860;
	cvt.s64.s32	%rd9245, %r9861;
	shl.b64 	%rd9246, %rd9245, 2;
	add.s64 	%rd9247, %rd13, %rd9246;
	ld.f32 	%f1549, [%rd9247];
	cvt.u32.u16	%r9862, %rs1;
	cvt.u32.u16	%r9863, %rs30;
	mul.lo.s32 	%r9864, %r9862, %r9863;
	ld.u16 	%rs2812, [%SP+42];
	cvt.u32.u16	%r9865, %rs2812;
	mul.lo.s32 	%r9866, %r9865, 22;
	add.s32 	%r9867, %r9864, %r9866;
	cvt.u64.u16	%rd9248, %rs11;
	shl.b64 	%rd9249, %rd9248, 1;
	add.s64 	%rd9250, %rd9212, %rd9249;
	ld.u16 	%rs2813, [%rd9250];
	cvt.u32.u16	%r9868, %rs2813;
	add.s32 	%r9869, %r9867, %r9868;
	cvt.s64.s32	%rd9251, %r9869;
	shl.b64 	%rd9252, %rd9251, 2;
	add.s64 	%rd9253, %rd13, %rd9252;
	ld.f32 	%f1550, [%rd9253];
	cvt.u32.u16	%r9870, %rs1;
	cvt.u32.u16	%r9871, %rs30;
	mul.lo.s32 	%r9872, %r9870, %r9871;
	ld.u16 	%rs2814, [%SP+42];
	cvt.u32.u16	%r9873, %rs2814;
	mul.lo.s32 	%r9874, %r9873, 23;
	add.s32 	%r9875, %r9872, %r9874;
	cvt.u64.u16	%rd9254, %rs11;
	shl.b64 	%rd9255, %rd9254, 1;
	add.s64 	%rd9256, %rd9212, %rd9255;
	ld.u16 	%rs2815, [%rd9256];
	cvt.u32.u16	%r9876, %rs2815;
	add.s32 	%r9877, %r9875, %r9876;
	cvt.s64.s32	%rd9257, %r9877;
	shl.b64 	%rd9258, %rd9257, 2;
	add.s64 	%rd9259, %rd13, %rd9258;
	ld.f32 	%f1551, [%rd9259];
	cvt.u32.u16	%r9878, %rs1;
	cvt.u32.u16	%r9879, %rs30;
	mul.lo.s32 	%r9880, %r9878, %r9879;
	ld.u16 	%rs2816, [%SP+42];
	cvt.u32.u16	%r9881, %rs2816;
	mul.lo.s32 	%r9882, %r9881, 24;
	add.s32 	%r9883, %r9880, %r9882;
	cvt.u64.u16	%rd9260, %rs11;
	shl.b64 	%rd9261, %rd9260, 1;
	add.s64 	%rd9262, %rd9212, %rd9261;
	ld.u16 	%rs2817, [%rd9262];
	cvt.u32.u16	%r9884, %rs2817;
	add.s32 	%r9885, %r9883, %r9884;
	cvt.s64.s32	%rd9263, %r9885;
	shl.b64 	%rd9264, %rd9263, 2;
	add.s64 	%rd9265, %rd13, %rd9264;
	ld.f32 	%f1552, [%rd9265];
	cvt.u32.u16	%r9886, %rs1;
	cvt.u32.u16	%r9887, %rs30;
	mul.lo.s32 	%r9888, %r9886, %r9887;
	ld.u16 	%rs2818, [%SP+42];
	cvt.u32.u16	%r9889, %rs2818;
	mul.lo.s32 	%r9890, %r9889, 25;
	add.s32 	%r9891, %r9888, %r9890;
	cvt.u64.u16	%rd9266, %rs11;
	shl.b64 	%rd9267, %rd9266, 1;
	add.s64 	%rd9268, %rd9212, %rd9267;
	ld.u16 	%rs2819, [%rd9268];
	cvt.u32.u16	%r9892, %rs2819;
	add.s32 	%r9893, %r9891, %r9892;
	cvt.s64.s32	%rd9269, %r9893;
	shl.b64 	%rd9270, %rd9269, 2;
	add.s64 	%rd9271, %rd13, %rd9270;
	ld.f32 	%f1553, [%rd9271];
	cvt.u32.u16	%r9894, %rs1;
	cvt.u32.u16	%r9895, %rs30;
	mul.lo.s32 	%r9896, %r9894, %r9895;
	ld.u16 	%rs2820, [%SP+42];
	cvt.u32.u16	%r9897, %rs2820;
	mul.lo.s32 	%r9898, %r9897, 26;
	add.s32 	%r9899, %r9896, %r9898;
	cvt.u64.u16	%rd9272, %rs11;
	shl.b64 	%rd9273, %rd9272, 1;
	add.s64 	%rd9274, %rd9212, %rd9273;
	ld.u16 	%rs2821, [%rd9274];
	cvt.u32.u16	%r9900, %rs2821;
	add.s32 	%r9901, %r9899, %r9900;
	cvt.s64.s32	%rd9275, %r9901;
	shl.b64 	%rd9276, %rd9275, 2;
	add.s64 	%rd9277, %rd13, %rd9276;
	ld.f32 	%f1554, [%rd9277];
	cvt.u32.u16	%r9902, %rs1;
	cvt.u32.u16	%r9903, %rs30;
	mul.lo.s32 	%r9904, %r9902, %r9903;
	ld.u16 	%rs2822, [%SP+42];
	cvt.u32.u16	%r9905, %rs2822;
	mul.lo.s32 	%r9906, %r9905, 27;
	add.s32 	%r9907, %r9904, %r9906;
	cvt.u64.u16	%rd9278, %rs11;
	shl.b64 	%rd9279, %rd9278, 1;
	add.s64 	%rd9280, %rd9212, %rd9279;
	ld.u16 	%rs2823, [%rd9280];
	cvt.u32.u16	%r9908, %rs2823;
	add.s32 	%r9909, %r9907, %r9908;
	cvt.s64.s32	%rd9281, %r9909;
	shl.b64 	%rd9282, %rd9281, 2;
	add.s64 	%rd9283, %rd13, %rd9282;
	ld.f32 	%f1555, [%rd9283];
	add.u64 	%rd9284, %SP, 1040;
	add.u64 	%rd9285, %SP, 1056;
	// Callseq Start 286
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9284;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9285;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9208;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9209;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1544;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1545;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1546;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1547;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1548;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1549;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1550;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1551;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1552;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1553;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1554;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1555;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 286
tmp1359:

BB46_552:
	.loc	1 408 1
	cvt.u32.u16	%r9910, %rs11;
	ld.u16 	%rs2824, [%SP+16];
	cvt.u32.u16	%r9911, %rs2824;
	mul.lo.s32 	%r9912, %r9911, 6;
	add.s32 	%r9913, %r9910, %r9912;
	cvt.s64.s32	%rd9286, %r9913;
	shl.b64 	%rd9287, %rd9286, 1;
	mov.u64 	%rd9288, cBoolModel;
	cvta.const.u64 	%rd9289, %rd9288;
	add.s64 	%rd9290, %rd9289, %rd9287;
	ld.u16 	%rs2825, [%rd9290];
	setp.ne.s16	%p548, %rs2825, 0;
	not.pred 	%p549, %p548;
	@%p549 bra 	BB46_554;
	bra.uni 	BB46_553;

BB46_553:
	.loc	1 408 1
tmp1360:
	cvt.u32.u16	%r9914, %rs1;
	cvt.u32.u16	%r9915, %rs30;
	mul.lo.s32 	%r9916, %r9914, %r9915;
	ld.u16 	%rs2826, [%SP+42];
	cvt.u32.u16	%r9917, %rs2826;
	mul.lo.s32 	%r9918, %r9917, 28;
	add.s32 	%r9919, %r9916, %r9918;
	cvt.u64.u16	%rd9291, %rs11;
	mov.u64 	%rd9292, cSegToComp;
	cvta.const.u64 	%rd9293, %rd9292;
	shl.b64 	%rd9294, %rd9291, 1;
	add.s64 	%rd9295, %rd9293, %rd9294;
	ld.u16 	%rs2827, [%rd9295];
	cvt.u32.u16	%r9920, %rs2827;
	add.s32 	%r9921, %r9919, %r9920;
	cvt.s64.s32	%rd9296, %r9921;
	shl.b64 	%rd9297, %rd9296, 2;
	add.s64 	%rd9298, %rd13, %rd9297;
	ld.f32 	%f1556, [%rd9298];
	cvt.u32.u16	%r9922, %rs1;
	cvt.u32.u16	%r9923, %rs30;
	mul.lo.s32 	%r9924, %r9922, %r9923;
	ld.u16 	%rs2828, [%SP+42];
	cvt.u32.u16	%r9925, %rs2828;
	mul.lo.s32 	%r9926, %r9925, 29;
	add.s32 	%r9927, %r9924, %r9926;
	cvt.u64.u16	%rd9299, %rs11;
	shl.b64 	%rd9300, %rd9299, 1;
	add.s64 	%rd9301, %rd9293, %rd9300;
	ld.u16 	%rs2829, [%rd9301];
	cvt.u32.u16	%r9928, %rs2829;
	add.s32 	%r9929, %r9927, %r9928;
	cvt.s64.s32	%rd9302, %r9929;
	shl.b64 	%rd9303, %rd9302, 2;
	add.s64 	%rd9304, %rd13, %rd9303;
	ld.f32 	%f1557, [%rd9304];
	add.u64 	%rd9305, %SP, 1040;
	add.u64 	%rd9306, %SP, 1056;
	// Callseq Start 287
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9305;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9306;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2210;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1556;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1557;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 287
tmp1361:

BB46_554:
	.loc	1 408 1
	cvt.u32.u16	%r9930, %rs12;
	ld.u16 	%rs2830, [%SP+16];
	cvt.u32.u16	%r9931, %rs2830;
	mul.lo.s32 	%r9932, %r9931, 0;
	add.s32 	%r9933, %r9930, %r9932;
	cvt.s64.s32	%rd9307, %r9933;
	shl.b64 	%rd9308, %rd9307, 1;
	mov.u64 	%rd9309, cBoolModel;
	cvta.const.u64 	%rd9310, %rd9309;
	add.s64 	%rd9311, %rd9310, %rd9308;
	ld.u16 	%rs2831, [%rd9311];
	setp.ne.s16	%p550, %rs2831, 0;
	not.pred 	%p551, %p550;
	@%p551 bra 	BB46_556;
	bra.uni 	BB46_555;

BB46_555:
	add.u64 	%rd9312, %SP, 700;
	.loc	1 408 1
tmp1362:
	add.s64 	%rd9313, %rd9312, 4;
	cvt.u32.u16	%r9934, %rs1;
	cvt.u32.u16	%r9935, %rs30;
	mul.lo.s32 	%r9936, %r9934, %r9935;
	ld.u16 	%rs2832, [%SP+42];
	cvt.u32.u16	%r9937, %rs2832;
	mul.lo.s32 	%r9938, %r9937, 0;
	add.s32 	%r9939, %r9936, %r9938;
	cvt.u64.u16	%rd9314, %rs12;
	mov.u64 	%rd9315, cSegToComp;
	cvta.const.u64 	%rd9316, %rd9315;
	shl.b64 	%rd9317, %rd9314, 1;
	add.s64 	%rd9318, %rd9316, %rd9317;
	ld.u16 	%rs2833, [%rd9318];
	cvt.u32.u16	%r9940, %rs2833;
	add.s32 	%r9941, %r9939, %r9940;
	cvt.s64.s32	%rd9319, %r9941;
	shl.b64 	%rd9320, %rd9319, 2;
	add.s64 	%rd9321, %rd13, %rd9320;
	ld.f32 	%f1558, [%rd9321];
	cvt.u32.u16	%r9942, %rs1;
	cvt.u32.u16	%r9943, %rs30;
	mul.lo.s32 	%r9944, %r9942, %r9943;
	ld.u16 	%rs2834, [%SP+42];
	cvt.u32.u16	%r9945, %rs2834;
	mul.lo.s32 	%r9946, %r9945, 1;
	add.s32 	%r9947, %r9944, %r9946;
	cvt.u64.u16	%rd9322, %rs12;
	shl.b64 	%rd9323, %rd9322, 1;
	add.s64 	%rd9324, %rd9316, %rd9323;
	ld.u16 	%rs2835, [%rd9324];
	cvt.u32.u16	%r9948, %rs2835;
	add.s32 	%r9949, %r9947, %r9948;
	cvt.s64.s32	%rd9325, %r9949;
	shl.b64 	%rd9326, %rd9325, 2;
	add.s64 	%rd9327, %rd13, %rd9326;
	ld.f32 	%f1559, [%rd9327];
	ld.f32 	%f1560, [%SP+732];
	add.s64 	%rd9328, %rd9312, 36;
	add.u64 	%rd9329, %SP, 1064;
	add.u64 	%rd9330, %SP, 1080;
	// Callseq Start 288
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9329;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9330;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9312;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9313;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1558;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1559;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1560;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd9328;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 288
tmp1363:

BB46_556:
	.loc	1 408 1
	cvt.u32.u16	%r9950, %rs12;
	ld.u16 	%rs2836, [%SP+16];
	cvt.u32.u16	%r9951, %rs2836;
	mul.lo.s32 	%r9952, %r9951, 1;
	add.s32 	%r9953, %r9950, %r9952;
	cvt.s64.s32	%rd9331, %r9953;
	shl.b64 	%rd9332, %rd9331, 1;
	mov.u64 	%rd9333, cBoolModel;
	cvta.const.u64 	%rd9334, %rd9333;
	add.s64 	%rd9335, %rd9334, %rd9332;
	ld.u16 	%rs2837, [%rd9335];
	setp.ne.s16	%p552, %rs2837, 0;
	not.pred 	%p553, %p552;
	@%p553 bra 	BB46_558;
	bra.uni 	BB46_557;

BB46_557:
	add.u64 	%rd9336, %SP, 700;
	.loc	1 408 1
tmp1364:
	add.s64 	%rd9337, %rd9336, 8;
	ld.f32 	%f1561, [%SP+736];
	add.s64 	%rd9338, %rd9336, 32;
	add.u64 	%rd9339, %SP, 1064;
	add.u64 	%rd9340, %SP, 1080;
	// Callseq Start 289
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9339;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9340;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9337;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1561;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd9338;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 289
tmp1365:

BB46_558:
	.loc	1 408 1
	cvt.u32.u16	%r9954, %rs12;
	ld.u16 	%rs2838, [%SP+16];
	cvt.u32.u16	%r9955, %rs2838;
	mul.lo.s32 	%r9956, %r9955, 2;
	add.s32 	%r9957, %r9954, %r9956;
	cvt.s64.s32	%rd9341, %r9957;
	shl.b64 	%rd9342, %rd9341, 1;
	mov.u64 	%rd9343, cBoolModel;
	cvta.const.u64 	%rd9344, %rd9343;
	add.s64 	%rd9345, %rd9344, %rd9342;
	ld.u16 	%rs2839, [%rd9345];
	setp.ne.s16	%p554, %rs2839, 0;
	not.pred 	%p555, %p554;
	@%p555 bra 	BB46_560;
	bra.uni 	BB46_559;

BB46_559:
	add.u64 	%rd9346, %SP, 700;
	.loc	1 408 1
tmp1366:
	add.s64 	%rd9347, %rd9346, 12;
	cvt.u32.u16	%r9958, %rs1;
	cvt.u32.u16	%r9959, %rs30;
	mul.lo.s32 	%r9960, %r9958, %r9959;
	ld.u16 	%rs2840, [%SP+42];
	cvt.u32.u16	%r9961, %rs2840;
	mul.lo.s32 	%r9962, %r9961, 2;
	add.s32 	%r9963, %r9960, %r9962;
	cvt.u64.u16	%rd9348, %rs12;
	mov.u64 	%rd9349, cSegToComp;
	cvta.const.u64 	%rd9350, %rd9349;
	shl.b64 	%rd9351, %rd9348, 1;
	add.s64 	%rd9352, %rd9350, %rd9351;
	ld.u16 	%rs2841, [%rd9352];
	cvt.u32.u16	%r9964, %rs2841;
	add.s32 	%r9965, %r9963, %r9964;
	cvt.s64.s32	%rd9353, %r9965;
	shl.b64 	%rd9354, %rd9353, 2;
	add.s64 	%rd9355, %rd13, %rd9354;
	ld.f32 	%f1562, [%rd9355];
	cvt.u32.u16	%r9966, %rs1;
	cvt.u32.u16	%r9967, %rs30;
	mul.lo.s32 	%r9968, %r9966, %r9967;
	ld.u16 	%rs2842, [%SP+42];
	cvt.u32.u16	%r9969, %rs2842;
	mul.lo.s32 	%r9970, %r9969, 3;
	add.s32 	%r9971, %r9968, %r9970;
	cvt.u64.u16	%rd9356, %rs12;
	shl.b64 	%rd9357, %rd9356, 1;
	add.s64 	%rd9358, %rd9350, %rd9357;
	ld.u16 	%rs2843, [%rd9358];
	cvt.u32.u16	%r9972, %rs2843;
	add.s32 	%r9973, %r9971, %r9972;
	cvt.s64.s32	%rd9359, %r9973;
	shl.b64 	%rd9360, %rd9359, 2;
	add.s64 	%rd9361, %rd13, %rd9360;
	ld.f32 	%f1563, [%rd9361];
	cvt.u32.u16	%r9974, %rs1;
	cvt.u32.u16	%r9975, %rs30;
	mul.lo.s32 	%r9976, %r9974, %r9975;
	ld.u16 	%rs2844, [%SP+42];
	cvt.u32.u16	%r9977, %rs2844;
	mul.lo.s32 	%r9978, %r9977, 4;
	add.s32 	%r9979, %r9976, %r9978;
	cvt.u64.u16	%rd9362, %rs12;
	shl.b64 	%rd9363, %rd9362, 1;
	add.s64 	%rd9364, %rd9350, %rd9363;
	ld.u16 	%rs2845, [%rd9364];
	cvt.u32.u16	%r9980, %rs2845;
	add.s32 	%r9981, %r9979, %r9980;
	cvt.s64.s32	%rd9365, %r9981;
	shl.b64 	%rd9366, %rd9365, 2;
	add.s64 	%rd9367, %rd13, %rd9366;
	ld.f32 	%f1564, [%rd9367];
	cvt.u32.u16	%r9982, %rs1;
	cvt.u32.u16	%r9983, %rs30;
	mul.lo.s32 	%r9984, %r9982, %r9983;
	ld.u16 	%rs2846, [%SP+42];
	cvt.u32.u16	%r9985, %rs2846;
	mul.lo.s32 	%r9986, %r9985, 5;
	add.s32 	%r9987, %r9984, %r9986;
	cvt.u64.u16	%rd9368, %rs12;
	shl.b64 	%rd9369, %rd9368, 1;
	add.s64 	%rd9370, %rd9350, %rd9369;
	ld.u16 	%rs2847, [%rd9370];
	cvt.u32.u16	%r9988, %rs2847;
	add.s32 	%r9989, %r9987, %r9988;
	cvt.s64.s32	%rd9371, %r9989;
	shl.b64 	%rd9372, %rd9371, 2;
	add.s64 	%rd9373, %rd13, %rd9372;
	ld.f32 	%f1565, [%rd9373];
	ld.f32 	%f1566, [%SP+732];
	add.u64 	%rd9374, %SP, 1064;
	add.u64 	%rd9375, %SP, 1080;
	// Callseq Start 290
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9374;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9375;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9347;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1562;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1563;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1564;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1565;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1566;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 290
tmp1367:

BB46_560:
	.loc	1 408 1
	cvt.u32.u16	%r9990, %rs12;
	ld.u16 	%rs2848, [%SP+16];
	cvt.u32.u16	%r9991, %rs2848;
	mul.lo.s32 	%r9992, %r9991, 3;
	add.s32 	%r9993, %r9990, %r9992;
	cvt.s64.s32	%rd9376, %r9993;
	shl.b64 	%rd9377, %rd9376, 1;
	mov.u64 	%rd9378, cBoolModel;
	cvta.const.u64 	%rd9379, %rd9378;
	add.s64 	%rd9380, %rd9379, %rd9377;
	ld.u16 	%rs2849, [%rd9380];
	setp.ne.s16	%p556, %rs2849, 0;
	not.pred 	%p557, %p556;
	@%p557 bra 	BB46_562;
	bra.uni 	BB46_561;

BB46_561:
	add.u64 	%rd9381, %SP, 700;
	.loc	1 408 1
tmp1368:
	add.s64 	%rd9382, %rd9381, 16;
	cvt.u32.u16	%r9994, %rs1;
	cvt.u32.u16	%r9995, %rs30;
	mul.lo.s32 	%r9996, %r9994, %r9995;
	ld.u16 	%rs2850, [%SP+42];
	cvt.u32.u16	%r9997, %rs2850;
	mul.lo.s32 	%r9998, %r9997, 6;
	add.s32 	%r9999, %r9996, %r9998;
	cvt.u64.u16	%rd9383, %rs12;
	mov.u64 	%rd9384, cSegToComp;
	cvta.const.u64 	%rd9385, %rd9384;
	shl.b64 	%rd9386, %rd9383, 1;
	add.s64 	%rd9387, %rd9385, %rd9386;
	ld.u16 	%rs2851, [%rd9387];
	cvt.u32.u16	%r10000, %rs2851;
	add.s32 	%r10001, %r9999, %r10000;
	cvt.s64.s32	%rd9388, %r10001;
	shl.b64 	%rd9389, %rd9388, 2;
	add.s64 	%rd9390, %rd13, %rd9389;
	ld.f32 	%f1567, [%rd9390];
	cvt.u32.u16	%r10002, %rs1;
	cvt.u32.u16	%r10003, %rs30;
	mul.lo.s32 	%r10004, %r10002, %r10003;
	ld.u16 	%rs2852, [%SP+42];
	cvt.u32.u16	%r10005, %rs2852;
	mul.lo.s32 	%r10006, %r10005, 7;
	add.s32 	%r10007, %r10004, %r10006;
	cvt.u64.u16	%rd9391, %rs12;
	shl.b64 	%rd9392, %rd9391, 1;
	add.s64 	%rd9393, %rd9385, %rd9392;
	ld.u16 	%rs2853, [%rd9393];
	cvt.u32.u16	%r10008, %rs2853;
	add.s32 	%r10009, %r10007, %r10008;
	cvt.s64.s32	%rd9394, %r10009;
	shl.b64 	%rd9395, %rd9394, 2;
	add.s64 	%rd9396, %rd13, %rd9395;
	ld.f32 	%f1568, [%rd9396];
	cvt.u32.u16	%r10010, %rs1;
	cvt.u32.u16	%r10011, %rs30;
	mul.lo.s32 	%r10012, %r10010, %r10011;
	ld.u16 	%rs2854, [%SP+42];
	cvt.u32.u16	%r10013, %rs2854;
	mul.lo.s32 	%r10014, %r10013, 8;
	add.s32 	%r10015, %r10012, %r10014;
	cvt.u64.u16	%rd9397, %rs12;
	shl.b64 	%rd9398, %rd9397, 1;
	add.s64 	%rd9399, %rd9385, %rd9398;
	ld.u16 	%rs2855, [%rd9399];
	cvt.u32.u16	%r10016, %rs2855;
	add.s32 	%r10017, %r10015, %r10016;
	cvt.s64.s32	%rd9400, %r10017;
	shl.b64 	%rd9401, %rd9400, 2;
	add.s64 	%rd9402, %rd13, %rd9401;
	ld.f32 	%f1569, [%rd9402];
	cvt.u32.u16	%r10018, %rs1;
	cvt.u32.u16	%r10019, %rs30;
	mul.lo.s32 	%r10020, %r10018, %r10019;
	ld.u16 	%rs2856, [%SP+42];
	cvt.u32.u16	%r10021, %rs2856;
	mul.lo.s32 	%r10022, %r10021, 9;
	add.s32 	%r10023, %r10020, %r10022;
	cvt.u64.u16	%rd9403, %rs12;
	shl.b64 	%rd9404, %rd9403, 1;
	add.s64 	%rd9405, %rd9385, %rd9404;
	ld.u16 	%rs2857, [%rd9405];
	cvt.u32.u16	%r10024, %rs2857;
	add.s32 	%r10025, %r10023, %r10024;
	cvt.s64.s32	%rd9406, %r10025;
	shl.b64 	%rd9407, %rd9406, 2;
	add.s64 	%rd9408, %rd13, %rd9407;
	ld.f32 	%f1570, [%rd9408];
	cvt.u32.u16	%r10026, %rs1;
	cvt.u32.u16	%r10027, %rs30;
	mul.lo.s32 	%r10028, %r10026, %r10027;
	ld.u16 	%rs2858, [%SP+42];
	cvt.u32.u16	%r10029, %rs2858;
	mul.lo.s32 	%r10030, %r10029, 10;
	add.s32 	%r10031, %r10028, %r10030;
	cvt.u64.u16	%rd9409, %rs12;
	shl.b64 	%rd9410, %rd9409, 1;
	add.s64 	%rd9411, %rd9385, %rd9410;
	ld.u16 	%rs2859, [%rd9411];
	cvt.u32.u16	%r10032, %rs2859;
	add.s32 	%r10033, %r10031, %r10032;
	cvt.s64.s32	%rd9412, %r10033;
	shl.b64 	%rd9413, %rd9412, 2;
	add.s64 	%rd9414, %rd13, %rd9413;
	ld.f32 	%f1571, [%rd9414];
	add.u64 	%rd9415, %SP, 1064;
	add.u64 	%rd9416, %SP, 1080;
	// Callseq Start 291
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9415;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9416;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9382;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1567;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1568;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1569;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1570;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1571;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 291
tmp1369:

BB46_562:
	.loc	1 408 1
	cvt.u32.u16	%r10034, %rs12;
	ld.u16 	%rs2860, [%SP+16];
	cvt.u32.u16	%r10035, %rs2860;
	mul.lo.s32 	%r10036, %r10035, 4;
	add.s32 	%r10037, %r10034, %r10036;
	cvt.s64.s32	%rd9417, %r10037;
	shl.b64 	%rd9418, %rd9417, 1;
	mov.u64 	%rd9419, cBoolModel;
	cvta.const.u64 	%rd9420, %rd9419;
	add.s64 	%rd9421, %rd9420, %rd9418;
	ld.u16 	%rs2861, [%rd9421];
	setp.ne.s16	%p558, %rs2861, 0;
	not.pred 	%p559, %p558;
	@%p559 bra 	BB46_564;
	bra.uni 	BB46_563;

BB46_563:
	add.u64 	%rd9422, %SP, 700;
	.loc	1 408 1
tmp1370:
	add.s64 	%rd9423, %rd9422, 20;
	cvt.u32.u16	%r10038, %rs1;
	cvt.u32.u16	%r10039, %rs30;
	mul.lo.s32 	%r10040, %r10038, %r10039;
	ld.u16 	%rs2862, [%SP+42];
	cvt.u32.u16	%r10041, %rs2862;
	mul.lo.s32 	%r10042, %r10041, 11;
	add.s32 	%r10043, %r10040, %r10042;
	cvt.u64.u16	%rd9424, %rs12;
	mov.u64 	%rd9425, cSegToComp;
	cvta.const.u64 	%rd9426, %rd9425;
	shl.b64 	%rd9427, %rd9424, 1;
	add.s64 	%rd9428, %rd9426, %rd9427;
	ld.u16 	%rs2863, [%rd9428];
	cvt.u32.u16	%r10044, %rs2863;
	add.s32 	%r10045, %r10043, %r10044;
	cvt.s64.s32	%rd9429, %r10045;
	shl.b64 	%rd9430, %rd9429, 2;
	add.s64 	%rd9431, %rd13, %rd9430;
	ld.f32 	%f1572, [%rd9431];
	cvt.u32.u16	%r10046, %rs1;
	cvt.u32.u16	%r10047, %rs30;
	mul.lo.s32 	%r10048, %r10046, %r10047;
	ld.u16 	%rs2864, [%SP+42];
	cvt.u32.u16	%r10049, %rs2864;
	mul.lo.s32 	%r10050, %r10049, 12;
	add.s32 	%r10051, %r10048, %r10050;
	cvt.u64.u16	%rd9432, %rs12;
	shl.b64 	%rd9433, %rd9432, 1;
	add.s64 	%rd9434, %rd9426, %rd9433;
	ld.u16 	%rs2865, [%rd9434];
	cvt.u32.u16	%r10052, %rs2865;
	add.s32 	%r10053, %r10051, %r10052;
	cvt.s64.s32	%rd9435, %r10053;
	shl.b64 	%rd9436, %rd9435, 2;
	add.s64 	%rd9437, %rd13, %rd9436;
	ld.f32 	%f1573, [%rd9437];
	cvt.u32.u16	%r10054, %rs1;
	cvt.u32.u16	%r10055, %rs30;
	mul.lo.s32 	%r10056, %r10054, %r10055;
	ld.u16 	%rs2866, [%SP+42];
	cvt.u32.u16	%r10057, %rs2866;
	mul.lo.s32 	%r10058, %r10057, 13;
	add.s32 	%r10059, %r10056, %r10058;
	cvt.u64.u16	%rd9438, %rs12;
	shl.b64 	%rd9439, %rd9438, 1;
	add.s64 	%rd9440, %rd9426, %rd9439;
	ld.u16 	%rs2867, [%rd9440];
	cvt.u32.u16	%r10060, %rs2867;
	add.s32 	%r10061, %r10059, %r10060;
	cvt.s64.s32	%rd9441, %r10061;
	shl.b64 	%rd9442, %rd9441, 2;
	add.s64 	%rd9443, %rd13, %rd9442;
	ld.f32 	%f1574, [%rd9443];
	cvt.u32.u16	%r10062, %rs1;
	cvt.u32.u16	%r10063, %rs30;
	mul.lo.s32 	%r10064, %r10062, %r10063;
	ld.u16 	%rs2868, [%SP+42];
	cvt.u32.u16	%r10065, %rs2868;
	mul.lo.s32 	%r10066, %r10065, 14;
	add.s32 	%r10067, %r10064, %r10066;
	cvt.u64.u16	%rd9444, %rs12;
	shl.b64 	%rd9445, %rd9444, 1;
	add.s64 	%rd9446, %rd9426, %rd9445;
	ld.u16 	%rs2869, [%rd9446];
	cvt.u32.u16	%r10068, %rs2869;
	add.s32 	%r10069, %r10067, %r10068;
	cvt.s64.s32	%rd9447, %r10069;
	shl.b64 	%rd9448, %rd9447, 2;
	add.s64 	%rd9449, %rd13, %rd9448;
	ld.f32 	%f1575, [%rd9449];
	cvt.u32.u16	%r10070, %rs1;
	cvt.u32.u16	%r10071, %rs30;
	mul.lo.s32 	%r10072, %r10070, %r10071;
	ld.u16 	%rs2870, [%SP+42];
	cvt.u32.u16	%r10073, %rs2870;
	mul.lo.s32 	%r10074, %r10073, 15;
	add.s32 	%r10075, %r10072, %r10074;
	cvt.u64.u16	%rd9450, %rs12;
	shl.b64 	%rd9451, %rd9450, 1;
	add.s64 	%rd9452, %rd9426, %rd9451;
	ld.u16 	%rs2871, [%rd9452];
	cvt.u32.u16	%r10076, %rs2871;
	add.s32 	%r10077, %r10075, %r10076;
	cvt.s64.s32	%rd9453, %r10077;
	shl.b64 	%rd9454, %rd9453, 2;
	add.s64 	%rd9455, %rd13, %rd9454;
	ld.f32 	%f1576, [%rd9455];
	add.u64 	%rd9456, %SP, 1064;
	add.u64 	%rd9457, %SP, 1080;
	// Callseq Start 292
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9456;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9457;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9423;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1572;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1573;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1574;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1575;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1576;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 292
tmp1371:

BB46_564:
	.loc	1 408 1
	cvt.u32.u16	%r10078, %rs12;
	ld.u16 	%rs2872, [%SP+16];
	cvt.u32.u16	%r10079, %rs2872;
	mul.lo.s32 	%r10080, %r10079, 5;
	add.s32 	%r10081, %r10078, %r10080;
	cvt.s64.s32	%rd9458, %r10081;
	shl.b64 	%rd9459, %rd9458, 1;
	mov.u64 	%rd9460, cBoolModel;
	cvta.const.u64 	%rd9461, %rd9460;
	add.s64 	%rd9462, %rd9461, %rd9459;
	ld.u16 	%rs2873, [%rd9462];
	setp.ne.s16	%p560, %rs2873, 0;
	not.pred 	%p561, %p560;
	@%p561 bra 	BB46_566;
	bra.uni 	BB46_565;

BB46_565:
	add.u64 	%rd9463, %SP, 700;
	.loc	1 408 1
tmp1372:
	add.s64 	%rd9464, %rd9463, 24;
	add.s64 	%rd9465, %rd9463, 28;
	cvt.u32.u16	%r10082, %rs1;
	cvt.u32.u16	%r10083, %rs30;
	mul.lo.s32 	%r10084, %r10082, %r10083;
	ld.u16 	%rs2874, [%SP+42];
	cvt.u32.u16	%r10085, %rs2874;
	mul.lo.s32 	%r10086, %r10085, 16;
	add.s32 	%r10087, %r10084, %r10086;
	cvt.u64.u16	%rd9466, %rs12;
	mov.u64 	%rd9467, cSegToComp;
	cvta.const.u64 	%rd9468, %rd9467;
	shl.b64 	%rd9469, %rd9466, 1;
	add.s64 	%rd9470, %rd9468, %rd9469;
	ld.u16 	%rs2875, [%rd9470];
	cvt.u32.u16	%r10088, %rs2875;
	add.s32 	%r10089, %r10087, %r10088;
	cvt.s64.s32	%rd9471, %r10089;
	shl.b64 	%rd9472, %rd9471, 2;
	add.s64 	%rd9473, %rd13, %rd9472;
	ld.f32 	%f1577, [%rd9473];
	cvt.u32.u16	%r10090, %rs1;
	cvt.u32.u16	%r10091, %rs30;
	mul.lo.s32 	%r10092, %r10090, %r10091;
	ld.u16 	%rs2876, [%SP+42];
	cvt.u32.u16	%r10093, %rs2876;
	mul.lo.s32 	%r10094, %r10093, 17;
	add.s32 	%r10095, %r10092, %r10094;
	cvt.u64.u16	%rd9474, %rs12;
	shl.b64 	%rd9475, %rd9474, 1;
	add.s64 	%rd9476, %rd9468, %rd9475;
	ld.u16 	%rs2877, [%rd9476];
	cvt.u32.u16	%r10096, %rs2877;
	add.s32 	%r10097, %r10095, %r10096;
	cvt.s64.s32	%rd9477, %r10097;
	shl.b64 	%rd9478, %rd9477, 2;
	add.s64 	%rd9479, %rd13, %rd9478;
	ld.f32 	%f1578, [%rd9479];
	cvt.u32.u16	%r10098, %rs1;
	cvt.u32.u16	%r10099, %rs30;
	mul.lo.s32 	%r10100, %r10098, %r10099;
	ld.u16 	%rs2878, [%SP+42];
	cvt.u32.u16	%r10101, %rs2878;
	mul.lo.s32 	%r10102, %r10101, 18;
	add.s32 	%r10103, %r10100, %r10102;
	cvt.u64.u16	%rd9480, %rs12;
	shl.b64 	%rd9481, %rd9480, 1;
	add.s64 	%rd9482, %rd9468, %rd9481;
	ld.u16 	%rs2879, [%rd9482];
	cvt.u32.u16	%r10104, %rs2879;
	add.s32 	%r10105, %r10103, %r10104;
	cvt.s64.s32	%rd9483, %r10105;
	shl.b64 	%rd9484, %rd9483, 2;
	add.s64 	%rd9485, %rd13, %rd9484;
	ld.f32 	%f1579, [%rd9485];
	cvt.u32.u16	%r10106, %rs1;
	cvt.u32.u16	%r10107, %rs30;
	mul.lo.s32 	%r10108, %r10106, %r10107;
	ld.u16 	%rs2880, [%SP+42];
	cvt.u32.u16	%r10109, %rs2880;
	mul.lo.s32 	%r10110, %r10109, 19;
	add.s32 	%r10111, %r10108, %r10110;
	cvt.u64.u16	%rd9486, %rs12;
	shl.b64 	%rd9487, %rd9486, 1;
	add.s64 	%rd9488, %rd9468, %rd9487;
	ld.u16 	%rs2881, [%rd9488];
	cvt.u32.u16	%r10112, %rs2881;
	add.s32 	%r10113, %r10111, %r10112;
	cvt.s64.s32	%rd9489, %r10113;
	shl.b64 	%rd9490, %rd9489, 2;
	add.s64 	%rd9491, %rd13, %rd9490;
	ld.f32 	%f1580, [%rd9491];
	cvt.u32.u16	%r10114, %rs1;
	cvt.u32.u16	%r10115, %rs30;
	mul.lo.s32 	%r10116, %r10114, %r10115;
	ld.u16 	%rs2882, [%SP+42];
	cvt.u32.u16	%r10117, %rs2882;
	mul.lo.s32 	%r10118, %r10117, 20;
	add.s32 	%r10119, %r10116, %r10118;
	cvt.u64.u16	%rd9492, %rs12;
	shl.b64 	%rd9493, %rd9492, 1;
	add.s64 	%rd9494, %rd9468, %rd9493;
	ld.u16 	%rs2883, [%rd9494];
	cvt.u32.u16	%r10120, %rs2883;
	add.s32 	%r10121, %r10119, %r10120;
	cvt.s64.s32	%rd9495, %r10121;
	shl.b64 	%rd9496, %rd9495, 2;
	add.s64 	%rd9497, %rd13, %rd9496;
	ld.f32 	%f1581, [%rd9497];
	cvt.u32.u16	%r10122, %rs1;
	cvt.u32.u16	%r10123, %rs30;
	mul.lo.s32 	%r10124, %r10122, %r10123;
	ld.u16 	%rs2884, [%SP+42];
	cvt.u32.u16	%r10125, %rs2884;
	mul.lo.s32 	%r10126, %r10125, 21;
	add.s32 	%r10127, %r10124, %r10126;
	cvt.u64.u16	%rd9498, %rs12;
	shl.b64 	%rd9499, %rd9498, 1;
	add.s64 	%rd9500, %rd9468, %rd9499;
	ld.u16 	%rs2885, [%rd9500];
	cvt.u32.u16	%r10128, %rs2885;
	add.s32 	%r10129, %r10127, %r10128;
	cvt.s64.s32	%rd9501, %r10129;
	shl.b64 	%rd9502, %rd9501, 2;
	add.s64 	%rd9503, %rd13, %rd9502;
	ld.f32 	%f1582, [%rd9503];
	cvt.u32.u16	%r10130, %rs1;
	cvt.u32.u16	%r10131, %rs30;
	mul.lo.s32 	%r10132, %r10130, %r10131;
	ld.u16 	%rs2886, [%SP+42];
	cvt.u32.u16	%r10133, %rs2886;
	mul.lo.s32 	%r10134, %r10133, 22;
	add.s32 	%r10135, %r10132, %r10134;
	cvt.u64.u16	%rd9504, %rs12;
	shl.b64 	%rd9505, %rd9504, 1;
	add.s64 	%rd9506, %rd9468, %rd9505;
	ld.u16 	%rs2887, [%rd9506];
	cvt.u32.u16	%r10136, %rs2887;
	add.s32 	%r10137, %r10135, %r10136;
	cvt.s64.s32	%rd9507, %r10137;
	shl.b64 	%rd9508, %rd9507, 2;
	add.s64 	%rd9509, %rd13, %rd9508;
	ld.f32 	%f1583, [%rd9509];
	cvt.u32.u16	%r10138, %rs1;
	cvt.u32.u16	%r10139, %rs30;
	mul.lo.s32 	%r10140, %r10138, %r10139;
	ld.u16 	%rs2888, [%SP+42];
	cvt.u32.u16	%r10141, %rs2888;
	mul.lo.s32 	%r10142, %r10141, 23;
	add.s32 	%r10143, %r10140, %r10142;
	cvt.u64.u16	%rd9510, %rs12;
	shl.b64 	%rd9511, %rd9510, 1;
	add.s64 	%rd9512, %rd9468, %rd9511;
	ld.u16 	%rs2889, [%rd9512];
	cvt.u32.u16	%r10144, %rs2889;
	add.s32 	%r10145, %r10143, %r10144;
	cvt.s64.s32	%rd9513, %r10145;
	shl.b64 	%rd9514, %rd9513, 2;
	add.s64 	%rd9515, %rd13, %rd9514;
	ld.f32 	%f1584, [%rd9515];
	cvt.u32.u16	%r10146, %rs1;
	cvt.u32.u16	%r10147, %rs30;
	mul.lo.s32 	%r10148, %r10146, %r10147;
	ld.u16 	%rs2890, [%SP+42];
	cvt.u32.u16	%r10149, %rs2890;
	mul.lo.s32 	%r10150, %r10149, 24;
	add.s32 	%r10151, %r10148, %r10150;
	cvt.u64.u16	%rd9516, %rs12;
	shl.b64 	%rd9517, %rd9516, 1;
	add.s64 	%rd9518, %rd9468, %rd9517;
	ld.u16 	%rs2891, [%rd9518];
	cvt.u32.u16	%r10152, %rs2891;
	add.s32 	%r10153, %r10151, %r10152;
	cvt.s64.s32	%rd9519, %r10153;
	shl.b64 	%rd9520, %rd9519, 2;
	add.s64 	%rd9521, %rd13, %rd9520;
	ld.f32 	%f1585, [%rd9521];
	cvt.u32.u16	%r10154, %rs1;
	cvt.u32.u16	%r10155, %rs30;
	mul.lo.s32 	%r10156, %r10154, %r10155;
	ld.u16 	%rs2892, [%SP+42];
	cvt.u32.u16	%r10157, %rs2892;
	mul.lo.s32 	%r10158, %r10157, 25;
	add.s32 	%r10159, %r10156, %r10158;
	cvt.u64.u16	%rd9522, %rs12;
	shl.b64 	%rd9523, %rd9522, 1;
	add.s64 	%rd9524, %rd9468, %rd9523;
	ld.u16 	%rs2893, [%rd9524];
	cvt.u32.u16	%r10160, %rs2893;
	add.s32 	%r10161, %r10159, %r10160;
	cvt.s64.s32	%rd9525, %r10161;
	shl.b64 	%rd9526, %rd9525, 2;
	add.s64 	%rd9527, %rd13, %rd9526;
	ld.f32 	%f1586, [%rd9527];
	cvt.u32.u16	%r10162, %rs1;
	cvt.u32.u16	%r10163, %rs30;
	mul.lo.s32 	%r10164, %r10162, %r10163;
	ld.u16 	%rs2894, [%SP+42];
	cvt.u32.u16	%r10165, %rs2894;
	mul.lo.s32 	%r10166, %r10165, 26;
	add.s32 	%r10167, %r10164, %r10166;
	cvt.u64.u16	%rd9528, %rs12;
	shl.b64 	%rd9529, %rd9528, 1;
	add.s64 	%rd9530, %rd9468, %rd9529;
	ld.u16 	%rs2895, [%rd9530];
	cvt.u32.u16	%r10168, %rs2895;
	add.s32 	%r10169, %r10167, %r10168;
	cvt.s64.s32	%rd9531, %r10169;
	shl.b64 	%rd9532, %rd9531, 2;
	add.s64 	%rd9533, %rd13, %rd9532;
	ld.f32 	%f1587, [%rd9533];
	cvt.u32.u16	%r10170, %rs1;
	cvt.u32.u16	%r10171, %rs30;
	mul.lo.s32 	%r10172, %r10170, %r10171;
	ld.u16 	%rs2896, [%SP+42];
	cvt.u32.u16	%r10173, %rs2896;
	mul.lo.s32 	%r10174, %r10173, 27;
	add.s32 	%r10175, %r10172, %r10174;
	cvt.u64.u16	%rd9534, %rs12;
	shl.b64 	%rd9535, %rd9534, 1;
	add.s64 	%rd9536, %rd9468, %rd9535;
	ld.u16 	%rs2897, [%rd9536];
	cvt.u32.u16	%r10176, %rs2897;
	add.s32 	%r10177, %r10175, %r10176;
	cvt.s64.s32	%rd9537, %r10177;
	shl.b64 	%rd9538, %rd9537, 2;
	add.s64 	%rd9539, %rd13, %rd9538;
	ld.f32 	%f1588, [%rd9539];
	add.u64 	%rd9540, %SP, 1064;
	add.u64 	%rd9541, %SP, 1080;
	// Callseq Start 293
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9540;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9541;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9464;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9465;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1577;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1578;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1579;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1580;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1581;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1582;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1583;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1584;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1585;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1586;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1587;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1588;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 293
tmp1373:

BB46_566:
	.loc	1 408 1
	cvt.u32.u16	%r10178, %rs12;
	ld.u16 	%rs2898, [%SP+16];
	cvt.u32.u16	%r10179, %rs2898;
	mul.lo.s32 	%r10180, %r10179, 6;
	add.s32 	%r10181, %r10178, %r10180;
	cvt.s64.s32	%rd9542, %r10181;
	shl.b64 	%rd9543, %rd9542, 1;
	mov.u64 	%rd9544, cBoolModel;
	cvta.const.u64 	%rd9545, %rd9544;
	add.s64 	%rd9546, %rd9545, %rd9543;
	ld.u16 	%rs2899, [%rd9546];
	setp.ne.s16	%p562, %rs2899, 0;
	not.pred 	%p563, %p562;
	@%p563 bra 	BB46_568;
	bra.uni 	BB46_567;

BB46_567:
	.loc	1 408 1
tmp1374:
	cvt.u32.u16	%r10182, %rs1;
	cvt.u32.u16	%r10183, %rs30;
	mul.lo.s32 	%r10184, %r10182, %r10183;
	ld.u16 	%rs2900, [%SP+42];
	cvt.u32.u16	%r10185, %rs2900;
	mul.lo.s32 	%r10186, %r10185, 28;
	add.s32 	%r10187, %r10184, %r10186;
	cvt.u64.u16	%rd9547, %rs12;
	mov.u64 	%rd9548, cSegToComp;
	cvta.const.u64 	%rd9549, %rd9548;
	shl.b64 	%rd9550, %rd9547, 1;
	add.s64 	%rd9551, %rd9549, %rd9550;
	ld.u16 	%rs2901, [%rd9551];
	cvt.u32.u16	%r10188, %rs2901;
	add.s32 	%r10189, %r10187, %r10188;
	cvt.s64.s32	%rd9552, %r10189;
	shl.b64 	%rd9553, %rd9552, 2;
	add.s64 	%rd9554, %rd13, %rd9553;
	ld.f32 	%f1589, [%rd9554];
	cvt.u32.u16	%r10190, %rs1;
	cvt.u32.u16	%r10191, %rs30;
	mul.lo.s32 	%r10192, %r10190, %r10191;
	ld.u16 	%rs2902, [%SP+42];
	cvt.u32.u16	%r10193, %rs2902;
	mul.lo.s32 	%r10194, %r10193, 29;
	add.s32 	%r10195, %r10192, %r10194;
	cvt.u64.u16	%rd9555, %rs12;
	shl.b64 	%rd9556, %rd9555, 1;
	add.s64 	%rd9557, %rd9549, %rd9556;
	ld.u16 	%rs2903, [%rd9557];
	cvt.u32.u16	%r10196, %rs2903;
	add.s32 	%r10197, %r10195, %r10196;
	cvt.s64.s32	%rd9558, %r10197;
	shl.b64 	%rd9559, %rd9558, 2;
	add.s64 	%rd9560, %rd13, %rd9559;
	ld.f32 	%f1590, [%rd9560];
	add.u64 	%rd9561, %SP, 1064;
	add.u64 	%rd9562, %SP, 1080;
	// Callseq Start 294
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9561;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9562;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2212;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1589;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1590;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 294
tmp1375:

BB46_568:
	.loc	1 408 1
	cvt.u32.u16	%r10198, %rs13;
	ld.u16 	%rs2904, [%SP+16];
	cvt.u32.u16	%r10199, %rs2904;
	mul.lo.s32 	%r10200, %r10199, 0;
	add.s32 	%r10201, %r10198, %r10200;
	cvt.s64.s32	%rd9563, %r10201;
	shl.b64 	%rd9564, %rd9563, 1;
	mov.u64 	%rd9565, cBoolModel;
	cvta.const.u64 	%rd9566, %rd9565;
	add.s64 	%rd9567, %rd9566, %rd9564;
	ld.u16 	%rs2905, [%rd9567];
	setp.ne.s16	%p564, %rs2905, 0;
	not.pred 	%p565, %p564;
	@%p565 bra 	BB46_570;
	bra.uni 	BB46_569;

BB46_569:
	add.u64 	%rd9568, %SP, 740;
	.loc	1 408 1
tmp1376:
	add.s64 	%rd9569, %rd9568, 4;
	cvt.u32.u16	%r10202, %rs1;
	cvt.u32.u16	%r10203, %rs30;
	mul.lo.s32 	%r10204, %r10202, %r10203;
	ld.u16 	%rs2906, [%SP+42];
	cvt.u32.u16	%r10205, %rs2906;
	mul.lo.s32 	%r10206, %r10205, 0;
	add.s32 	%r10207, %r10204, %r10206;
	cvt.u64.u16	%rd9570, %rs13;
	mov.u64 	%rd9571, cSegToComp;
	cvta.const.u64 	%rd9572, %rd9571;
	shl.b64 	%rd9573, %rd9570, 1;
	add.s64 	%rd9574, %rd9572, %rd9573;
	ld.u16 	%rs2907, [%rd9574];
	cvt.u32.u16	%r10208, %rs2907;
	add.s32 	%r10209, %r10207, %r10208;
	cvt.s64.s32	%rd9575, %r10209;
	shl.b64 	%rd9576, %rd9575, 2;
	add.s64 	%rd9577, %rd13, %rd9576;
	ld.f32 	%f1591, [%rd9577];
	cvt.u32.u16	%r10210, %rs1;
	cvt.u32.u16	%r10211, %rs30;
	mul.lo.s32 	%r10212, %r10210, %r10211;
	ld.u16 	%rs2908, [%SP+42];
	cvt.u32.u16	%r10213, %rs2908;
	mul.lo.s32 	%r10214, %r10213, 1;
	add.s32 	%r10215, %r10212, %r10214;
	cvt.u64.u16	%rd9578, %rs13;
	shl.b64 	%rd9579, %rd9578, 1;
	add.s64 	%rd9580, %rd9572, %rd9579;
	ld.u16 	%rs2909, [%rd9580];
	cvt.u32.u16	%r10216, %rs2909;
	add.s32 	%r10217, %r10215, %r10216;
	cvt.s64.s32	%rd9581, %r10217;
	shl.b64 	%rd9582, %rd9581, 2;
	add.s64 	%rd9583, %rd13, %rd9582;
	ld.f32 	%f1592, [%rd9583];
	ld.f32 	%f1593, [%SP+772];
	add.s64 	%rd9584, %rd9568, 36;
	add.u64 	%rd9585, %SP, 1088;
	add.u64 	%rd9586, %SP, 1104;
	// Callseq Start 295
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9585;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9586;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9568;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9569;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1591;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1592;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1593;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd9584;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 295
tmp1377:

BB46_570:
	.loc	1 408 1
	cvt.u32.u16	%r10218, %rs13;
	ld.u16 	%rs2910, [%SP+16];
	cvt.u32.u16	%r10219, %rs2910;
	mul.lo.s32 	%r10220, %r10219, 1;
	add.s32 	%r10221, %r10218, %r10220;
	cvt.s64.s32	%rd9587, %r10221;
	shl.b64 	%rd9588, %rd9587, 1;
	mov.u64 	%rd9589, cBoolModel;
	cvta.const.u64 	%rd9590, %rd9589;
	add.s64 	%rd9591, %rd9590, %rd9588;
	ld.u16 	%rs2911, [%rd9591];
	setp.ne.s16	%p566, %rs2911, 0;
	not.pred 	%p567, %p566;
	@%p567 bra 	BB46_572;
	bra.uni 	BB46_571;

BB46_571:
	add.u64 	%rd9592, %SP, 740;
	.loc	1 408 1
tmp1378:
	add.s64 	%rd9593, %rd9592, 8;
	ld.f32 	%f1594, [%SP+776];
	add.s64 	%rd9594, %rd9592, 32;
	add.u64 	%rd9595, %SP, 1088;
	add.u64 	%rd9596, %SP, 1104;
	// Callseq Start 296
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9595;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9596;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9593;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1594;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd9594;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 296
tmp1379:

BB46_572:
	.loc	1 408 1
	cvt.u32.u16	%r10222, %rs13;
	ld.u16 	%rs2912, [%SP+16];
	cvt.u32.u16	%r10223, %rs2912;
	mul.lo.s32 	%r10224, %r10223, 2;
	add.s32 	%r10225, %r10222, %r10224;
	cvt.s64.s32	%rd9597, %r10225;
	shl.b64 	%rd9598, %rd9597, 1;
	mov.u64 	%rd9599, cBoolModel;
	cvta.const.u64 	%rd9600, %rd9599;
	add.s64 	%rd9601, %rd9600, %rd9598;
	ld.u16 	%rs2913, [%rd9601];
	setp.ne.s16	%p568, %rs2913, 0;
	not.pred 	%p569, %p568;
	@%p569 bra 	BB46_574;
	bra.uni 	BB46_573;

BB46_573:
	add.u64 	%rd9602, %SP, 740;
	.loc	1 408 1
tmp1380:
	add.s64 	%rd9603, %rd9602, 12;
	cvt.u32.u16	%r10226, %rs1;
	cvt.u32.u16	%r10227, %rs30;
	mul.lo.s32 	%r10228, %r10226, %r10227;
	ld.u16 	%rs2914, [%SP+42];
	cvt.u32.u16	%r10229, %rs2914;
	mul.lo.s32 	%r10230, %r10229, 2;
	add.s32 	%r10231, %r10228, %r10230;
	cvt.u64.u16	%rd9604, %rs13;
	mov.u64 	%rd9605, cSegToComp;
	cvta.const.u64 	%rd9606, %rd9605;
	shl.b64 	%rd9607, %rd9604, 1;
	add.s64 	%rd9608, %rd9606, %rd9607;
	ld.u16 	%rs2915, [%rd9608];
	cvt.u32.u16	%r10232, %rs2915;
	add.s32 	%r10233, %r10231, %r10232;
	cvt.s64.s32	%rd9609, %r10233;
	shl.b64 	%rd9610, %rd9609, 2;
	add.s64 	%rd9611, %rd13, %rd9610;
	ld.f32 	%f1595, [%rd9611];
	cvt.u32.u16	%r10234, %rs1;
	cvt.u32.u16	%r10235, %rs30;
	mul.lo.s32 	%r10236, %r10234, %r10235;
	ld.u16 	%rs2916, [%SP+42];
	cvt.u32.u16	%r10237, %rs2916;
	mul.lo.s32 	%r10238, %r10237, 3;
	add.s32 	%r10239, %r10236, %r10238;
	cvt.u64.u16	%rd9612, %rs13;
	shl.b64 	%rd9613, %rd9612, 1;
	add.s64 	%rd9614, %rd9606, %rd9613;
	ld.u16 	%rs2917, [%rd9614];
	cvt.u32.u16	%r10240, %rs2917;
	add.s32 	%r10241, %r10239, %r10240;
	cvt.s64.s32	%rd9615, %r10241;
	shl.b64 	%rd9616, %rd9615, 2;
	add.s64 	%rd9617, %rd13, %rd9616;
	ld.f32 	%f1596, [%rd9617];
	cvt.u32.u16	%r10242, %rs1;
	cvt.u32.u16	%r10243, %rs30;
	mul.lo.s32 	%r10244, %r10242, %r10243;
	ld.u16 	%rs2918, [%SP+42];
	cvt.u32.u16	%r10245, %rs2918;
	mul.lo.s32 	%r10246, %r10245, 4;
	add.s32 	%r10247, %r10244, %r10246;
	cvt.u64.u16	%rd9618, %rs13;
	shl.b64 	%rd9619, %rd9618, 1;
	add.s64 	%rd9620, %rd9606, %rd9619;
	ld.u16 	%rs2919, [%rd9620];
	cvt.u32.u16	%r10248, %rs2919;
	add.s32 	%r10249, %r10247, %r10248;
	cvt.s64.s32	%rd9621, %r10249;
	shl.b64 	%rd9622, %rd9621, 2;
	add.s64 	%rd9623, %rd13, %rd9622;
	ld.f32 	%f1597, [%rd9623];
	cvt.u32.u16	%r10250, %rs1;
	cvt.u32.u16	%r10251, %rs30;
	mul.lo.s32 	%r10252, %r10250, %r10251;
	ld.u16 	%rs2920, [%SP+42];
	cvt.u32.u16	%r10253, %rs2920;
	mul.lo.s32 	%r10254, %r10253, 5;
	add.s32 	%r10255, %r10252, %r10254;
	cvt.u64.u16	%rd9624, %rs13;
	shl.b64 	%rd9625, %rd9624, 1;
	add.s64 	%rd9626, %rd9606, %rd9625;
	ld.u16 	%rs2921, [%rd9626];
	cvt.u32.u16	%r10256, %rs2921;
	add.s32 	%r10257, %r10255, %r10256;
	cvt.s64.s32	%rd9627, %r10257;
	shl.b64 	%rd9628, %rd9627, 2;
	add.s64 	%rd9629, %rd13, %rd9628;
	ld.f32 	%f1598, [%rd9629];
	ld.f32 	%f1599, [%SP+772];
	add.u64 	%rd9630, %SP, 1088;
	add.u64 	%rd9631, %SP, 1104;
	// Callseq Start 297
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9630;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9631;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9603;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1595;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1596;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1597;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1598;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1599;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 297
tmp1381:

BB46_574:
	.loc	1 408 1
	cvt.u32.u16	%r10258, %rs13;
	ld.u16 	%rs2922, [%SP+16];
	cvt.u32.u16	%r10259, %rs2922;
	mul.lo.s32 	%r10260, %r10259, 3;
	add.s32 	%r10261, %r10258, %r10260;
	cvt.s64.s32	%rd9632, %r10261;
	shl.b64 	%rd9633, %rd9632, 1;
	mov.u64 	%rd9634, cBoolModel;
	cvta.const.u64 	%rd9635, %rd9634;
	add.s64 	%rd9636, %rd9635, %rd9633;
	ld.u16 	%rs2923, [%rd9636];
	setp.ne.s16	%p570, %rs2923, 0;
	not.pred 	%p571, %p570;
	@%p571 bra 	BB46_576;
	bra.uni 	BB46_575;

BB46_575:
	add.u64 	%rd9637, %SP, 740;
	.loc	1 408 1
tmp1382:
	add.s64 	%rd9638, %rd9637, 16;
	cvt.u32.u16	%r10262, %rs1;
	cvt.u32.u16	%r10263, %rs30;
	mul.lo.s32 	%r10264, %r10262, %r10263;
	ld.u16 	%rs2924, [%SP+42];
	cvt.u32.u16	%r10265, %rs2924;
	mul.lo.s32 	%r10266, %r10265, 6;
	add.s32 	%r10267, %r10264, %r10266;
	cvt.u64.u16	%rd9639, %rs13;
	mov.u64 	%rd9640, cSegToComp;
	cvta.const.u64 	%rd9641, %rd9640;
	shl.b64 	%rd9642, %rd9639, 1;
	add.s64 	%rd9643, %rd9641, %rd9642;
	ld.u16 	%rs2925, [%rd9643];
	cvt.u32.u16	%r10268, %rs2925;
	add.s32 	%r10269, %r10267, %r10268;
	cvt.s64.s32	%rd9644, %r10269;
	shl.b64 	%rd9645, %rd9644, 2;
	add.s64 	%rd9646, %rd13, %rd9645;
	ld.f32 	%f1600, [%rd9646];
	cvt.u32.u16	%r10270, %rs1;
	cvt.u32.u16	%r10271, %rs30;
	mul.lo.s32 	%r10272, %r10270, %r10271;
	ld.u16 	%rs2926, [%SP+42];
	cvt.u32.u16	%r10273, %rs2926;
	mul.lo.s32 	%r10274, %r10273, 7;
	add.s32 	%r10275, %r10272, %r10274;
	cvt.u64.u16	%rd9647, %rs13;
	shl.b64 	%rd9648, %rd9647, 1;
	add.s64 	%rd9649, %rd9641, %rd9648;
	ld.u16 	%rs2927, [%rd9649];
	cvt.u32.u16	%r10276, %rs2927;
	add.s32 	%r10277, %r10275, %r10276;
	cvt.s64.s32	%rd9650, %r10277;
	shl.b64 	%rd9651, %rd9650, 2;
	add.s64 	%rd9652, %rd13, %rd9651;
	ld.f32 	%f1601, [%rd9652];
	cvt.u32.u16	%r10278, %rs1;
	cvt.u32.u16	%r10279, %rs30;
	mul.lo.s32 	%r10280, %r10278, %r10279;
	ld.u16 	%rs2928, [%SP+42];
	cvt.u32.u16	%r10281, %rs2928;
	mul.lo.s32 	%r10282, %r10281, 8;
	add.s32 	%r10283, %r10280, %r10282;
	cvt.u64.u16	%rd9653, %rs13;
	shl.b64 	%rd9654, %rd9653, 1;
	add.s64 	%rd9655, %rd9641, %rd9654;
	ld.u16 	%rs2929, [%rd9655];
	cvt.u32.u16	%r10284, %rs2929;
	add.s32 	%r10285, %r10283, %r10284;
	cvt.s64.s32	%rd9656, %r10285;
	shl.b64 	%rd9657, %rd9656, 2;
	add.s64 	%rd9658, %rd13, %rd9657;
	ld.f32 	%f1602, [%rd9658];
	cvt.u32.u16	%r10286, %rs1;
	cvt.u32.u16	%r10287, %rs30;
	mul.lo.s32 	%r10288, %r10286, %r10287;
	ld.u16 	%rs2930, [%SP+42];
	cvt.u32.u16	%r10289, %rs2930;
	mul.lo.s32 	%r10290, %r10289, 9;
	add.s32 	%r10291, %r10288, %r10290;
	cvt.u64.u16	%rd9659, %rs13;
	shl.b64 	%rd9660, %rd9659, 1;
	add.s64 	%rd9661, %rd9641, %rd9660;
	ld.u16 	%rs2931, [%rd9661];
	cvt.u32.u16	%r10292, %rs2931;
	add.s32 	%r10293, %r10291, %r10292;
	cvt.s64.s32	%rd9662, %r10293;
	shl.b64 	%rd9663, %rd9662, 2;
	add.s64 	%rd9664, %rd13, %rd9663;
	ld.f32 	%f1603, [%rd9664];
	cvt.u32.u16	%r10294, %rs1;
	cvt.u32.u16	%r10295, %rs30;
	mul.lo.s32 	%r10296, %r10294, %r10295;
	ld.u16 	%rs2932, [%SP+42];
	cvt.u32.u16	%r10297, %rs2932;
	mul.lo.s32 	%r10298, %r10297, 10;
	add.s32 	%r10299, %r10296, %r10298;
	cvt.u64.u16	%rd9665, %rs13;
	shl.b64 	%rd9666, %rd9665, 1;
	add.s64 	%rd9667, %rd9641, %rd9666;
	ld.u16 	%rs2933, [%rd9667];
	cvt.u32.u16	%r10300, %rs2933;
	add.s32 	%r10301, %r10299, %r10300;
	cvt.s64.s32	%rd9668, %r10301;
	shl.b64 	%rd9669, %rd9668, 2;
	add.s64 	%rd9670, %rd13, %rd9669;
	ld.f32 	%f1604, [%rd9670];
	add.u64 	%rd9671, %SP, 1088;
	add.u64 	%rd9672, %SP, 1104;
	// Callseq Start 298
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9671;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9672;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9638;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1600;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1601;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1602;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1603;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1604;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 298
tmp1383:

BB46_576:
	.loc	1 408 1
	cvt.u32.u16	%r10302, %rs13;
	ld.u16 	%rs2934, [%SP+16];
	cvt.u32.u16	%r10303, %rs2934;
	mul.lo.s32 	%r10304, %r10303, 4;
	add.s32 	%r10305, %r10302, %r10304;
	cvt.s64.s32	%rd9673, %r10305;
	shl.b64 	%rd9674, %rd9673, 1;
	mov.u64 	%rd9675, cBoolModel;
	cvta.const.u64 	%rd9676, %rd9675;
	add.s64 	%rd9677, %rd9676, %rd9674;
	ld.u16 	%rs2935, [%rd9677];
	setp.ne.s16	%p572, %rs2935, 0;
	not.pred 	%p573, %p572;
	@%p573 bra 	BB46_578;
	bra.uni 	BB46_577;

BB46_577:
	add.u64 	%rd9678, %SP, 740;
	.loc	1 408 1
tmp1384:
	add.s64 	%rd9679, %rd9678, 20;
	cvt.u32.u16	%r10306, %rs1;
	cvt.u32.u16	%r10307, %rs30;
	mul.lo.s32 	%r10308, %r10306, %r10307;
	ld.u16 	%rs2936, [%SP+42];
	cvt.u32.u16	%r10309, %rs2936;
	mul.lo.s32 	%r10310, %r10309, 11;
	add.s32 	%r10311, %r10308, %r10310;
	cvt.u64.u16	%rd9680, %rs13;
	mov.u64 	%rd9681, cSegToComp;
	cvta.const.u64 	%rd9682, %rd9681;
	shl.b64 	%rd9683, %rd9680, 1;
	add.s64 	%rd9684, %rd9682, %rd9683;
	ld.u16 	%rs2937, [%rd9684];
	cvt.u32.u16	%r10312, %rs2937;
	add.s32 	%r10313, %r10311, %r10312;
	cvt.s64.s32	%rd9685, %r10313;
	shl.b64 	%rd9686, %rd9685, 2;
	add.s64 	%rd9687, %rd13, %rd9686;
	ld.f32 	%f1605, [%rd9687];
	cvt.u32.u16	%r10314, %rs1;
	cvt.u32.u16	%r10315, %rs30;
	mul.lo.s32 	%r10316, %r10314, %r10315;
	ld.u16 	%rs2938, [%SP+42];
	cvt.u32.u16	%r10317, %rs2938;
	mul.lo.s32 	%r10318, %r10317, 12;
	add.s32 	%r10319, %r10316, %r10318;
	cvt.u64.u16	%rd9688, %rs13;
	shl.b64 	%rd9689, %rd9688, 1;
	add.s64 	%rd9690, %rd9682, %rd9689;
	ld.u16 	%rs2939, [%rd9690];
	cvt.u32.u16	%r10320, %rs2939;
	add.s32 	%r10321, %r10319, %r10320;
	cvt.s64.s32	%rd9691, %r10321;
	shl.b64 	%rd9692, %rd9691, 2;
	add.s64 	%rd9693, %rd13, %rd9692;
	ld.f32 	%f1606, [%rd9693];
	cvt.u32.u16	%r10322, %rs1;
	cvt.u32.u16	%r10323, %rs30;
	mul.lo.s32 	%r10324, %r10322, %r10323;
	ld.u16 	%rs2940, [%SP+42];
	cvt.u32.u16	%r10325, %rs2940;
	mul.lo.s32 	%r10326, %r10325, 13;
	add.s32 	%r10327, %r10324, %r10326;
	cvt.u64.u16	%rd9694, %rs13;
	shl.b64 	%rd9695, %rd9694, 1;
	add.s64 	%rd9696, %rd9682, %rd9695;
	ld.u16 	%rs2941, [%rd9696];
	cvt.u32.u16	%r10328, %rs2941;
	add.s32 	%r10329, %r10327, %r10328;
	cvt.s64.s32	%rd9697, %r10329;
	shl.b64 	%rd9698, %rd9697, 2;
	add.s64 	%rd9699, %rd13, %rd9698;
	ld.f32 	%f1607, [%rd9699];
	cvt.u32.u16	%r10330, %rs1;
	cvt.u32.u16	%r10331, %rs30;
	mul.lo.s32 	%r10332, %r10330, %r10331;
	ld.u16 	%rs2942, [%SP+42];
	cvt.u32.u16	%r10333, %rs2942;
	mul.lo.s32 	%r10334, %r10333, 14;
	add.s32 	%r10335, %r10332, %r10334;
	cvt.u64.u16	%rd9700, %rs13;
	shl.b64 	%rd9701, %rd9700, 1;
	add.s64 	%rd9702, %rd9682, %rd9701;
	ld.u16 	%rs2943, [%rd9702];
	cvt.u32.u16	%r10336, %rs2943;
	add.s32 	%r10337, %r10335, %r10336;
	cvt.s64.s32	%rd9703, %r10337;
	shl.b64 	%rd9704, %rd9703, 2;
	add.s64 	%rd9705, %rd13, %rd9704;
	ld.f32 	%f1608, [%rd9705];
	cvt.u32.u16	%r10338, %rs1;
	cvt.u32.u16	%r10339, %rs30;
	mul.lo.s32 	%r10340, %r10338, %r10339;
	ld.u16 	%rs2944, [%SP+42];
	cvt.u32.u16	%r10341, %rs2944;
	mul.lo.s32 	%r10342, %r10341, 15;
	add.s32 	%r10343, %r10340, %r10342;
	cvt.u64.u16	%rd9706, %rs13;
	shl.b64 	%rd9707, %rd9706, 1;
	add.s64 	%rd9708, %rd9682, %rd9707;
	ld.u16 	%rs2945, [%rd9708];
	cvt.u32.u16	%r10344, %rs2945;
	add.s32 	%r10345, %r10343, %r10344;
	cvt.s64.s32	%rd9709, %r10345;
	shl.b64 	%rd9710, %rd9709, 2;
	add.s64 	%rd9711, %rd13, %rd9710;
	ld.f32 	%f1609, [%rd9711];
	add.u64 	%rd9712, %SP, 1088;
	add.u64 	%rd9713, %SP, 1104;
	// Callseq Start 299
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9712;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9713;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9679;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1605;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1606;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1607;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1608;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1609;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 299
tmp1385:

BB46_578:
	.loc	1 408 1
	cvt.u32.u16	%r10346, %rs13;
	ld.u16 	%rs2946, [%SP+16];
	cvt.u32.u16	%r10347, %rs2946;
	mul.lo.s32 	%r10348, %r10347, 5;
	add.s32 	%r10349, %r10346, %r10348;
	cvt.s64.s32	%rd9714, %r10349;
	shl.b64 	%rd9715, %rd9714, 1;
	mov.u64 	%rd9716, cBoolModel;
	cvta.const.u64 	%rd9717, %rd9716;
	add.s64 	%rd9718, %rd9717, %rd9715;
	ld.u16 	%rs2947, [%rd9718];
	setp.ne.s16	%p574, %rs2947, 0;
	not.pred 	%p575, %p574;
	@%p575 bra 	BB46_580;
	bra.uni 	BB46_579;

BB46_579:
	add.u64 	%rd9719, %SP, 740;
	.loc	1 408 1
tmp1386:
	add.s64 	%rd9720, %rd9719, 24;
	add.s64 	%rd9721, %rd9719, 28;
	cvt.u32.u16	%r10350, %rs1;
	cvt.u32.u16	%r10351, %rs30;
	mul.lo.s32 	%r10352, %r10350, %r10351;
	ld.u16 	%rs2948, [%SP+42];
	cvt.u32.u16	%r10353, %rs2948;
	mul.lo.s32 	%r10354, %r10353, 16;
	add.s32 	%r10355, %r10352, %r10354;
	cvt.u64.u16	%rd9722, %rs13;
	mov.u64 	%rd9723, cSegToComp;
	cvta.const.u64 	%rd9724, %rd9723;
	shl.b64 	%rd9725, %rd9722, 1;
	add.s64 	%rd9726, %rd9724, %rd9725;
	ld.u16 	%rs2949, [%rd9726];
	cvt.u32.u16	%r10356, %rs2949;
	add.s32 	%r10357, %r10355, %r10356;
	cvt.s64.s32	%rd9727, %r10357;
	shl.b64 	%rd9728, %rd9727, 2;
	add.s64 	%rd9729, %rd13, %rd9728;
	ld.f32 	%f1610, [%rd9729];
	cvt.u32.u16	%r10358, %rs1;
	cvt.u32.u16	%r10359, %rs30;
	mul.lo.s32 	%r10360, %r10358, %r10359;
	ld.u16 	%rs2950, [%SP+42];
	cvt.u32.u16	%r10361, %rs2950;
	mul.lo.s32 	%r10362, %r10361, 17;
	add.s32 	%r10363, %r10360, %r10362;
	cvt.u64.u16	%rd9730, %rs13;
	shl.b64 	%rd9731, %rd9730, 1;
	add.s64 	%rd9732, %rd9724, %rd9731;
	ld.u16 	%rs2951, [%rd9732];
	cvt.u32.u16	%r10364, %rs2951;
	add.s32 	%r10365, %r10363, %r10364;
	cvt.s64.s32	%rd9733, %r10365;
	shl.b64 	%rd9734, %rd9733, 2;
	add.s64 	%rd9735, %rd13, %rd9734;
	ld.f32 	%f1611, [%rd9735];
	cvt.u32.u16	%r10366, %rs1;
	cvt.u32.u16	%r10367, %rs30;
	mul.lo.s32 	%r10368, %r10366, %r10367;
	ld.u16 	%rs2952, [%SP+42];
	cvt.u32.u16	%r10369, %rs2952;
	mul.lo.s32 	%r10370, %r10369, 18;
	add.s32 	%r10371, %r10368, %r10370;
	cvt.u64.u16	%rd9736, %rs13;
	shl.b64 	%rd9737, %rd9736, 1;
	add.s64 	%rd9738, %rd9724, %rd9737;
	ld.u16 	%rs2953, [%rd9738];
	cvt.u32.u16	%r10372, %rs2953;
	add.s32 	%r10373, %r10371, %r10372;
	cvt.s64.s32	%rd9739, %r10373;
	shl.b64 	%rd9740, %rd9739, 2;
	add.s64 	%rd9741, %rd13, %rd9740;
	ld.f32 	%f1612, [%rd9741];
	cvt.u32.u16	%r10374, %rs1;
	cvt.u32.u16	%r10375, %rs30;
	mul.lo.s32 	%r10376, %r10374, %r10375;
	ld.u16 	%rs2954, [%SP+42];
	cvt.u32.u16	%r10377, %rs2954;
	mul.lo.s32 	%r10378, %r10377, 19;
	add.s32 	%r10379, %r10376, %r10378;
	cvt.u64.u16	%rd9742, %rs13;
	shl.b64 	%rd9743, %rd9742, 1;
	add.s64 	%rd9744, %rd9724, %rd9743;
	ld.u16 	%rs2955, [%rd9744];
	cvt.u32.u16	%r10380, %rs2955;
	add.s32 	%r10381, %r10379, %r10380;
	cvt.s64.s32	%rd9745, %r10381;
	shl.b64 	%rd9746, %rd9745, 2;
	add.s64 	%rd9747, %rd13, %rd9746;
	ld.f32 	%f1613, [%rd9747];
	cvt.u32.u16	%r10382, %rs1;
	cvt.u32.u16	%r10383, %rs30;
	mul.lo.s32 	%r10384, %r10382, %r10383;
	ld.u16 	%rs2956, [%SP+42];
	cvt.u32.u16	%r10385, %rs2956;
	mul.lo.s32 	%r10386, %r10385, 20;
	add.s32 	%r10387, %r10384, %r10386;
	cvt.u64.u16	%rd9748, %rs13;
	shl.b64 	%rd9749, %rd9748, 1;
	add.s64 	%rd9750, %rd9724, %rd9749;
	ld.u16 	%rs2957, [%rd9750];
	cvt.u32.u16	%r10388, %rs2957;
	add.s32 	%r10389, %r10387, %r10388;
	cvt.s64.s32	%rd9751, %r10389;
	shl.b64 	%rd9752, %rd9751, 2;
	add.s64 	%rd9753, %rd13, %rd9752;
	ld.f32 	%f1614, [%rd9753];
	cvt.u32.u16	%r10390, %rs1;
	cvt.u32.u16	%r10391, %rs30;
	mul.lo.s32 	%r10392, %r10390, %r10391;
	ld.u16 	%rs2958, [%SP+42];
	cvt.u32.u16	%r10393, %rs2958;
	mul.lo.s32 	%r10394, %r10393, 21;
	add.s32 	%r10395, %r10392, %r10394;
	cvt.u64.u16	%rd9754, %rs13;
	shl.b64 	%rd9755, %rd9754, 1;
	add.s64 	%rd9756, %rd9724, %rd9755;
	ld.u16 	%rs2959, [%rd9756];
	cvt.u32.u16	%r10396, %rs2959;
	add.s32 	%r10397, %r10395, %r10396;
	cvt.s64.s32	%rd9757, %r10397;
	shl.b64 	%rd9758, %rd9757, 2;
	add.s64 	%rd9759, %rd13, %rd9758;
	ld.f32 	%f1615, [%rd9759];
	cvt.u32.u16	%r10398, %rs1;
	cvt.u32.u16	%r10399, %rs30;
	mul.lo.s32 	%r10400, %r10398, %r10399;
	ld.u16 	%rs2960, [%SP+42];
	cvt.u32.u16	%r10401, %rs2960;
	mul.lo.s32 	%r10402, %r10401, 22;
	add.s32 	%r10403, %r10400, %r10402;
	cvt.u64.u16	%rd9760, %rs13;
	shl.b64 	%rd9761, %rd9760, 1;
	add.s64 	%rd9762, %rd9724, %rd9761;
	ld.u16 	%rs2961, [%rd9762];
	cvt.u32.u16	%r10404, %rs2961;
	add.s32 	%r10405, %r10403, %r10404;
	cvt.s64.s32	%rd9763, %r10405;
	shl.b64 	%rd9764, %rd9763, 2;
	add.s64 	%rd9765, %rd13, %rd9764;
	ld.f32 	%f1616, [%rd9765];
	cvt.u32.u16	%r10406, %rs1;
	cvt.u32.u16	%r10407, %rs30;
	mul.lo.s32 	%r10408, %r10406, %r10407;
	ld.u16 	%rs2962, [%SP+42];
	cvt.u32.u16	%r10409, %rs2962;
	mul.lo.s32 	%r10410, %r10409, 23;
	add.s32 	%r10411, %r10408, %r10410;
	cvt.u64.u16	%rd9766, %rs13;
	shl.b64 	%rd9767, %rd9766, 1;
	add.s64 	%rd9768, %rd9724, %rd9767;
	ld.u16 	%rs2963, [%rd9768];
	cvt.u32.u16	%r10412, %rs2963;
	add.s32 	%r10413, %r10411, %r10412;
	cvt.s64.s32	%rd9769, %r10413;
	shl.b64 	%rd9770, %rd9769, 2;
	add.s64 	%rd9771, %rd13, %rd9770;
	ld.f32 	%f1617, [%rd9771];
	cvt.u32.u16	%r10414, %rs1;
	cvt.u32.u16	%r10415, %rs30;
	mul.lo.s32 	%r10416, %r10414, %r10415;
	ld.u16 	%rs2964, [%SP+42];
	cvt.u32.u16	%r10417, %rs2964;
	mul.lo.s32 	%r10418, %r10417, 24;
	add.s32 	%r10419, %r10416, %r10418;
	cvt.u64.u16	%rd9772, %rs13;
	shl.b64 	%rd9773, %rd9772, 1;
	add.s64 	%rd9774, %rd9724, %rd9773;
	ld.u16 	%rs2965, [%rd9774];
	cvt.u32.u16	%r10420, %rs2965;
	add.s32 	%r10421, %r10419, %r10420;
	cvt.s64.s32	%rd9775, %r10421;
	shl.b64 	%rd9776, %rd9775, 2;
	add.s64 	%rd9777, %rd13, %rd9776;
	ld.f32 	%f1618, [%rd9777];
	cvt.u32.u16	%r10422, %rs1;
	cvt.u32.u16	%r10423, %rs30;
	mul.lo.s32 	%r10424, %r10422, %r10423;
	ld.u16 	%rs2966, [%SP+42];
	cvt.u32.u16	%r10425, %rs2966;
	mul.lo.s32 	%r10426, %r10425, 25;
	add.s32 	%r10427, %r10424, %r10426;
	cvt.u64.u16	%rd9778, %rs13;
	shl.b64 	%rd9779, %rd9778, 1;
	add.s64 	%rd9780, %rd9724, %rd9779;
	ld.u16 	%rs2967, [%rd9780];
	cvt.u32.u16	%r10428, %rs2967;
	add.s32 	%r10429, %r10427, %r10428;
	cvt.s64.s32	%rd9781, %r10429;
	shl.b64 	%rd9782, %rd9781, 2;
	add.s64 	%rd9783, %rd13, %rd9782;
	ld.f32 	%f1619, [%rd9783];
	cvt.u32.u16	%r10430, %rs1;
	cvt.u32.u16	%r10431, %rs30;
	mul.lo.s32 	%r10432, %r10430, %r10431;
	ld.u16 	%rs2968, [%SP+42];
	cvt.u32.u16	%r10433, %rs2968;
	mul.lo.s32 	%r10434, %r10433, 26;
	add.s32 	%r10435, %r10432, %r10434;
	cvt.u64.u16	%rd9784, %rs13;
	shl.b64 	%rd9785, %rd9784, 1;
	add.s64 	%rd9786, %rd9724, %rd9785;
	ld.u16 	%rs2969, [%rd9786];
	cvt.u32.u16	%r10436, %rs2969;
	add.s32 	%r10437, %r10435, %r10436;
	cvt.s64.s32	%rd9787, %r10437;
	shl.b64 	%rd9788, %rd9787, 2;
	add.s64 	%rd9789, %rd13, %rd9788;
	ld.f32 	%f1620, [%rd9789];
	cvt.u32.u16	%r10438, %rs1;
	cvt.u32.u16	%r10439, %rs30;
	mul.lo.s32 	%r10440, %r10438, %r10439;
	ld.u16 	%rs2970, [%SP+42];
	cvt.u32.u16	%r10441, %rs2970;
	mul.lo.s32 	%r10442, %r10441, 27;
	add.s32 	%r10443, %r10440, %r10442;
	cvt.u64.u16	%rd9790, %rs13;
	shl.b64 	%rd9791, %rd9790, 1;
	add.s64 	%rd9792, %rd9724, %rd9791;
	ld.u16 	%rs2971, [%rd9792];
	cvt.u32.u16	%r10444, %rs2971;
	add.s32 	%r10445, %r10443, %r10444;
	cvt.s64.s32	%rd9793, %r10445;
	shl.b64 	%rd9794, %rd9793, 2;
	add.s64 	%rd9795, %rd13, %rd9794;
	ld.f32 	%f1621, [%rd9795];
	add.u64 	%rd9796, %SP, 1088;
	add.u64 	%rd9797, %SP, 1104;
	// Callseq Start 300
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9796;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9797;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9720;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9721;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1610;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1611;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1612;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1613;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1614;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1615;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1616;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1617;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1618;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1619;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1620;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1621;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 300
tmp1387:

BB46_580:
	.loc	1 408 1
	cvt.u32.u16	%r10446, %rs13;
	ld.u16 	%rs2972, [%SP+16];
	cvt.u32.u16	%r10447, %rs2972;
	mul.lo.s32 	%r10448, %r10447, 6;
	add.s32 	%r10449, %r10446, %r10448;
	cvt.s64.s32	%rd9798, %r10449;
	shl.b64 	%rd9799, %rd9798, 1;
	mov.u64 	%rd9800, cBoolModel;
	cvta.const.u64 	%rd9801, %rd9800;
	add.s64 	%rd9802, %rd9801, %rd9799;
	ld.u16 	%rs2973, [%rd9802];
	setp.ne.s16	%p576, %rs2973, 0;
	not.pred 	%p577, %p576;
	@%p577 bra 	BB46_582;
	bra.uni 	BB46_581;

BB46_581:
	.loc	1 408 1
tmp1388:
	cvt.u32.u16	%r10450, %rs1;
	cvt.u32.u16	%r10451, %rs30;
	mul.lo.s32 	%r10452, %r10450, %r10451;
	ld.u16 	%rs2974, [%SP+42];
	cvt.u32.u16	%r10453, %rs2974;
	mul.lo.s32 	%r10454, %r10453, 28;
	add.s32 	%r10455, %r10452, %r10454;
	cvt.u64.u16	%rd9803, %rs13;
	mov.u64 	%rd9804, cSegToComp;
	cvta.const.u64 	%rd9805, %rd9804;
	shl.b64 	%rd9806, %rd9803, 1;
	add.s64 	%rd9807, %rd9805, %rd9806;
	ld.u16 	%rs2975, [%rd9807];
	cvt.u32.u16	%r10456, %rs2975;
	add.s32 	%r10457, %r10455, %r10456;
	cvt.s64.s32	%rd9808, %r10457;
	shl.b64 	%rd9809, %rd9808, 2;
	add.s64 	%rd9810, %rd13, %rd9809;
	ld.f32 	%f1622, [%rd9810];
	cvt.u32.u16	%r10458, %rs1;
	cvt.u32.u16	%r10459, %rs30;
	mul.lo.s32 	%r10460, %r10458, %r10459;
	ld.u16 	%rs2976, [%SP+42];
	cvt.u32.u16	%r10461, %rs2976;
	mul.lo.s32 	%r10462, %r10461, 29;
	add.s32 	%r10463, %r10460, %r10462;
	cvt.u64.u16	%rd9811, %rs13;
	shl.b64 	%rd9812, %rd9811, 1;
	add.s64 	%rd9813, %rd9805, %rd9812;
	ld.u16 	%rs2977, [%rd9813];
	cvt.u32.u16	%r10464, %rs2977;
	add.s32 	%r10465, %r10463, %r10464;
	cvt.s64.s32	%rd9814, %r10465;
	shl.b64 	%rd9815, %rd9814, 2;
	add.s64 	%rd9816, %rd13, %rd9815;
	ld.f32 	%f1623, [%rd9816];
	add.u64 	%rd9817, %SP, 1088;
	add.u64 	%rd9818, %SP, 1104;
	// Callseq Start 301
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9817;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9818;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2214;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1622;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1623;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 301
tmp1389:

BB46_582:
	.loc	1 408 1
	cvt.u32.u16	%r10466, %rs14;
	ld.u16 	%rs2978, [%SP+16];
	cvt.u32.u16	%r10467, %rs2978;
	mul.lo.s32 	%r10468, %r10467, 0;
	add.s32 	%r10469, %r10466, %r10468;
	cvt.s64.s32	%rd9819, %r10469;
	shl.b64 	%rd9820, %rd9819, 1;
	mov.u64 	%rd9821, cBoolModel;
	cvta.const.u64 	%rd9822, %rd9821;
	add.s64 	%rd9823, %rd9822, %rd9820;
	ld.u16 	%rs2979, [%rd9823];
	setp.ne.s16	%p578, %rs2979, 0;
	not.pred 	%p579, %p578;
	@%p579 bra 	BB46_584;
	bra.uni 	BB46_583;

BB46_583:
	add.u64 	%rd9824, %SP, 780;
	.loc	1 408 1
tmp1390:
	add.s64 	%rd9825, %rd9824, 4;
	cvt.u32.u16	%r10470, %rs1;
	cvt.u32.u16	%r10471, %rs30;
	mul.lo.s32 	%r10472, %r10470, %r10471;
	ld.u16 	%rs2980, [%SP+42];
	cvt.u32.u16	%r10473, %rs2980;
	mul.lo.s32 	%r10474, %r10473, 0;
	add.s32 	%r10475, %r10472, %r10474;
	cvt.u64.u16	%rd9826, %rs14;
	mov.u64 	%rd9827, cSegToComp;
	cvta.const.u64 	%rd9828, %rd9827;
	shl.b64 	%rd9829, %rd9826, 1;
	add.s64 	%rd9830, %rd9828, %rd9829;
	ld.u16 	%rs2981, [%rd9830];
	cvt.u32.u16	%r10476, %rs2981;
	add.s32 	%r10477, %r10475, %r10476;
	cvt.s64.s32	%rd9831, %r10477;
	shl.b64 	%rd9832, %rd9831, 2;
	add.s64 	%rd9833, %rd13, %rd9832;
	ld.f32 	%f1624, [%rd9833];
	cvt.u32.u16	%r10478, %rs1;
	cvt.u32.u16	%r10479, %rs30;
	mul.lo.s32 	%r10480, %r10478, %r10479;
	ld.u16 	%rs2982, [%SP+42];
	cvt.u32.u16	%r10481, %rs2982;
	mul.lo.s32 	%r10482, %r10481, 1;
	add.s32 	%r10483, %r10480, %r10482;
	cvt.u64.u16	%rd9834, %rs14;
	shl.b64 	%rd9835, %rd9834, 1;
	add.s64 	%rd9836, %rd9828, %rd9835;
	ld.u16 	%rs2983, [%rd9836];
	cvt.u32.u16	%r10484, %rs2983;
	add.s32 	%r10485, %r10483, %r10484;
	cvt.s64.s32	%rd9837, %r10485;
	shl.b64 	%rd9838, %rd9837, 2;
	add.s64 	%rd9839, %rd13, %rd9838;
	ld.f32 	%f1625, [%rd9839];
	ld.f32 	%f1626, [%SP+812];
	add.s64 	%rd9840, %rd9824, 36;
	add.u64 	%rd9841, %SP, 1112;
	add.u64 	%rd9842, %SP, 1128;
	// Callseq Start 302
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9841;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9842;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9824;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9825;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1624;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1625;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1626;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd9840;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 302
tmp1391:

BB46_584:
	.loc	1 408 1
	cvt.u32.u16	%r10486, %rs14;
	ld.u16 	%rs2984, [%SP+16];
	cvt.u32.u16	%r10487, %rs2984;
	mul.lo.s32 	%r10488, %r10487, 1;
	add.s32 	%r10489, %r10486, %r10488;
	cvt.s64.s32	%rd9843, %r10489;
	shl.b64 	%rd9844, %rd9843, 1;
	mov.u64 	%rd9845, cBoolModel;
	cvta.const.u64 	%rd9846, %rd9845;
	add.s64 	%rd9847, %rd9846, %rd9844;
	ld.u16 	%rs2985, [%rd9847];
	setp.ne.s16	%p580, %rs2985, 0;
	not.pred 	%p581, %p580;
	@%p581 bra 	BB46_586;
	bra.uni 	BB46_585;

BB46_585:
	add.u64 	%rd9848, %SP, 780;
	.loc	1 408 1
tmp1392:
	add.s64 	%rd9849, %rd9848, 8;
	ld.f32 	%f1627, [%SP+816];
	add.s64 	%rd9850, %rd9848, 32;
	add.u64 	%rd9851, %SP, 1112;
	add.u64 	%rd9852, %SP, 1128;
	// Callseq Start 303
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9851;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9852;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9849;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1627;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd9850;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 303
tmp1393:

BB46_586:
	.loc	1 408 1
	cvt.u32.u16	%r10490, %rs14;
	ld.u16 	%rs2986, [%SP+16];
	cvt.u32.u16	%r10491, %rs2986;
	mul.lo.s32 	%r10492, %r10491, 2;
	add.s32 	%r10493, %r10490, %r10492;
	cvt.s64.s32	%rd9853, %r10493;
	shl.b64 	%rd9854, %rd9853, 1;
	mov.u64 	%rd9855, cBoolModel;
	cvta.const.u64 	%rd9856, %rd9855;
	add.s64 	%rd9857, %rd9856, %rd9854;
	ld.u16 	%rs2987, [%rd9857];
	setp.ne.s16	%p582, %rs2987, 0;
	not.pred 	%p583, %p582;
	@%p583 bra 	BB46_588;
	bra.uni 	BB46_587;

BB46_587:
	add.u64 	%rd9858, %SP, 780;
	.loc	1 408 1
tmp1394:
	add.s64 	%rd9859, %rd9858, 12;
	cvt.u32.u16	%r10494, %rs1;
	cvt.u32.u16	%r10495, %rs30;
	mul.lo.s32 	%r10496, %r10494, %r10495;
	ld.u16 	%rs2988, [%SP+42];
	cvt.u32.u16	%r10497, %rs2988;
	mul.lo.s32 	%r10498, %r10497, 2;
	add.s32 	%r10499, %r10496, %r10498;
	cvt.u64.u16	%rd9860, %rs14;
	mov.u64 	%rd9861, cSegToComp;
	cvta.const.u64 	%rd9862, %rd9861;
	shl.b64 	%rd9863, %rd9860, 1;
	add.s64 	%rd9864, %rd9862, %rd9863;
	ld.u16 	%rs2989, [%rd9864];
	cvt.u32.u16	%r10500, %rs2989;
	add.s32 	%r10501, %r10499, %r10500;
	cvt.s64.s32	%rd9865, %r10501;
	shl.b64 	%rd9866, %rd9865, 2;
	add.s64 	%rd9867, %rd13, %rd9866;
	ld.f32 	%f1628, [%rd9867];
	cvt.u32.u16	%r10502, %rs1;
	cvt.u32.u16	%r10503, %rs30;
	mul.lo.s32 	%r10504, %r10502, %r10503;
	ld.u16 	%rs2990, [%SP+42];
	cvt.u32.u16	%r10505, %rs2990;
	mul.lo.s32 	%r10506, %r10505, 3;
	add.s32 	%r10507, %r10504, %r10506;
	cvt.u64.u16	%rd9868, %rs14;
	shl.b64 	%rd9869, %rd9868, 1;
	add.s64 	%rd9870, %rd9862, %rd9869;
	ld.u16 	%rs2991, [%rd9870];
	cvt.u32.u16	%r10508, %rs2991;
	add.s32 	%r10509, %r10507, %r10508;
	cvt.s64.s32	%rd9871, %r10509;
	shl.b64 	%rd9872, %rd9871, 2;
	add.s64 	%rd9873, %rd13, %rd9872;
	ld.f32 	%f1629, [%rd9873];
	cvt.u32.u16	%r10510, %rs1;
	cvt.u32.u16	%r10511, %rs30;
	mul.lo.s32 	%r10512, %r10510, %r10511;
	ld.u16 	%rs2992, [%SP+42];
	cvt.u32.u16	%r10513, %rs2992;
	mul.lo.s32 	%r10514, %r10513, 4;
	add.s32 	%r10515, %r10512, %r10514;
	cvt.u64.u16	%rd9874, %rs14;
	shl.b64 	%rd9875, %rd9874, 1;
	add.s64 	%rd9876, %rd9862, %rd9875;
	ld.u16 	%rs2993, [%rd9876];
	cvt.u32.u16	%r10516, %rs2993;
	add.s32 	%r10517, %r10515, %r10516;
	cvt.s64.s32	%rd9877, %r10517;
	shl.b64 	%rd9878, %rd9877, 2;
	add.s64 	%rd9879, %rd13, %rd9878;
	ld.f32 	%f1630, [%rd9879];
	cvt.u32.u16	%r10518, %rs1;
	cvt.u32.u16	%r10519, %rs30;
	mul.lo.s32 	%r10520, %r10518, %r10519;
	ld.u16 	%rs2994, [%SP+42];
	cvt.u32.u16	%r10521, %rs2994;
	mul.lo.s32 	%r10522, %r10521, 5;
	add.s32 	%r10523, %r10520, %r10522;
	cvt.u64.u16	%rd9880, %rs14;
	shl.b64 	%rd9881, %rd9880, 1;
	add.s64 	%rd9882, %rd9862, %rd9881;
	ld.u16 	%rs2995, [%rd9882];
	cvt.u32.u16	%r10524, %rs2995;
	add.s32 	%r10525, %r10523, %r10524;
	cvt.s64.s32	%rd9883, %r10525;
	shl.b64 	%rd9884, %rd9883, 2;
	add.s64 	%rd9885, %rd13, %rd9884;
	ld.f32 	%f1631, [%rd9885];
	ld.f32 	%f1632, [%SP+812];
	add.u64 	%rd9886, %SP, 1112;
	add.u64 	%rd9887, %SP, 1128;
	// Callseq Start 304
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9886;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9887;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9859;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1628;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1629;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1630;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1631;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1632;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 304
tmp1395:

BB46_588:
	.loc	1 408 1
	cvt.u32.u16	%r10526, %rs14;
	ld.u16 	%rs2996, [%SP+16];
	cvt.u32.u16	%r10527, %rs2996;
	mul.lo.s32 	%r10528, %r10527, 3;
	add.s32 	%r10529, %r10526, %r10528;
	cvt.s64.s32	%rd9888, %r10529;
	shl.b64 	%rd9889, %rd9888, 1;
	mov.u64 	%rd9890, cBoolModel;
	cvta.const.u64 	%rd9891, %rd9890;
	add.s64 	%rd9892, %rd9891, %rd9889;
	ld.u16 	%rs2997, [%rd9892];
	setp.ne.s16	%p584, %rs2997, 0;
	not.pred 	%p585, %p584;
	@%p585 bra 	BB46_590;
	bra.uni 	BB46_589;

BB46_589:
	add.u64 	%rd9893, %SP, 780;
	.loc	1 408 1
tmp1396:
	add.s64 	%rd9894, %rd9893, 16;
	cvt.u32.u16	%r10530, %rs1;
	cvt.u32.u16	%r10531, %rs30;
	mul.lo.s32 	%r10532, %r10530, %r10531;
	ld.u16 	%rs2998, [%SP+42];
	cvt.u32.u16	%r10533, %rs2998;
	mul.lo.s32 	%r10534, %r10533, 6;
	add.s32 	%r10535, %r10532, %r10534;
	cvt.u64.u16	%rd9895, %rs14;
	mov.u64 	%rd9896, cSegToComp;
	cvta.const.u64 	%rd9897, %rd9896;
	shl.b64 	%rd9898, %rd9895, 1;
	add.s64 	%rd9899, %rd9897, %rd9898;
	ld.u16 	%rs2999, [%rd9899];
	cvt.u32.u16	%r10536, %rs2999;
	add.s32 	%r10537, %r10535, %r10536;
	cvt.s64.s32	%rd9900, %r10537;
	shl.b64 	%rd9901, %rd9900, 2;
	add.s64 	%rd9902, %rd13, %rd9901;
	ld.f32 	%f1633, [%rd9902];
	cvt.u32.u16	%r10538, %rs1;
	cvt.u32.u16	%r10539, %rs30;
	mul.lo.s32 	%r10540, %r10538, %r10539;
	ld.u16 	%rs3000, [%SP+42];
	cvt.u32.u16	%r10541, %rs3000;
	mul.lo.s32 	%r10542, %r10541, 7;
	add.s32 	%r10543, %r10540, %r10542;
	cvt.u64.u16	%rd9903, %rs14;
	shl.b64 	%rd9904, %rd9903, 1;
	add.s64 	%rd9905, %rd9897, %rd9904;
	ld.u16 	%rs3001, [%rd9905];
	cvt.u32.u16	%r10544, %rs3001;
	add.s32 	%r10545, %r10543, %r10544;
	cvt.s64.s32	%rd9906, %r10545;
	shl.b64 	%rd9907, %rd9906, 2;
	add.s64 	%rd9908, %rd13, %rd9907;
	ld.f32 	%f1634, [%rd9908];
	cvt.u32.u16	%r10546, %rs1;
	cvt.u32.u16	%r10547, %rs30;
	mul.lo.s32 	%r10548, %r10546, %r10547;
	ld.u16 	%rs3002, [%SP+42];
	cvt.u32.u16	%r10549, %rs3002;
	mul.lo.s32 	%r10550, %r10549, 8;
	add.s32 	%r10551, %r10548, %r10550;
	cvt.u64.u16	%rd9909, %rs14;
	shl.b64 	%rd9910, %rd9909, 1;
	add.s64 	%rd9911, %rd9897, %rd9910;
	ld.u16 	%rs3003, [%rd9911];
	cvt.u32.u16	%r10552, %rs3003;
	add.s32 	%r10553, %r10551, %r10552;
	cvt.s64.s32	%rd9912, %r10553;
	shl.b64 	%rd9913, %rd9912, 2;
	add.s64 	%rd9914, %rd13, %rd9913;
	ld.f32 	%f1635, [%rd9914];
	cvt.u32.u16	%r10554, %rs1;
	cvt.u32.u16	%r10555, %rs30;
	mul.lo.s32 	%r10556, %r10554, %r10555;
	ld.u16 	%rs3004, [%SP+42];
	cvt.u32.u16	%r10557, %rs3004;
	mul.lo.s32 	%r10558, %r10557, 9;
	add.s32 	%r10559, %r10556, %r10558;
	cvt.u64.u16	%rd9915, %rs14;
	shl.b64 	%rd9916, %rd9915, 1;
	add.s64 	%rd9917, %rd9897, %rd9916;
	ld.u16 	%rs3005, [%rd9917];
	cvt.u32.u16	%r10560, %rs3005;
	add.s32 	%r10561, %r10559, %r10560;
	cvt.s64.s32	%rd9918, %r10561;
	shl.b64 	%rd9919, %rd9918, 2;
	add.s64 	%rd9920, %rd13, %rd9919;
	ld.f32 	%f1636, [%rd9920];
	cvt.u32.u16	%r10562, %rs1;
	cvt.u32.u16	%r10563, %rs30;
	mul.lo.s32 	%r10564, %r10562, %r10563;
	ld.u16 	%rs3006, [%SP+42];
	cvt.u32.u16	%r10565, %rs3006;
	mul.lo.s32 	%r10566, %r10565, 10;
	add.s32 	%r10567, %r10564, %r10566;
	cvt.u64.u16	%rd9921, %rs14;
	shl.b64 	%rd9922, %rd9921, 1;
	add.s64 	%rd9923, %rd9897, %rd9922;
	ld.u16 	%rs3007, [%rd9923];
	cvt.u32.u16	%r10568, %rs3007;
	add.s32 	%r10569, %r10567, %r10568;
	cvt.s64.s32	%rd9924, %r10569;
	shl.b64 	%rd9925, %rd9924, 2;
	add.s64 	%rd9926, %rd13, %rd9925;
	ld.f32 	%f1637, [%rd9926];
	add.u64 	%rd9927, %SP, 1112;
	add.u64 	%rd9928, %SP, 1128;
	// Callseq Start 305
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9927;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9928;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9894;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1633;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1634;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1635;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1636;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1637;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 305
tmp1397:

BB46_590:
	.loc	1 408 1
	cvt.u32.u16	%r10570, %rs14;
	ld.u16 	%rs3008, [%SP+16];
	cvt.u32.u16	%r10571, %rs3008;
	mul.lo.s32 	%r10572, %r10571, 4;
	add.s32 	%r10573, %r10570, %r10572;
	cvt.s64.s32	%rd9929, %r10573;
	shl.b64 	%rd9930, %rd9929, 1;
	mov.u64 	%rd9931, cBoolModel;
	cvta.const.u64 	%rd9932, %rd9931;
	add.s64 	%rd9933, %rd9932, %rd9930;
	ld.u16 	%rs3009, [%rd9933];
	setp.ne.s16	%p586, %rs3009, 0;
	not.pred 	%p587, %p586;
	@%p587 bra 	BB46_592;
	bra.uni 	BB46_591;

BB46_591:
	add.u64 	%rd9934, %SP, 780;
	.loc	1 408 1
tmp1398:
	add.s64 	%rd9935, %rd9934, 20;
	cvt.u32.u16	%r10574, %rs1;
	cvt.u32.u16	%r10575, %rs30;
	mul.lo.s32 	%r10576, %r10574, %r10575;
	ld.u16 	%rs3010, [%SP+42];
	cvt.u32.u16	%r10577, %rs3010;
	mul.lo.s32 	%r10578, %r10577, 11;
	add.s32 	%r10579, %r10576, %r10578;
	cvt.u64.u16	%rd9936, %rs14;
	mov.u64 	%rd9937, cSegToComp;
	cvta.const.u64 	%rd9938, %rd9937;
	shl.b64 	%rd9939, %rd9936, 1;
	add.s64 	%rd9940, %rd9938, %rd9939;
	ld.u16 	%rs3011, [%rd9940];
	cvt.u32.u16	%r10580, %rs3011;
	add.s32 	%r10581, %r10579, %r10580;
	cvt.s64.s32	%rd9941, %r10581;
	shl.b64 	%rd9942, %rd9941, 2;
	add.s64 	%rd9943, %rd13, %rd9942;
	ld.f32 	%f1638, [%rd9943];
	cvt.u32.u16	%r10582, %rs1;
	cvt.u32.u16	%r10583, %rs30;
	mul.lo.s32 	%r10584, %r10582, %r10583;
	ld.u16 	%rs3012, [%SP+42];
	cvt.u32.u16	%r10585, %rs3012;
	mul.lo.s32 	%r10586, %r10585, 12;
	add.s32 	%r10587, %r10584, %r10586;
	cvt.u64.u16	%rd9944, %rs14;
	shl.b64 	%rd9945, %rd9944, 1;
	add.s64 	%rd9946, %rd9938, %rd9945;
	ld.u16 	%rs3013, [%rd9946];
	cvt.u32.u16	%r10588, %rs3013;
	add.s32 	%r10589, %r10587, %r10588;
	cvt.s64.s32	%rd9947, %r10589;
	shl.b64 	%rd9948, %rd9947, 2;
	add.s64 	%rd9949, %rd13, %rd9948;
	ld.f32 	%f1639, [%rd9949];
	cvt.u32.u16	%r10590, %rs1;
	cvt.u32.u16	%r10591, %rs30;
	mul.lo.s32 	%r10592, %r10590, %r10591;
	ld.u16 	%rs3014, [%SP+42];
	cvt.u32.u16	%r10593, %rs3014;
	mul.lo.s32 	%r10594, %r10593, 13;
	add.s32 	%r10595, %r10592, %r10594;
	cvt.u64.u16	%rd9950, %rs14;
	shl.b64 	%rd9951, %rd9950, 1;
	add.s64 	%rd9952, %rd9938, %rd9951;
	ld.u16 	%rs3015, [%rd9952];
	cvt.u32.u16	%r10596, %rs3015;
	add.s32 	%r10597, %r10595, %r10596;
	cvt.s64.s32	%rd9953, %r10597;
	shl.b64 	%rd9954, %rd9953, 2;
	add.s64 	%rd9955, %rd13, %rd9954;
	ld.f32 	%f1640, [%rd9955];
	cvt.u32.u16	%r10598, %rs1;
	cvt.u32.u16	%r10599, %rs30;
	mul.lo.s32 	%r10600, %r10598, %r10599;
	ld.u16 	%rs3016, [%SP+42];
	cvt.u32.u16	%r10601, %rs3016;
	mul.lo.s32 	%r10602, %r10601, 14;
	add.s32 	%r10603, %r10600, %r10602;
	cvt.u64.u16	%rd9956, %rs14;
	shl.b64 	%rd9957, %rd9956, 1;
	add.s64 	%rd9958, %rd9938, %rd9957;
	ld.u16 	%rs3017, [%rd9958];
	cvt.u32.u16	%r10604, %rs3017;
	add.s32 	%r10605, %r10603, %r10604;
	cvt.s64.s32	%rd9959, %r10605;
	shl.b64 	%rd9960, %rd9959, 2;
	add.s64 	%rd9961, %rd13, %rd9960;
	ld.f32 	%f1641, [%rd9961];
	cvt.u32.u16	%r10606, %rs1;
	cvt.u32.u16	%r10607, %rs30;
	mul.lo.s32 	%r10608, %r10606, %r10607;
	ld.u16 	%rs3018, [%SP+42];
	cvt.u32.u16	%r10609, %rs3018;
	mul.lo.s32 	%r10610, %r10609, 15;
	add.s32 	%r10611, %r10608, %r10610;
	cvt.u64.u16	%rd9962, %rs14;
	shl.b64 	%rd9963, %rd9962, 1;
	add.s64 	%rd9964, %rd9938, %rd9963;
	ld.u16 	%rs3019, [%rd9964];
	cvt.u32.u16	%r10612, %rs3019;
	add.s32 	%r10613, %r10611, %r10612;
	cvt.s64.s32	%rd9965, %r10613;
	shl.b64 	%rd9966, %rd9965, 2;
	add.s64 	%rd9967, %rd13, %rd9966;
	ld.f32 	%f1642, [%rd9967];
	add.u64 	%rd9968, %SP, 1112;
	add.u64 	%rd9969, %SP, 1128;
	// Callseq Start 306
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd9968;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9969;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9935;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1638;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1639;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1640;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1641;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1642;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 306
tmp1399:

BB46_592:
	.loc	1 408 1
	cvt.u32.u16	%r10614, %rs14;
	ld.u16 	%rs3020, [%SP+16];
	cvt.u32.u16	%r10615, %rs3020;
	mul.lo.s32 	%r10616, %r10615, 5;
	add.s32 	%r10617, %r10614, %r10616;
	cvt.s64.s32	%rd9970, %r10617;
	shl.b64 	%rd9971, %rd9970, 1;
	mov.u64 	%rd9972, cBoolModel;
	cvta.const.u64 	%rd9973, %rd9972;
	add.s64 	%rd9974, %rd9973, %rd9971;
	ld.u16 	%rs3021, [%rd9974];
	setp.ne.s16	%p588, %rs3021, 0;
	not.pred 	%p589, %p588;
	@%p589 bra 	BB46_594;
	bra.uni 	BB46_593;

BB46_593:
	add.u64 	%rd9975, %SP, 780;
	.loc	1 408 1
tmp1400:
	add.s64 	%rd9976, %rd9975, 24;
	add.s64 	%rd9977, %rd9975, 28;
	cvt.u32.u16	%r10618, %rs1;
	cvt.u32.u16	%r10619, %rs30;
	mul.lo.s32 	%r10620, %r10618, %r10619;
	ld.u16 	%rs3022, [%SP+42];
	cvt.u32.u16	%r10621, %rs3022;
	mul.lo.s32 	%r10622, %r10621, 16;
	add.s32 	%r10623, %r10620, %r10622;
	cvt.u64.u16	%rd9978, %rs14;
	mov.u64 	%rd9979, cSegToComp;
	cvta.const.u64 	%rd9980, %rd9979;
	shl.b64 	%rd9981, %rd9978, 1;
	add.s64 	%rd9982, %rd9980, %rd9981;
	ld.u16 	%rs3023, [%rd9982];
	cvt.u32.u16	%r10624, %rs3023;
	add.s32 	%r10625, %r10623, %r10624;
	cvt.s64.s32	%rd9983, %r10625;
	shl.b64 	%rd9984, %rd9983, 2;
	add.s64 	%rd9985, %rd13, %rd9984;
	ld.f32 	%f1643, [%rd9985];
	cvt.u32.u16	%r10626, %rs1;
	cvt.u32.u16	%r10627, %rs30;
	mul.lo.s32 	%r10628, %r10626, %r10627;
	ld.u16 	%rs3024, [%SP+42];
	cvt.u32.u16	%r10629, %rs3024;
	mul.lo.s32 	%r10630, %r10629, 17;
	add.s32 	%r10631, %r10628, %r10630;
	cvt.u64.u16	%rd9986, %rs14;
	shl.b64 	%rd9987, %rd9986, 1;
	add.s64 	%rd9988, %rd9980, %rd9987;
	ld.u16 	%rs3025, [%rd9988];
	cvt.u32.u16	%r10632, %rs3025;
	add.s32 	%r10633, %r10631, %r10632;
	cvt.s64.s32	%rd9989, %r10633;
	shl.b64 	%rd9990, %rd9989, 2;
	add.s64 	%rd9991, %rd13, %rd9990;
	ld.f32 	%f1644, [%rd9991];
	cvt.u32.u16	%r10634, %rs1;
	cvt.u32.u16	%r10635, %rs30;
	mul.lo.s32 	%r10636, %r10634, %r10635;
	ld.u16 	%rs3026, [%SP+42];
	cvt.u32.u16	%r10637, %rs3026;
	mul.lo.s32 	%r10638, %r10637, 18;
	add.s32 	%r10639, %r10636, %r10638;
	cvt.u64.u16	%rd9992, %rs14;
	shl.b64 	%rd9993, %rd9992, 1;
	add.s64 	%rd9994, %rd9980, %rd9993;
	ld.u16 	%rs3027, [%rd9994];
	cvt.u32.u16	%r10640, %rs3027;
	add.s32 	%r10641, %r10639, %r10640;
	cvt.s64.s32	%rd9995, %r10641;
	shl.b64 	%rd9996, %rd9995, 2;
	add.s64 	%rd9997, %rd13, %rd9996;
	ld.f32 	%f1645, [%rd9997];
	cvt.u32.u16	%r10642, %rs1;
	cvt.u32.u16	%r10643, %rs30;
	mul.lo.s32 	%r10644, %r10642, %r10643;
	ld.u16 	%rs3028, [%SP+42];
	cvt.u32.u16	%r10645, %rs3028;
	mul.lo.s32 	%r10646, %r10645, 19;
	add.s32 	%r10647, %r10644, %r10646;
	cvt.u64.u16	%rd9998, %rs14;
	shl.b64 	%rd9999, %rd9998, 1;
	add.s64 	%rd10000, %rd9980, %rd9999;
	ld.u16 	%rs3029, [%rd10000];
	cvt.u32.u16	%r10648, %rs3029;
	add.s32 	%r10649, %r10647, %r10648;
	cvt.s64.s32	%rd10001, %r10649;
	shl.b64 	%rd10002, %rd10001, 2;
	add.s64 	%rd10003, %rd13, %rd10002;
	ld.f32 	%f1646, [%rd10003];
	cvt.u32.u16	%r10650, %rs1;
	cvt.u32.u16	%r10651, %rs30;
	mul.lo.s32 	%r10652, %r10650, %r10651;
	ld.u16 	%rs3030, [%SP+42];
	cvt.u32.u16	%r10653, %rs3030;
	mul.lo.s32 	%r10654, %r10653, 20;
	add.s32 	%r10655, %r10652, %r10654;
	cvt.u64.u16	%rd10004, %rs14;
	shl.b64 	%rd10005, %rd10004, 1;
	add.s64 	%rd10006, %rd9980, %rd10005;
	ld.u16 	%rs3031, [%rd10006];
	cvt.u32.u16	%r10656, %rs3031;
	add.s32 	%r10657, %r10655, %r10656;
	cvt.s64.s32	%rd10007, %r10657;
	shl.b64 	%rd10008, %rd10007, 2;
	add.s64 	%rd10009, %rd13, %rd10008;
	ld.f32 	%f1647, [%rd10009];
	cvt.u32.u16	%r10658, %rs1;
	cvt.u32.u16	%r10659, %rs30;
	mul.lo.s32 	%r10660, %r10658, %r10659;
	ld.u16 	%rs3032, [%SP+42];
	cvt.u32.u16	%r10661, %rs3032;
	mul.lo.s32 	%r10662, %r10661, 21;
	add.s32 	%r10663, %r10660, %r10662;
	cvt.u64.u16	%rd10010, %rs14;
	shl.b64 	%rd10011, %rd10010, 1;
	add.s64 	%rd10012, %rd9980, %rd10011;
	ld.u16 	%rs3033, [%rd10012];
	cvt.u32.u16	%r10664, %rs3033;
	add.s32 	%r10665, %r10663, %r10664;
	cvt.s64.s32	%rd10013, %r10665;
	shl.b64 	%rd10014, %rd10013, 2;
	add.s64 	%rd10015, %rd13, %rd10014;
	ld.f32 	%f1648, [%rd10015];
	cvt.u32.u16	%r10666, %rs1;
	cvt.u32.u16	%r10667, %rs30;
	mul.lo.s32 	%r10668, %r10666, %r10667;
	ld.u16 	%rs3034, [%SP+42];
	cvt.u32.u16	%r10669, %rs3034;
	mul.lo.s32 	%r10670, %r10669, 22;
	add.s32 	%r10671, %r10668, %r10670;
	cvt.u64.u16	%rd10016, %rs14;
	shl.b64 	%rd10017, %rd10016, 1;
	add.s64 	%rd10018, %rd9980, %rd10017;
	ld.u16 	%rs3035, [%rd10018];
	cvt.u32.u16	%r10672, %rs3035;
	add.s32 	%r10673, %r10671, %r10672;
	cvt.s64.s32	%rd10019, %r10673;
	shl.b64 	%rd10020, %rd10019, 2;
	add.s64 	%rd10021, %rd13, %rd10020;
	ld.f32 	%f1649, [%rd10021];
	cvt.u32.u16	%r10674, %rs1;
	cvt.u32.u16	%r10675, %rs30;
	mul.lo.s32 	%r10676, %r10674, %r10675;
	ld.u16 	%rs3036, [%SP+42];
	cvt.u32.u16	%r10677, %rs3036;
	mul.lo.s32 	%r10678, %r10677, 23;
	add.s32 	%r10679, %r10676, %r10678;
	cvt.u64.u16	%rd10022, %rs14;
	shl.b64 	%rd10023, %rd10022, 1;
	add.s64 	%rd10024, %rd9980, %rd10023;
	ld.u16 	%rs3037, [%rd10024];
	cvt.u32.u16	%r10680, %rs3037;
	add.s32 	%r10681, %r10679, %r10680;
	cvt.s64.s32	%rd10025, %r10681;
	shl.b64 	%rd10026, %rd10025, 2;
	add.s64 	%rd10027, %rd13, %rd10026;
	ld.f32 	%f1650, [%rd10027];
	cvt.u32.u16	%r10682, %rs1;
	cvt.u32.u16	%r10683, %rs30;
	mul.lo.s32 	%r10684, %r10682, %r10683;
	ld.u16 	%rs3038, [%SP+42];
	cvt.u32.u16	%r10685, %rs3038;
	mul.lo.s32 	%r10686, %r10685, 24;
	add.s32 	%r10687, %r10684, %r10686;
	cvt.u64.u16	%rd10028, %rs14;
	shl.b64 	%rd10029, %rd10028, 1;
	add.s64 	%rd10030, %rd9980, %rd10029;
	ld.u16 	%rs3039, [%rd10030];
	cvt.u32.u16	%r10688, %rs3039;
	add.s32 	%r10689, %r10687, %r10688;
	cvt.s64.s32	%rd10031, %r10689;
	shl.b64 	%rd10032, %rd10031, 2;
	add.s64 	%rd10033, %rd13, %rd10032;
	ld.f32 	%f1651, [%rd10033];
	cvt.u32.u16	%r10690, %rs1;
	cvt.u32.u16	%r10691, %rs30;
	mul.lo.s32 	%r10692, %r10690, %r10691;
	ld.u16 	%rs3040, [%SP+42];
	cvt.u32.u16	%r10693, %rs3040;
	mul.lo.s32 	%r10694, %r10693, 25;
	add.s32 	%r10695, %r10692, %r10694;
	cvt.u64.u16	%rd10034, %rs14;
	shl.b64 	%rd10035, %rd10034, 1;
	add.s64 	%rd10036, %rd9980, %rd10035;
	ld.u16 	%rs3041, [%rd10036];
	cvt.u32.u16	%r10696, %rs3041;
	add.s32 	%r10697, %r10695, %r10696;
	cvt.s64.s32	%rd10037, %r10697;
	shl.b64 	%rd10038, %rd10037, 2;
	add.s64 	%rd10039, %rd13, %rd10038;
	ld.f32 	%f1652, [%rd10039];
	cvt.u32.u16	%r10698, %rs1;
	cvt.u32.u16	%r10699, %rs30;
	mul.lo.s32 	%r10700, %r10698, %r10699;
	ld.u16 	%rs3042, [%SP+42];
	cvt.u32.u16	%r10701, %rs3042;
	mul.lo.s32 	%r10702, %r10701, 26;
	add.s32 	%r10703, %r10700, %r10702;
	cvt.u64.u16	%rd10040, %rs14;
	shl.b64 	%rd10041, %rd10040, 1;
	add.s64 	%rd10042, %rd9980, %rd10041;
	ld.u16 	%rs3043, [%rd10042];
	cvt.u32.u16	%r10704, %rs3043;
	add.s32 	%r10705, %r10703, %r10704;
	cvt.s64.s32	%rd10043, %r10705;
	shl.b64 	%rd10044, %rd10043, 2;
	add.s64 	%rd10045, %rd13, %rd10044;
	ld.f32 	%f1653, [%rd10045];
	cvt.u32.u16	%r10706, %rs1;
	cvt.u32.u16	%r10707, %rs30;
	mul.lo.s32 	%r10708, %r10706, %r10707;
	ld.u16 	%rs3044, [%SP+42];
	cvt.u32.u16	%r10709, %rs3044;
	mul.lo.s32 	%r10710, %r10709, 27;
	add.s32 	%r10711, %r10708, %r10710;
	cvt.u64.u16	%rd10046, %rs14;
	shl.b64 	%rd10047, %rd10046, 1;
	add.s64 	%rd10048, %rd9980, %rd10047;
	ld.u16 	%rs3045, [%rd10048];
	cvt.u32.u16	%r10712, %rs3045;
	add.s32 	%r10713, %r10711, %r10712;
	cvt.s64.s32	%rd10049, %r10713;
	shl.b64 	%rd10050, %rd10049, 2;
	add.s64 	%rd10051, %rd13, %rd10050;
	ld.f32 	%f1654, [%rd10051];
	add.u64 	%rd10052, %SP, 1112;
	add.u64 	%rd10053, %SP, 1128;
	// Callseq Start 307
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10052;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd10053;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9976;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9977;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1643;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1644;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1645;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1646;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1647;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1648;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1649;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1650;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1651;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1652;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1653;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1654;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 307
tmp1401:

BB46_594:
	.loc	1 408 1
	cvt.u32.u16	%r10714, %rs14;
	ld.u16 	%rs3046, [%SP+16];
	cvt.u32.u16	%r10715, %rs3046;
	mul.lo.s32 	%r10716, %r10715, 6;
	add.s32 	%r10717, %r10714, %r10716;
	cvt.s64.s32	%rd10054, %r10717;
	shl.b64 	%rd10055, %rd10054, 1;
	mov.u64 	%rd10056, cBoolModel;
	cvta.const.u64 	%rd10057, %rd10056;
	add.s64 	%rd10058, %rd10057, %rd10055;
	ld.u16 	%rs3047, [%rd10058];
	setp.ne.s16	%p590, %rs3047, 0;
	not.pred 	%p591, %p590;
	@%p591 bra 	BB46_596;
	bra.uni 	BB46_595;

BB46_595:
	.loc	1 408 1
tmp1402:
	cvt.u32.u16	%r10718, %rs1;
	cvt.u32.u16	%r10719, %rs30;
	mul.lo.s32 	%r10720, %r10718, %r10719;
	ld.u16 	%rs3048, [%SP+42];
	cvt.u32.u16	%r10721, %rs3048;
	mul.lo.s32 	%r10722, %r10721, 28;
	add.s32 	%r10723, %r10720, %r10722;
	cvt.u64.u16	%rd10059, %rs14;
	mov.u64 	%rd10060, cSegToComp;
	cvta.const.u64 	%rd10061, %rd10060;
	shl.b64 	%rd10062, %rd10059, 1;
	add.s64 	%rd10063, %rd10061, %rd10062;
	ld.u16 	%rs3049, [%rd10063];
	cvt.u32.u16	%r10724, %rs3049;
	add.s32 	%r10725, %r10723, %r10724;
	cvt.s64.s32	%rd10064, %r10725;
	shl.b64 	%rd10065, %rd10064, 2;
	add.s64 	%rd10066, %rd13, %rd10065;
	ld.f32 	%f1655, [%rd10066];
	cvt.u32.u16	%r10726, %rs1;
	cvt.u32.u16	%r10727, %rs30;
	mul.lo.s32 	%r10728, %r10726, %r10727;
	ld.u16 	%rs3050, [%SP+42];
	cvt.u32.u16	%r10729, %rs3050;
	mul.lo.s32 	%r10730, %r10729, 29;
	add.s32 	%r10731, %r10728, %r10730;
	cvt.u64.u16	%rd10067, %rs14;
	shl.b64 	%rd10068, %rd10067, 1;
	add.s64 	%rd10069, %rd10061, %rd10068;
	ld.u16 	%rs3051, [%rd10069];
	cvt.u32.u16	%r10732, %rs3051;
	add.s32 	%r10733, %r10731, %r10732;
	cvt.s64.s32	%rd10070, %r10733;
	shl.b64 	%rd10071, %rd10070, 2;
	add.s64 	%rd10072, %rd13, %rd10071;
	ld.f32 	%f1656, [%rd10072];
	add.u64 	%rd10073, %SP, 1112;
	add.u64 	%rd10074, %SP, 1128;
	// Callseq Start 308
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10073;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd10074;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2216;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1655;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1656;
	call.uni 
	_Z21CuBreakpointModel_pasRdRffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 308
tmp1403:

BB46_596:
	.loc	1 412 1
	ld.f64 	%fd329, [%SP+832];
	ld.f64 	%fd330, [%SP+824];
	sub.f64 	%fd331, %fd329, %fd330;
tmp1404:
	mov.f64 	%fd332, 0d3F50624DD2F1A9FC;
	mov.f64 	%fd333, %fd332;
tmp1405:
	.loc	1 412 58
	bra.uni	tmp1406;
tmp1406:
	.loc	4 1448 3
	div.rn.f64 	%fd334, %fd331, %fd333;
tmp1407:
	.loc	1 412 58
	cvt.rn.ftz.f32.f64	%f1657, %fd334;
tmp1408:
	.loc	1 412 1
	ld.f64 	%fd335, [%SP+856];
	ld.f64 	%fd336, [%SP+848];
	sub.f64 	%fd337, %fd335, %fd336;
tmp1409:
	mov.f64 	%fd338, %fd332;
tmp1410:
	.loc	1 412 58
	bra.uni	tmp1411;
tmp1411:
	.loc	4 1448 3
	div.rn.f64 	%fd339, %fd337, %fd338;
tmp1412:
	.loc	1 412 58
	cvt.rn.ftz.f32.f64	%f1658, %fd339;
tmp1413:
	.loc	1 412 1
	ld.f64 	%fd340, [%SP+880];
	ld.f64 	%fd341, [%SP+872];
	sub.f64 	%fd342, %fd340, %fd341;
tmp1414:
	mov.f64 	%fd343, %fd332;
tmp1415:
	.loc	1 412 59
	bra.uni	tmp1416;
tmp1416:
	.loc	4 1448 3
	div.rn.f64 	%fd344, %fd342, %fd343;
tmp1417:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1659, %fd344;
tmp1418:
	.loc	1 412 1
	ld.f64 	%fd345, [%SP+904];
	ld.f64 	%fd346, [%SP+896];
	sub.f64 	%fd347, %fd345, %fd346;
tmp1419:
	mov.f64 	%fd348, %fd332;
tmp1420:
	.loc	1 412 59
	bra.uni	tmp1421;
tmp1421:
	.loc	4 1448 3
	div.rn.f64 	%fd349, %fd347, %fd348;
tmp1422:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1660, %fd349;
tmp1423:
	.loc	1 412 1
	ld.f64 	%fd350, [%SP+928];
	ld.f64 	%fd351, [%SP+920];
	sub.f64 	%fd352, %fd350, %fd351;
tmp1424:
	mov.f64 	%fd353, %fd332;
tmp1425:
	.loc	1 412 59
	bra.uni	tmp1426;
tmp1426:
	.loc	4 1448 3
	div.rn.f64 	%fd354, %fd352, %fd353;
tmp1427:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1661, %fd354;
tmp1428:
	.loc	1 412 1
	ld.f64 	%fd355, [%SP+952];
	ld.f64 	%fd356, [%SP+944];
	sub.f64 	%fd357, %fd355, %fd356;
tmp1429:
	mov.f64 	%fd358, %fd332;
tmp1430:
	.loc	1 412 59
	bra.uni	tmp1431;
tmp1431:
	.loc	4 1448 3
	div.rn.f64 	%fd359, %fd357, %fd358;
tmp1432:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1662, %fd359;
tmp1433:
	.loc	1 412 1
	ld.f64 	%fd360, [%SP+976];
	ld.f64 	%fd361, [%SP+968];
	sub.f64 	%fd362, %fd360, %fd361;
tmp1434:
	mov.f64 	%fd363, %fd332;
tmp1435:
	.loc	1 412 59
	bra.uni	tmp1436;
tmp1436:
	.loc	4 1448 3
	div.rn.f64 	%fd364, %fd362, %fd363;
tmp1437:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1663, %fd364;
tmp1438:
	.loc	1 412 1
	ld.f64 	%fd365, [%SP+1000];
	ld.f64 	%fd366, [%SP+992];
	sub.f64 	%fd367, %fd365, %fd366;
tmp1439:
	mov.f64 	%fd368, %fd332;
tmp1440:
	.loc	1 412 59
	bra.uni	tmp1441;
tmp1441:
	.loc	4 1448 3
	div.rn.f64 	%fd369, %fd367, %fd368;
tmp1442:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1664, %fd369;
tmp1443:
	.loc	1 412 1
	ld.f64 	%fd370, [%SP+1024];
	ld.f64 	%fd371, [%SP+1016];
	sub.f64 	%fd372, %fd370, %fd371;
tmp1444:
	mov.f64 	%fd373, %fd332;
tmp1445:
	.loc	1 412 59
	bra.uni	tmp1446;
tmp1446:
	.loc	4 1448 3
	div.rn.f64 	%fd374, %fd372, %fd373;
tmp1447:
	.loc	1 412 59
	cvt.rn.ftz.f32.f64	%f1665, %fd374;
tmp1448:
	.loc	1 412 1
	ld.f64 	%fd375, [%SP+1048];
	ld.f64 	%fd376, [%SP+1040];
	sub.f64 	%fd377, %fd375, %fd376;
tmp1449:
	mov.f64 	%fd378, %fd332;
tmp1450:
	.loc	1 412 60
	bra.uni	tmp1451;
tmp1451:
	.loc	4 1448 3
	div.rn.f64 	%fd379, %fd377, %fd378;
tmp1452:
	.loc	1 412 60
	cvt.rn.ftz.f32.f64	%f1666, %fd379;
tmp1453:
	.loc	1 412 1
	ld.f64 	%fd380, [%SP+1072];
	ld.f64 	%fd381, [%SP+1064];
	sub.f64 	%fd382, %fd380, %fd381;
tmp1454:
	mov.f64 	%fd383, %fd332;
tmp1455:
	.loc	1 412 60
	bra.uni	tmp1456;
tmp1456:
	.loc	4 1448 3
	div.rn.f64 	%fd384, %fd382, %fd383;
tmp1457:
	.loc	1 412 60
	cvt.rn.ftz.f32.f64	%f1667, %fd384;
tmp1458:
	.loc	1 412 1
	ld.f64 	%fd385, [%SP+1096];
	ld.f64 	%fd386, [%SP+1088];
	sub.f64 	%fd387, %fd385, %fd386;
tmp1459:
	mov.f64 	%fd388, %fd332;
tmp1460:
	.loc	1 412 60
	bra.uni	tmp1461;
tmp1461:
	.loc	4 1448 3
	div.rn.f64 	%fd389, %fd387, %fd388;
tmp1462:
	.loc	1 412 60
	cvt.rn.ftz.f32.f64	%f1668, %fd389;
tmp1463:
	.loc	1 412 1
	ld.f64 	%fd390, [%SP+1120];
	ld.f64 	%fd391, [%SP+1112];
	sub.f64 	%fd392, %fd390, %fd391;
tmp1464:
	mov.f64 	%fd393, %fd332;
tmp1465:
	.loc	1 412 60
	bra.uni	tmp1466;
tmp1466:
	.loc	4 1448 3
	div.rn.f64 	%fd394, %fd392, %fd393;
tmp1467:
	.loc	1 412 60
	cvt.rn.ftz.f32.f64	%f1669, %fd394;
tmp1468:
	.loc	1 415 1
	cvt.ftz.f64.f32	%fd395, %f2219;
	ld.f64 	%fd396, [%SP+824];
	sub.f64 	%fd1, %fd395, %fd396;
tmp1469:
	cvt.ftz.f64.f32	%fd397, %f2220;
	ld.f64 	%fd398, [%SP+848];
	sub.f64 	%fd2, %fd397, %fd398;
tmp1470:
	cvt.ftz.f64.f32	%fd399, %f2221;
	ld.f64 	%fd400, [%SP+872];
	sub.f64 	%fd3, %fd399, %fd400;
tmp1471:
	cvt.ftz.f64.f32	%fd401, %f2222;
	ld.f64 	%fd402, [%SP+896];
	sub.f64 	%fd4, %fd401, %fd402;
tmp1472:
	cvt.ftz.f64.f32	%fd403, %f2223;
	ld.f64 	%fd404, [%SP+920];
	sub.f64 	%fd5, %fd403, %fd404;
tmp1473:
	cvt.ftz.f64.f32	%fd405, %f2224;
	ld.f64 	%fd406, [%SP+944];
	sub.f64 	%fd6, %fd405, %fd406;
tmp1474:
	cvt.ftz.f64.f32	%fd407, %f2225;
	ld.f64 	%fd408, [%SP+968];
	sub.f64 	%fd7, %fd407, %fd408;
tmp1475:
	cvt.ftz.f64.f32	%fd409, %f2226;
	ld.f64 	%fd410, [%SP+992];
	sub.f64 	%fd8, %fd409, %fd410;
tmp1476:
	cvt.ftz.f64.f32	%fd411, %f2227;
	ld.f64 	%fd412, [%SP+1016];
	sub.f64 	%fd9, %fd411, %fd412;
tmp1477:
	cvt.ftz.f64.f32	%fd413, %f2228;
	ld.f64 	%fd414, [%SP+1040];
	sub.f64 	%fd10, %fd413, %fd414;
tmp1478:
	cvt.ftz.f64.f32	%fd415, %f2229;
	ld.f64 	%fd416, [%SP+1064];
	sub.f64 	%fd11, %fd415, %fd416;
tmp1479:
	cvt.ftz.f64.f32	%fd417, %f2230;
	ld.f64 	%fd418, [%SP+1088];
	sub.f64 	%fd12, %fd417, %fd418;
tmp1480:
	cvt.ftz.f64.f32	%fd419, %f2231;
	ld.f64 	%fd420, [%SP+1112];
	sub.f64 	%fd13, %fd419, %fd420;
tmp1481:
	.loc	1 417 1
	cvt.u64.u16	%rd10075, %rs2;
	mov.u64 	%rd10076, cCm;
	cvta.const.u64 	%rd10077, %rd10076;
	shl.b64 	%rd10078, %rd10075, 2;
	add.s64 	%rd10079, %rd10077, %rd10078;
	ld.f32 	%f1670, [%rd10079];
	cvt.ftz.f64.f32	%fd421, %f1670;
	cvt.rn.ftz.f32.f64	%f1671, %fd421;
	mul.ftz.f32 	%f1672, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd422, %f1672;
	cvt.rn.ftz.f32.f64	%f1673, %fd422;
tmp1482:
	.loc	1 417 111
	bra.uni	tmp1483;
tmp1483:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1674, %f1671, %f1673;
tmp1484:
	.loc	1 417 111
	add.ftz.f32 	%f1675, %f1657, %f1674;
	cvt.ftz.f64.f32	%fd423, %f1675;
tmp1485:
	.loc	1 417 1
	ld.u16 	%rs3052, [%SP+16];
	cvt.u32.u16	%r10734, %rs3052;
	cvt.u32.u16	%r10735, %rs2;
	sub.s32 	%r10736, %r10734, %r10735;
	sub.s32 	%r10737, %r10736, 1;
	cvt.s64.s32	%rd10080, %r10737;
	shl.b64 	%rd10081, %rd10080, 3;
	mov.u64 	%rd10082, cF;
	cvta.const.u64 	%rd10083, %rd10082;
	add.s64 	%rd10084, %rd10083, %rd10081;
	ld.f64 	%fd424, [%rd10084];
	sub.f64 	%fd14, %fd423, %fd424;
tmp1486:
	cvt.u64.u16	%rd10085, %rs3;
	shl.b64 	%rd10086, %rd10085, 2;
	add.s64 	%rd10087, %rd10077, %rd10086;
	ld.f32 	%f1676, [%rd10087];
	cvt.ftz.f64.f32	%fd425, %f1676;
	cvt.rn.ftz.f32.f64	%f1677, %fd425;
	mul.ftz.f32 	%f1678, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd426, %f1678;
	cvt.rn.ftz.f32.f64	%f1679, %fd426;
tmp1487:
	.loc	1 417 111
	bra.uni	tmp1488;
tmp1488:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1680, %f1677, %f1679;
tmp1489:
	.loc	1 417 111
	add.ftz.f32 	%f1681, %f1658, %f1680;
	cvt.ftz.f64.f32	%fd427, %f1681;
tmp1490:
	.loc	1 417 1
	ld.u16 	%rs3053, [%SP+16];
	cvt.u32.u16	%r10738, %rs3053;
	cvt.u32.u16	%r10739, %rs3;
	sub.s32 	%r10740, %r10738, %r10739;
	sub.s32 	%r10741, %r10740, 1;
	cvt.s64.s32	%rd10088, %r10741;
	shl.b64 	%rd10089, %rd10088, 3;
	add.s64 	%rd10090, %rd10083, %rd10089;
	ld.f64 	%fd428, [%rd10090];
	sub.f64 	%fd15, %fd427, %fd428;
tmp1491:
	cvt.u64.u16	%rd10091, %rs4;
	shl.b64 	%rd10092, %rd10091, 2;
	add.s64 	%rd10093, %rd10077, %rd10092;
	ld.f32 	%f1682, [%rd10093];
	cvt.ftz.f64.f32	%fd429, %f1682;
	cvt.rn.ftz.f32.f64	%f1683, %fd429;
	mul.ftz.f32 	%f1684, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd430, %f1684;
	cvt.rn.ftz.f32.f64	%f1685, %fd430;
tmp1492:
	.loc	1 417 113
	bra.uni	tmp1493;
tmp1493:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1686, %f1683, %f1685;
tmp1494:
	.loc	1 417 113
	add.ftz.f32 	%f1687, %f1659, %f1686;
	cvt.ftz.f64.f32	%fd431, %f1687;
tmp1495:
	.loc	1 417 1
	ld.u16 	%rs3054, [%SP+16];
	cvt.u32.u16	%r10742, %rs3054;
	cvt.u32.u16	%r10743, %rs4;
	sub.s32 	%r10744, %r10742, %r10743;
	sub.s32 	%r10745, %r10744, 1;
	cvt.s64.s32	%rd10094, %r10745;
	shl.b64 	%rd10095, %rd10094, 3;
	add.s64 	%rd10096, %rd10083, %rd10095;
	ld.f64 	%fd432, [%rd10096];
	sub.f64 	%fd16, %fd431, %fd432;
tmp1496:
	cvt.u64.u16	%rd10097, %rs5;
	shl.b64 	%rd10098, %rd10097, 2;
	add.s64 	%rd10099, %rd10077, %rd10098;
	ld.f32 	%f1688, [%rd10099];
	cvt.ftz.f64.f32	%fd433, %f1688;
	cvt.rn.ftz.f32.f64	%f1689, %fd433;
	mul.ftz.f32 	%f1690, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd434, %f1690;
	cvt.rn.ftz.f32.f64	%f1691, %fd434;
tmp1497:
	.loc	1 417 113
	bra.uni	tmp1498;
tmp1498:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1692, %f1689, %f1691;
tmp1499:
	.loc	1 417 113
	add.ftz.f32 	%f1693, %f1660, %f1692;
	cvt.ftz.f64.f32	%fd435, %f1693;
tmp1500:
	.loc	1 417 1
	ld.u16 	%rs3055, [%SP+16];
	cvt.u32.u16	%r10746, %rs3055;
	cvt.u32.u16	%r10747, %rs5;
	sub.s32 	%r10748, %r10746, %r10747;
	sub.s32 	%r10749, %r10748, 1;
	cvt.s64.s32	%rd10100, %r10749;
	shl.b64 	%rd10101, %rd10100, 3;
	add.s64 	%rd10102, %rd10083, %rd10101;
	ld.f64 	%fd436, [%rd10102];
	sub.f64 	%fd17, %fd435, %fd436;
tmp1501:
	cvt.u64.u16	%rd10103, %rs6;
	shl.b64 	%rd10104, %rd10103, 2;
	add.s64 	%rd10105, %rd10077, %rd10104;
	ld.f32 	%f1694, [%rd10105];
	cvt.ftz.f64.f32	%fd437, %f1694;
	cvt.rn.ftz.f32.f64	%f1695, %fd437;
	mul.ftz.f32 	%f1696, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd438, %f1696;
	cvt.rn.ftz.f32.f64	%f1697, %fd438;
tmp1502:
	.loc	1 417 113
	bra.uni	tmp1503;
tmp1503:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1698, %f1695, %f1697;
tmp1504:
	.loc	1 417 113
	add.ftz.f32 	%f1699, %f1661, %f1698;
	cvt.ftz.f64.f32	%fd439, %f1699;
tmp1505:
	.loc	1 417 1
	ld.u16 	%rs3056, [%SP+16];
	cvt.u32.u16	%r10750, %rs3056;
	cvt.u32.u16	%r10751, %rs6;
	sub.s32 	%r10752, %r10750, %r10751;
	sub.s32 	%r10753, %r10752, 1;
	cvt.s64.s32	%rd10106, %r10753;
	shl.b64 	%rd10107, %rd10106, 3;
	add.s64 	%rd10108, %rd10083, %rd10107;
	ld.f64 	%fd440, [%rd10108];
	sub.f64 	%fd18, %fd439, %fd440;
tmp1506:
	cvt.u64.u16	%rd10109, %rs7;
	shl.b64 	%rd10110, %rd10109, 2;
	add.s64 	%rd10111, %rd10077, %rd10110;
	ld.f32 	%f1700, [%rd10111];
	cvt.ftz.f64.f32	%fd441, %f1700;
	cvt.rn.ftz.f32.f64	%f1701, %fd441;
	mul.ftz.f32 	%f1702, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd442, %f1702;
	cvt.rn.ftz.f32.f64	%f1703, %fd442;
tmp1507:
	.loc	1 417 113
	bra.uni	tmp1508;
tmp1508:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1704, %f1701, %f1703;
tmp1509:
	.loc	1 417 113
	add.ftz.f32 	%f1705, %f1662, %f1704;
	cvt.ftz.f64.f32	%fd443, %f1705;
tmp1510:
	.loc	1 417 1
	ld.u16 	%rs3057, [%SP+16];
	cvt.u32.u16	%r10754, %rs3057;
	cvt.u32.u16	%r10755, %rs7;
	sub.s32 	%r10756, %r10754, %r10755;
	sub.s32 	%r10757, %r10756, 1;
	cvt.s64.s32	%rd10112, %r10757;
	shl.b64 	%rd10113, %rd10112, 3;
	add.s64 	%rd10114, %rd10083, %rd10113;
	ld.f64 	%fd444, [%rd10114];
	sub.f64 	%fd19, %fd443, %fd444;
tmp1511:
	cvt.u64.u16	%rd10115, %rs8;
	shl.b64 	%rd10116, %rd10115, 2;
	add.s64 	%rd10117, %rd10077, %rd10116;
	ld.f32 	%f1706, [%rd10117];
	cvt.ftz.f64.f32	%fd445, %f1706;
	cvt.rn.ftz.f32.f64	%f1707, %fd445;
	mul.ftz.f32 	%f1708, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd446, %f1708;
	cvt.rn.ftz.f32.f64	%f1709, %fd446;
tmp1512:
	.loc	1 417 113
	bra.uni	tmp1513;
tmp1513:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1710, %f1707, %f1709;
tmp1514:
	.loc	1 417 113
	add.ftz.f32 	%f1711, %f1663, %f1710;
	cvt.ftz.f64.f32	%fd447, %f1711;
tmp1515:
	.loc	1 417 1
	ld.u16 	%rs3058, [%SP+16];
	cvt.u32.u16	%r10758, %rs3058;
	cvt.u32.u16	%r10759, %rs8;
	sub.s32 	%r10760, %r10758, %r10759;
	sub.s32 	%r10761, %r10760, 1;
	cvt.s64.s32	%rd10118, %r10761;
	shl.b64 	%rd10119, %rd10118, 3;
	add.s64 	%rd10120, %rd10083, %rd10119;
	ld.f64 	%fd448, [%rd10120];
	sub.f64 	%fd20, %fd447, %fd448;
tmp1516:
	cvt.u64.u16	%rd10121, %rs9;
	shl.b64 	%rd10122, %rd10121, 2;
	add.s64 	%rd10123, %rd10077, %rd10122;
	ld.f32 	%f1712, [%rd10123];
	cvt.ftz.f64.f32	%fd449, %f1712;
	cvt.rn.ftz.f32.f64	%f1713, %fd449;
	mul.ftz.f32 	%f1714, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd450, %f1714;
	cvt.rn.ftz.f32.f64	%f1715, %fd450;
tmp1517:
	.loc	1 417 113
	bra.uni	tmp1518;
tmp1518:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1716, %f1713, %f1715;
tmp1519:
	.loc	1 417 113
	add.ftz.f32 	%f1717, %f1664, %f1716;
	cvt.ftz.f64.f32	%fd451, %f1717;
tmp1520:
	.loc	1 417 1
	ld.u16 	%rs3059, [%SP+16];
	cvt.u32.u16	%r10762, %rs3059;
	cvt.u32.u16	%r10763, %rs9;
	sub.s32 	%r10764, %r10762, %r10763;
	sub.s32 	%r10765, %r10764, 1;
	cvt.s64.s32	%rd10124, %r10765;
	shl.b64 	%rd10125, %rd10124, 3;
	add.s64 	%rd10126, %rd10083, %rd10125;
	ld.f64 	%fd452, [%rd10126];
	sub.f64 	%fd21, %fd451, %fd452;
tmp1521:
	cvt.u64.u16	%rd10127, %rs10;
	shl.b64 	%rd10128, %rd10127, 2;
	add.s64 	%rd10129, %rd10077, %rd10128;
	ld.f32 	%f1718, [%rd10129];
	cvt.ftz.f64.f32	%fd453, %f1718;
	cvt.rn.ftz.f32.f64	%f1719, %fd453;
	mul.ftz.f32 	%f1720, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd454, %f1720;
	cvt.rn.ftz.f32.f64	%f1721, %fd454;
tmp1522:
	.loc	1 417 113
	bra.uni	tmp1523;
tmp1523:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1722, %f1719, %f1721;
tmp1524:
	.loc	1 417 113
	add.ftz.f32 	%f1723, %f1665, %f1722;
	cvt.ftz.f64.f32	%fd455, %f1723;
tmp1525:
	.loc	1 417 1
	ld.u16 	%rs3060, [%SP+16];
	cvt.u32.u16	%r10766, %rs3060;
	cvt.u32.u16	%r10767, %rs10;
	sub.s32 	%r10768, %r10766, %r10767;
	sub.s32 	%r10769, %r10768, 1;
	cvt.s64.s32	%rd10130, %r10769;
	shl.b64 	%rd10131, %rd10130, 3;
	add.s64 	%rd10132, %rd10083, %rd10131;
	ld.f64 	%fd456, [%rd10132];
	sub.f64 	%fd22, %fd455, %fd456;
tmp1526:
	cvt.u64.u16	%rd10133, %rs11;
	shl.b64 	%rd10134, %rd10133, 2;
	add.s64 	%rd10135, %rd10077, %rd10134;
	ld.f32 	%f1724, [%rd10135];
	cvt.ftz.f64.f32	%fd457, %f1724;
	cvt.rn.ftz.f32.f64	%f1725, %fd457;
	mul.ftz.f32 	%f1726, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd458, %f1726;
	cvt.rn.ftz.f32.f64	%f1727, %fd458;
tmp1527:
	.loc	1 417 115
	bra.uni	tmp1528;
tmp1528:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1728, %f1725, %f1727;
tmp1529:
	.loc	1 417 115
	add.ftz.f32 	%f1729, %f1666, %f1728;
	cvt.ftz.f64.f32	%fd459, %f1729;
tmp1530:
	.loc	1 417 1
	ld.u16 	%rs3061, [%SP+16];
	cvt.u32.u16	%r10770, %rs3061;
	cvt.u32.u16	%r10771, %rs11;
	sub.s32 	%r10772, %r10770, %r10771;
	sub.s32 	%r10773, %r10772, 1;
	cvt.s64.s32	%rd10136, %r10773;
	shl.b64 	%rd10137, %rd10136, 3;
	add.s64 	%rd10138, %rd10083, %rd10137;
	ld.f64 	%fd460, [%rd10138];
	sub.f64 	%fd23, %fd459, %fd460;
tmp1531:
	cvt.u64.u16	%rd10139, %rs12;
	shl.b64 	%rd10140, %rd10139, 2;
	add.s64 	%rd10141, %rd10077, %rd10140;
	ld.f32 	%f1730, [%rd10141];
	cvt.ftz.f64.f32	%fd461, %f1730;
	cvt.rn.ftz.f32.f64	%f1731, %fd461;
	mul.ftz.f32 	%f1732, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd462, %f1732;
	cvt.rn.ftz.f32.f64	%f1733, %fd462;
tmp1532:
	.loc	1 417 115
	bra.uni	tmp1533;
tmp1533:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1734, %f1731, %f1733;
tmp1534:
	.loc	1 417 115
	add.ftz.f32 	%f1735, %f1667, %f1734;
	cvt.ftz.f64.f32	%fd463, %f1735;
tmp1535:
	.loc	1 417 1
	ld.u16 	%rs3062, [%SP+16];
	cvt.u32.u16	%r10774, %rs3062;
	cvt.u32.u16	%r10775, %rs12;
	sub.s32 	%r10776, %r10774, %r10775;
	sub.s32 	%r10777, %r10776, 1;
	cvt.s64.s32	%rd10142, %r10777;
	shl.b64 	%rd10143, %rd10142, 3;
	add.s64 	%rd10144, %rd10083, %rd10143;
	ld.f64 	%fd464, [%rd10144];
	sub.f64 	%fd24, %fd463, %fd464;
tmp1536:
	cvt.u64.u16	%rd10145, %rs13;
	shl.b64 	%rd10146, %rd10145, 2;
	add.s64 	%rd10147, %rd10077, %rd10146;
	ld.f32 	%f1736, [%rd10147];
	cvt.ftz.f64.f32	%fd465, %f1736;
	cvt.rn.ftz.f32.f64	%f1737, %fd465;
	mul.ftz.f32 	%f1738, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd466, %f1738;
	cvt.rn.ftz.f32.f64	%f1739, %fd466;
tmp1537:
	.loc	1 417 115
	bra.uni	tmp1538;
tmp1538:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1740, %f1737, %f1739;
tmp1539:
	.loc	1 417 115
	add.ftz.f32 	%f1741, %f1668, %f1740;
	cvt.ftz.f64.f32	%fd467, %f1741;
tmp1540:
	.loc	1 417 1
	ld.u16 	%rs3063, [%SP+16];
	cvt.u32.u16	%r10778, %rs3063;
	cvt.u32.u16	%r10779, %rs13;
	sub.s32 	%r10780, %r10778, %r10779;
	sub.s32 	%r10781, %r10780, 1;
	cvt.s64.s32	%rd10148, %r10781;
	shl.b64 	%rd10149, %rd10148, 3;
	add.s64 	%rd10150, %rd10083, %rd10149;
	ld.f64 	%fd468, [%rd10150];
	sub.f64 	%fd25, %fd467, %fd468;
tmp1541:
	cvt.u64.u16	%rd10151, %rs14;
	shl.b64 	%rd10152, %rd10151, 2;
	add.s64 	%rd10153, %rd10077, %rd10152;
	ld.f32 	%f1742, [%rd10153];
	cvt.ftz.f64.f32	%fd469, %f1742;
	cvt.rn.ftz.f32.f64	%f1743, %fd469;
	mul.ftz.f32 	%f1744, %f2218, 0f447A0000;
	cvt.ftz.f64.f32	%fd470, %f1744;
	cvt.rn.ftz.f32.f64	%f1745, %fd470;
tmp1542:
	.loc	1 417 115
	bra.uni	tmp1543;
tmp1543:
	.loc	4 1440 10
	div.approx.ftz.f32 	%f1746, %f1743, %f1745;
tmp1544:
	.loc	1 417 115
	add.ftz.f32 	%f1747, %f1669, %f1746;
	cvt.ftz.f64.f32	%fd471, %f1747;
tmp1545:
	.loc	1 417 1
	ld.u16 	%rs3064, [%SP+16];
	cvt.u32.u16	%r10782, %rs3064;
	cvt.u32.u16	%r10783, %rs14;
	sub.s32 	%r10784, %r10782, %r10783;
	sub.s32 	%r10785, %r10784, 1;
	cvt.s64.s32	%rd10154, %r10785;
	shl.b64 	%rd10155, %rd10154, 3;
	add.s64 	%rd10156, %rd10083, %rd10155;
	ld.f64 	%fd472, [%rd10156];
	sub.f64 	%fd26, %fd471, %fd472;
tmp1546:
	.loc	1 420 1
	cvt.u32.u16	%r10786, %rs2;
	setp.eq.s32	%p592, %r10786, 0;
	not.pred 	%p593, %p592;
	@%p593 bra 	BB46_598;
	bra.uni 	BB46_597;

BB46_597:
	mov.u16 	%rs3065, 0;
	.loc	1 421 1
tmp1547:
	mov.b16 	%rs4208, %rs3065;
tmp1548:

BB46_598:
	.loc	1 424 1
	ld.u16 	%rs3066, [%SP+16];
	cvt.u32.u16	%r10787, %rs3066;
	cvt.u32.u16	%r10788, %rs4208;
	sub.s32 	%r10789, %r10787, %r10788;
	sub.s32 	%r10790, %r10789, 1;
	cvt.s64.s32	%rd10157, %r10790;
	shl.b64 	%rd10158, %rd10157, 3;
	add.s64 	%rd10159, %rd4, %rd10158;
	ld.f64 	%fd473, [%rd10159];
	ld.u16 	%rs3067, [%SP+16];
	cvt.u32.u16	%r10791, %rs3067;
	cvt.u32.u16	%r10792, %rs2;
	sub.s32 	%r10793, %r10791, %r10792;
	sub.s32 	%r10794, %r10793, 1;
	cvt.s64.s32	%rd10160, %r10794;
	shl.b64 	%rd10161, %rd10160, 3;
	add.s64 	%rd10162, %rd4, %rd10161;
	ld.f64 	%fd474, [%rd10162];
	sub.f64 	%fd475, %fd473, %fd474;
	cvt.ftz.f64.f32	%fd476, %f2193;
	add.f64 	%fd477, %fd476, %fd475;
	cvt.rn.ftz.f32.f64	%f2193, %fd477;
tmp1549:
	ld.u16 	%rs3068, [%SP+16];
	cvt.u32.u16	%r10795, %rs3068;
	cvt.u32.u16	%r10796, %rs2;
	sub.s32 	%r10797, %r10795, %r10796;
	sub.s32 	%r10798, %r10797, 1;
	cvt.s64.s32	%rd10163, %r10798;
	shl.b64 	%rd10164, %rd10163, 3;
	mov.u64 	%rd10165, cF;
	cvta.const.u64 	%rd10166, %rd10165;
	add.s64 	%rd10167, %rd10166, %rd10164;
	ld.f64 	%fd478, [%rd10167];
	cvt.ftz.f64.f32	%fd479, %f2193;
	mul.f64 	%fd480, %fd478, %fd479;
	sub.f64 	%fd481, %fd1, %fd480;
tmp1550:
	ld.u16 	%rs3069, [%SP+16];
	cvt.u32.u16	%r10799, %rs3069;
	cvt.u32.u16	%r10800, %rs32;
	sub.s32 	%r10801, %r10799, %r10800;
	sub.s32 	%r10802, %r10801, 1;
	cvt.s64.s32	%rd10168, %r10802;
	shl.b64 	%rd10169, %rd10168, 3;
	add.s64 	%rd10170, %rd4, %rd10169;
	ld.f64 	%fd482, [%rd10170];
	ld.u16 	%rs3070, [%SP+16];
	cvt.u32.u16	%r10803, %rs3070;
	cvt.u32.u16	%r10804, %rs3;
	sub.s32 	%r10805, %r10803, %r10804;
	sub.s32 	%r10806, %r10805, 1;
	cvt.s64.s32	%rd10171, %r10806;
	shl.b64 	%rd10172, %rd10171, 3;
	add.s64 	%rd10173, %rd4, %rd10172;
	ld.f64 	%fd483, [%rd10173];
	sub.f64 	%fd484, %fd482, %fd483;
	cvt.ftz.f64.f32	%fd485, %f2195;
	add.f64 	%fd486, %fd485, %fd484;
	cvt.rn.ftz.f32.f64	%f2195, %fd486;
tmp1551:
	ld.u16 	%rs3071, [%SP+16];
	cvt.u32.u16	%r10807, %rs3071;
	cvt.u32.u16	%r10808, %rs3;
	sub.s32 	%r10809, %r10807, %r10808;
	sub.s32 	%r10810, %r10809, 1;
	cvt.s64.s32	%rd10174, %r10810;
	shl.b64 	%rd10175, %rd10174, 3;
	add.s64 	%rd10176, %rd10166, %rd10175;
	ld.f64 	%fd487, [%rd10176];
	cvt.ftz.f64.f32	%fd488, %f2195;
	mul.f64 	%fd489, %fd487, %fd488;
	sub.f64 	%fd490, %fd2, %fd489;
tmp1552:
	ld.u16 	%rs3072, [%SP+16];
	cvt.u32.u16	%r10811, %rs3072;
	cvt.u32.u16	%r10812, %rs33;
	sub.s32 	%r10813, %r10811, %r10812;
	sub.s32 	%r10814, %r10813, 1;
	cvt.s64.s32	%rd10177, %r10814;
	shl.b64 	%rd10178, %rd10177, 3;
	add.s64 	%rd10179, %rd4, %rd10178;
	ld.f64 	%fd491, [%rd10179];
	ld.u16 	%rs3073, [%SP+16];
	cvt.u32.u16	%r10815, %rs3073;
	cvt.u32.u16	%r10816, %rs4;
	sub.s32 	%r10817, %r10815, %r10816;
	sub.s32 	%r10818, %r10817, 1;
	cvt.s64.s32	%rd10180, %r10818;
	shl.b64 	%rd10181, %rd10180, 3;
	add.s64 	%rd10182, %rd4, %rd10181;
	ld.f64 	%fd492, [%rd10182];
	sub.f64 	%fd493, %fd491, %fd492;
	cvt.ftz.f64.f32	%fd494, %f2197;
	add.f64 	%fd495, %fd494, %fd493;
	cvt.rn.ftz.f32.f64	%f2197, %fd495;
tmp1553:
	ld.u16 	%rs3074, [%SP+16];
	cvt.u32.u16	%r10819, %rs3074;
	cvt.u32.u16	%r10820, %rs4;
	sub.s32 	%r10821, %r10819, %r10820;
	sub.s32 	%r10822, %r10821, 1;
	cvt.s64.s32	%rd10183, %r10822;
	shl.b64 	%rd10184, %rd10183, 3;
	add.s64 	%rd10185, %rd10166, %rd10184;
	ld.f64 	%fd496, [%rd10185];
	cvt.ftz.f64.f32	%fd497, %f2197;
	mul.f64 	%fd498, %fd496, %fd497;
	sub.f64 	%fd499, %fd3, %fd498;
tmp1554:
	ld.u16 	%rs3075, [%SP+16];
	cvt.u32.u16	%r10823, %rs3075;
	cvt.u32.u16	%r10824, %rs34;
	sub.s32 	%r10825, %r10823, %r10824;
	sub.s32 	%r10826, %r10825, 1;
	cvt.s64.s32	%rd10186, %r10826;
	shl.b64 	%rd10187, %rd10186, 3;
	add.s64 	%rd10188, %rd4, %rd10187;
	ld.f64 	%fd500, [%rd10188];
	ld.u16 	%rs3076, [%SP+16];
	cvt.u32.u16	%r10827, %rs3076;
	cvt.u32.u16	%r10828, %rs5;
	sub.s32 	%r10829, %r10827, %r10828;
	sub.s32 	%r10830, %r10829, 1;
	cvt.s64.s32	%rd10189, %r10830;
	shl.b64 	%rd10190, %rd10189, 3;
	add.s64 	%rd10191, %rd4, %rd10190;
	ld.f64 	%fd501, [%rd10191];
	sub.f64 	%fd502, %fd500, %fd501;
	cvt.ftz.f64.f32	%fd503, %f2199;
	add.f64 	%fd504, %fd503, %fd502;
	cvt.rn.ftz.f32.f64	%f2199, %fd504;
tmp1555:
	ld.u16 	%rs3077, [%SP+16];
	cvt.u32.u16	%r10831, %rs3077;
	cvt.u32.u16	%r10832, %rs5;
	sub.s32 	%r10833, %r10831, %r10832;
	sub.s32 	%r10834, %r10833, 1;
	cvt.s64.s32	%rd10192, %r10834;
	shl.b64 	%rd10193, %rd10192, 3;
	add.s64 	%rd10194, %rd10166, %rd10193;
	ld.f64 	%fd505, [%rd10194];
	cvt.ftz.f64.f32	%fd506, %f2199;
	mul.f64 	%fd507, %fd505, %fd506;
	sub.f64 	%fd508, %fd4, %fd507;
tmp1556:
	ld.u16 	%rs3078, [%SP+16];
	cvt.u32.u16	%r10835, %rs3078;
	cvt.u32.u16	%r10836, %rs35;
	sub.s32 	%r10837, %r10835, %r10836;
	sub.s32 	%r10838, %r10837, 1;
	cvt.s64.s32	%rd10195, %r10838;
	shl.b64 	%rd10196, %rd10195, 3;
	add.s64 	%rd10197, %rd4, %rd10196;
	ld.f64 	%fd509, [%rd10197];
	ld.u16 	%rs3079, [%SP+16];
	cvt.u32.u16	%r10839, %rs3079;
	cvt.u32.u16	%r10840, %rs6;
	sub.s32 	%r10841, %r10839, %r10840;
	sub.s32 	%r10842, %r10841, 1;
	cvt.s64.s32	%rd10198, %r10842;
	shl.b64 	%rd10199, %rd10198, 3;
	add.s64 	%rd10200, %rd4, %rd10199;
	ld.f64 	%fd510, [%rd10200];
	sub.f64 	%fd511, %fd509, %fd510;
	cvt.ftz.f64.f32	%fd512, %f2201;
	add.f64 	%fd513, %fd512, %fd511;
	cvt.rn.ftz.f32.f64	%f2201, %fd513;
tmp1557:
	ld.u16 	%rs3080, [%SP+16];
	cvt.u32.u16	%r10843, %rs3080;
	cvt.u32.u16	%r10844, %rs6;
	sub.s32 	%r10845, %r10843, %r10844;
	sub.s32 	%r10846, %r10845, 1;
	cvt.s64.s32	%rd10201, %r10846;
	shl.b64 	%rd10202, %rd10201, 3;
	add.s64 	%rd10203, %rd10166, %rd10202;
	ld.f64 	%fd514, [%rd10203];
	cvt.ftz.f64.f32	%fd515, %f2201;
	mul.f64 	%fd516, %fd514, %fd515;
	sub.f64 	%fd517, %fd5, %fd516;
tmp1558:
	ld.u16 	%rs3081, [%SP+16];
	cvt.u32.u16	%r10847, %rs3081;
	cvt.u32.u16	%r10848, %rs36;
	sub.s32 	%r10849, %r10847, %r10848;
	sub.s32 	%r10850, %r10849, 1;
	cvt.s64.s32	%rd10204, %r10850;
	shl.b64 	%rd10205, %rd10204, 3;
	add.s64 	%rd10206, %rd4, %rd10205;
	ld.f64 	%fd518, [%rd10206];
	ld.u16 	%rs3082, [%SP+16];
	cvt.u32.u16	%r10851, %rs3082;
	cvt.u32.u16	%r10852, %rs7;
	sub.s32 	%r10853, %r10851, %r10852;
	sub.s32 	%r10854, %r10853, 1;
	cvt.s64.s32	%rd10207, %r10854;
	shl.b64 	%rd10208, %rd10207, 3;
	add.s64 	%rd10209, %rd4, %rd10208;
	ld.f64 	%fd519, [%rd10209];
	sub.f64 	%fd520, %fd518, %fd519;
	cvt.ftz.f64.f32	%fd521, %f2203;
	add.f64 	%fd522, %fd521, %fd520;
	cvt.rn.ftz.f32.f64	%f2203, %fd522;
tmp1559:
	ld.u16 	%rs3083, [%SP+16];
	cvt.u32.u16	%r10855, %rs3083;
	cvt.u32.u16	%r10856, %rs7;
	sub.s32 	%r10857, %r10855, %r10856;
	sub.s32 	%r10858, %r10857, 1;
	cvt.s64.s32	%rd10210, %r10858;
	shl.b64 	%rd10211, %rd10210, 3;
	add.s64 	%rd10212, %rd10166, %rd10211;
	ld.f64 	%fd523, [%rd10212];
	cvt.ftz.f64.f32	%fd524, %f2203;
	mul.f64 	%fd525, %fd523, %fd524;
	sub.f64 	%fd526, %fd6, %fd525;
tmp1560:
	ld.u16 	%rs3084, [%SP+16];
	cvt.u32.u16	%r10859, %rs3084;
	cvt.u32.u16	%r10860, %rs37;
	sub.s32 	%r10861, %r10859, %r10860;
	sub.s32 	%r10862, %r10861, 1;
	cvt.s64.s32	%rd10213, %r10862;
	shl.b64 	%rd10214, %rd10213, 3;
	add.s64 	%rd10215, %rd4, %rd10214;
	ld.f64 	%fd527, [%rd10215];
	ld.u16 	%rs3085, [%SP+16];
	cvt.u32.u16	%r10863, %rs3085;
	cvt.u32.u16	%r10864, %rs8;
	sub.s32 	%r10865, %r10863, %r10864;
	sub.s32 	%r10866, %r10865, 1;
	cvt.s64.s32	%rd10216, %r10866;
	shl.b64 	%rd10217, %rd10216, 3;
	add.s64 	%rd10218, %rd4, %rd10217;
	ld.f64 	%fd528, [%rd10218];
	sub.f64 	%fd529, %fd527, %fd528;
	cvt.ftz.f64.f32	%fd530, %f2205;
	add.f64 	%fd531, %fd530, %fd529;
	cvt.rn.ftz.f32.f64	%f2205, %fd531;
tmp1561:
	ld.u16 	%rs3086, [%SP+16];
	cvt.u32.u16	%r10867, %rs3086;
	cvt.u32.u16	%r10868, %rs8;
	sub.s32 	%r10869, %r10867, %r10868;
	sub.s32 	%r10870, %r10869, 1;
	cvt.s64.s32	%rd10219, %r10870;
	shl.b64 	%rd10220, %rd10219, 3;
	add.s64 	%rd10221, %rd10166, %rd10220;
	ld.f64 	%fd532, [%rd10221];
	cvt.ftz.f64.f32	%fd533, %f2205;
	mul.f64 	%fd534, %fd532, %fd533;
	sub.f64 	%fd535, %fd7, %fd534;
tmp1562:
	ld.u16 	%rs3087, [%SP+16];
	cvt.u32.u16	%r10871, %rs3087;
	cvt.u32.u16	%r10872, %rs38;
	sub.s32 	%r10873, %r10871, %r10872;
	sub.s32 	%r10874, %r10873, 1;
	cvt.s64.s32	%rd10222, %r10874;
	shl.b64 	%rd10223, %rd10222, 3;
	add.s64 	%rd10224, %rd4, %rd10223;
	ld.f64 	%fd536, [%rd10224];
	ld.u16 	%rs3088, [%SP+16];
	cvt.u32.u16	%r10875, %rs3088;
	cvt.u32.u16	%r10876, %rs9;
	sub.s32 	%r10877, %r10875, %r10876;
	sub.s32 	%r10878, %r10877, 1;
	cvt.s64.s32	%rd10225, %r10878;
	shl.b64 	%rd10226, %rd10225, 3;
	add.s64 	%rd10227, %rd4, %rd10226;
	ld.f64 	%fd537, [%rd10227];
	sub.f64 	%fd538, %fd536, %fd537;
	cvt.ftz.f64.f32	%fd539, %f2207;
	add.f64 	%fd540, %fd539, %fd538;
	cvt.rn.ftz.f32.f64	%f2207, %fd540;
tmp1563:
	ld.u16 	%rs3089, [%SP+16];
	cvt.u32.u16	%r10879, %rs3089;
	cvt.u32.u16	%r10880, %rs9;
	sub.s32 	%r10881, %r10879, %r10880;
	sub.s32 	%r10882, %r10881, 1;
	cvt.s64.s32	%rd10228, %r10882;
	shl.b64 	%rd10229, %rd10228, 3;
	add.s64 	%rd10230, %rd10166, %rd10229;
	ld.f64 	%fd541, [%rd10230];
	cvt.ftz.f64.f32	%fd542, %f2207;
	mul.f64 	%fd543, %fd541, %fd542;
	sub.f64 	%fd544, %fd8, %fd543;
tmp1564:
	ld.u16 	%rs3090, [%SP+16];
	cvt.u32.u16	%r10883, %rs3090;
	cvt.u32.u16	%r10884, %rs39;
	sub.s32 	%r10885, %r10883, %r10884;
	sub.s32 	%r10886, %r10885, 1;
	cvt.s64.s32	%rd10231, %r10886;
	shl.b64 	%rd10232, %rd10231, 3;
	add.s64 	%rd10233, %rd4, %rd10232;
	ld.f64 	%fd545, [%rd10233];
	ld.u16 	%rs3091, [%SP+16];
	cvt.u32.u16	%r10887, %rs3091;
	cvt.u32.u16	%r10888, %rs10;
	sub.s32 	%r10889, %r10887, %r10888;
	sub.s32 	%r10890, %r10889, 1;
	cvt.s64.s32	%rd10234, %r10890;
	shl.b64 	%rd10235, %rd10234, 3;
	add.s64 	%rd10236, %rd4, %rd10235;
	ld.f64 	%fd546, [%rd10236];
	sub.f64 	%fd547, %fd545, %fd546;
	cvt.ftz.f64.f32	%fd548, %f2209;
	add.f64 	%fd549, %fd548, %fd547;
	cvt.rn.ftz.f32.f64	%f2209, %fd549;
tmp1565:
	ld.u16 	%rs3092, [%SP+16];
	cvt.u32.u16	%r10891, %rs3092;
	cvt.u32.u16	%r10892, %rs10;
	sub.s32 	%r10893, %r10891, %r10892;
	sub.s32 	%r10894, %r10893, 1;
	cvt.s64.s32	%rd10237, %r10894;
	shl.b64 	%rd10238, %rd10237, 3;
	add.s64 	%rd10239, %rd10166, %rd10238;
	ld.f64 	%fd550, [%rd10239];
	cvt.ftz.f64.f32	%fd551, %f2209;
	mul.f64 	%fd552, %fd550, %fd551;
	sub.f64 	%fd553, %fd9, %fd552;
tmp1566:
	ld.u16 	%rs3093, [%SP+16];
	cvt.u32.u16	%r10895, %rs3093;
	cvt.u32.u16	%r10896, %rs40;
	sub.s32 	%r10897, %r10895, %r10896;
	sub.s32 	%r10898, %r10897, 1;
	cvt.s64.s32	%rd10240, %r10898;
	shl.b64 	%rd10241, %rd10240, 3;
	add.s64 	%rd10242, %rd4, %rd10241;
	ld.f64 	%fd554, [%rd10242];
	ld.u16 	%rs3094, [%SP+16];
	cvt.u32.u16	%r10899, %rs3094;
	cvt.u32.u16	%r10900, %rs11;
	sub.s32 	%r10901, %r10899, %r10900;
	sub.s32 	%r10902, %r10901, 1;
	cvt.s64.s32	%rd10243, %r10902;
	shl.b64 	%rd10244, %rd10243, 3;
	add.s64 	%rd10245, %rd4, %rd10244;
	ld.f64 	%fd555, [%rd10245];
	sub.f64 	%fd556, %fd554, %fd555;
	cvt.ftz.f64.f32	%fd557, %f2211;
	add.f64 	%fd558, %fd557, %fd556;
	cvt.rn.ftz.f32.f64	%f2211, %fd558;
tmp1567:
	ld.u16 	%rs3095, [%SP+16];
	cvt.u32.u16	%r10903, %rs3095;
	cvt.u32.u16	%r10904, %rs11;
	sub.s32 	%r10905, %r10903, %r10904;
	sub.s32 	%r10906, %r10905, 1;
	cvt.s64.s32	%rd10246, %r10906;
	shl.b64 	%rd10247, %rd10246, 3;
	add.s64 	%rd10248, %rd10166, %rd10247;
	ld.f64 	%fd559, [%rd10248];
	cvt.ftz.f64.f32	%fd560, %f2211;
	mul.f64 	%fd561, %fd559, %fd560;
	sub.f64 	%fd562, %fd10, %fd561;
tmp1568:
	ld.u16 	%rs3096, [%SP+16];
	cvt.u32.u16	%r10907, %rs3096;
	cvt.u32.u16	%r10908, %rs41;
	sub.s32 	%r10909, %r10907, %r10908;
	sub.s32 	%r10910, %r10909, 1;
	cvt.s64.s32	%rd10249, %r10910;
	shl.b64 	%rd10250, %rd10249, 3;
	add.s64 	%rd10251, %rd4, %rd10250;
	ld.f64 	%fd563, [%rd10251];
	ld.u16 	%rs3097, [%SP+16];
	cvt.u32.u16	%r10911, %rs3097;
	cvt.u32.u16	%r10912, %rs12;
	sub.s32 	%r10913, %r10911, %r10912;
	sub.s32 	%r10914, %r10913, 1;
	cvt.s64.s32	%rd10252, %r10914;
	shl.b64 	%rd10253, %rd10252, 3;
	add.s64 	%rd10254, %rd4, %rd10253;
	ld.f64 	%fd564, [%rd10254];
	sub.f64 	%fd565, %fd563, %fd564;
	cvt.ftz.f64.f32	%fd566, %f2213;
	add.f64 	%fd567, %fd566, %fd565;
	cvt.rn.ftz.f32.f64	%f2213, %fd567;
tmp1569:
	ld.u16 	%rs3098, [%SP+16];
	cvt.u32.u16	%r10915, %rs3098;
	cvt.u32.u16	%r10916, %rs12;
	sub.s32 	%r10917, %r10915, %r10916;
	sub.s32 	%r10918, %r10917, 1;
	cvt.s64.s32	%rd10255, %r10918;
	shl.b64 	%rd10256, %rd10255, 3;
	add.s64 	%rd10257, %rd10166, %rd10256;
	ld.f64 	%fd568, [%rd10257];
	cvt.ftz.f64.f32	%fd569, %f2213;
	mul.f64 	%fd570, %fd568, %fd569;
	sub.f64 	%fd571, %fd11, %fd570;
tmp1570:
	ld.u16 	%rs3099, [%SP+16];
	cvt.u32.u16	%r10919, %rs3099;
	cvt.u32.u16	%r10920, %rs42;
	sub.s32 	%r10921, %r10919, %r10920;
	sub.s32 	%r10922, %r10921, 1;
	cvt.s64.s32	%rd10258, %r10922;
	shl.b64 	%rd10259, %rd10258, 3;
	add.s64 	%rd10260, %rd4, %rd10259;
	ld.f64 	%fd572, [%rd10260];
	ld.u16 	%rs3100, [%SP+16];
	cvt.u32.u16	%r10923, %rs3100;
	cvt.u32.u16	%r10924, %rs13;
	sub.s32 	%r10925, %r10923, %r10924;
	sub.s32 	%r10926, %r10925, 1;
	cvt.s64.s32	%rd10261, %r10926;
	shl.b64 	%rd10262, %rd10261, 3;
	add.s64 	%rd10263, %rd4, %rd10262;
	ld.f64 	%fd573, [%rd10263];
	sub.f64 	%fd574, %fd572, %fd573;
	cvt.ftz.f64.f32	%fd575, %f2215;
	add.f64 	%fd576, %fd575, %fd574;
	cvt.rn.ftz.f32.f64	%f2215, %fd576;
tmp1571:
	ld.u16 	%rs3101, [%SP+16];
	cvt.u32.u16	%r10927, %rs3101;
	cvt.u32.u16	%r10928, %rs13;
	sub.s32 	%r10929, %r10927, %r10928;
	sub.s32 	%r10930, %r10929, 1;
	cvt.s64.s32	%rd10264, %r10930;
	shl.b64 	%rd10265, %rd10264, 3;
	add.s64 	%rd10266, %rd10166, %rd10265;
	ld.f64 	%fd577, [%rd10266];
	cvt.ftz.f64.f32	%fd578, %f2215;
	mul.f64 	%fd579, %fd577, %fd578;
	sub.f64 	%fd580, %fd12, %fd579;
tmp1572:
	ld.u16 	%rs3102, [%SP+16];
	cvt.u32.u16	%r10931, %rs3102;
	cvt.u32.u16	%r10932, %rs43;
	sub.s32 	%r10933, %r10931, %r10932;
	sub.s32 	%r10934, %r10933, 1;
	cvt.s64.s32	%rd10267, %r10934;
	shl.b64 	%rd10268, %rd10267, 3;
	add.s64 	%rd10269, %rd4, %rd10268;
	ld.f64 	%fd581, [%rd10269];
	ld.u16 	%rs3103, [%SP+16];
	cvt.u32.u16	%r10935, %rs3103;
	cvt.u32.u16	%r10936, %rs14;
	sub.s32 	%r10937, %r10935, %r10936;
	sub.s32 	%r10938, %r10937, 1;
	cvt.s64.s32	%rd10270, %r10938;
	shl.b64 	%rd10271, %rd10270, 3;
	add.s64 	%rd10272, %rd4, %rd10271;
	ld.f64 	%fd582, [%rd10272];
	sub.f64 	%fd583, %fd581, %fd582;
	cvt.ftz.f64.f32	%fd584, %f2217;
	add.f64 	%fd585, %fd584, %fd583;
	cvt.rn.ftz.f32.f64	%f2217, %fd585;
tmp1573:
	ld.u16 	%rs3104, [%SP+16];
	cvt.u32.u16	%r10939, %rs3104;
	cvt.u32.u16	%r10940, %rs14;
	sub.s32 	%r10941, %r10939, %r10940;
	sub.s32 	%r10942, %r10941, 1;
	cvt.s64.s32	%rd10273, %r10942;
	shl.b64 	%rd10274, %rd10273, 3;
	add.s64 	%rd10275, %rd10166, %rd10274;
	ld.f64 	%fd586, [%rd10275];
	cvt.ftz.f64.f32	%fd587, %f2217;
	mul.f64 	%fd588, %fd586, %fd587;
	sub.f64 	%fd589, %fd13, %fd588;
tmp1574:
	.loc	1 428 1
	ld.u16 	%rs3105, [%SP+16];
	cvt.u32.u16	%r10943, %rs3105;
	cvt.u32.u16	%r10944, %rs2;
	sub.s32 	%r10945, %r10943, %r10944;
	sub.s32 	%r10946, %r10945, 1;
	cvt.s64.s32	%rd10276, %r10946;
	shl.b64 	%rd10277, %rd10276, 3;
	add.s64 	%rd10278, %rd4, %rd10277;
	st.f64 	[%rd10278], %fd481;
	ld.u16 	%rs3106, [%SP+16];
	cvt.u32.u16	%r10947, %rs3106;
	cvt.u32.u16	%r10948, %rs2;
	sub.s32 	%r10949, %r10947, %r10948;
	sub.s32 	%r10950, %r10949, 1;
	cvt.s64.s32	%rd10279, %r10950;
	shl.b64 	%rd10280, %rd10279, 3;
	add.s64 	%rd10281, %rd3, %rd10280;
	st.f64 	[%rd10281], %fd14;
	ld.u16 	%rs3107, [%SP+16];
	cvt.u32.u16	%r10951, %rs3107;
	cvt.u32.u16	%r10952, %rs3;
	sub.s32 	%r10953, %r10951, %r10952;
	sub.s32 	%r10954, %r10953, 1;
	cvt.s64.s32	%rd10282, %r10954;
	shl.b64 	%rd10283, %rd10282, 3;
	add.s64 	%rd10284, %rd4, %rd10283;
	st.f64 	[%rd10284], %fd490;
	ld.u16 	%rs3108, [%SP+16];
	cvt.u32.u16	%r10955, %rs3108;
	cvt.u32.u16	%r10956, %rs3;
	sub.s32 	%r10957, %r10955, %r10956;
	sub.s32 	%r10958, %r10957, 1;
	cvt.s64.s32	%rd10285, %r10958;
	shl.b64 	%rd10286, %rd10285, 3;
	add.s64 	%rd10287, %rd3, %rd10286;
	st.f64 	[%rd10287], %fd15;
	ld.u16 	%rs3109, [%SP+16];
	cvt.u32.u16	%r10959, %rs3109;
	cvt.u32.u16	%r10960, %rs4;
	sub.s32 	%r10961, %r10959, %r10960;
	sub.s32 	%r10962, %r10961, 1;
	cvt.s64.s32	%rd10288, %r10962;
	shl.b64 	%rd10289, %rd10288, 3;
	add.s64 	%rd10290, %rd4, %rd10289;
	st.f64 	[%rd10290], %fd499;
	ld.u16 	%rs3110, [%SP+16];
	cvt.u32.u16	%r10963, %rs3110;
	cvt.u32.u16	%r10964, %rs4;
	sub.s32 	%r10965, %r10963, %r10964;
	sub.s32 	%r10966, %r10965, 1;
	cvt.s64.s32	%rd10291, %r10966;
	shl.b64 	%rd10292, %rd10291, 3;
	add.s64 	%rd10293, %rd3, %rd10292;
	st.f64 	[%rd10293], %fd16;
	ld.u16 	%rs3111, [%SP+16];
	cvt.u32.u16	%r10967, %rs3111;
	cvt.u32.u16	%r10968, %rs5;
	sub.s32 	%r10969, %r10967, %r10968;
	sub.s32 	%r10970, %r10969, 1;
	cvt.s64.s32	%rd10294, %r10970;
	shl.b64 	%rd10295, %rd10294, 3;
	add.s64 	%rd10296, %rd4, %rd10295;
	st.f64 	[%rd10296], %fd508;
	ld.u16 	%rs3112, [%SP+16];
	cvt.u32.u16	%r10971, %rs3112;
	cvt.u32.u16	%r10972, %rs5;
	sub.s32 	%r10973, %r10971, %r10972;
	sub.s32 	%r10974, %r10973, 1;
	cvt.s64.s32	%rd10297, %r10974;
	shl.b64 	%rd10298, %rd10297, 3;
	add.s64 	%rd10299, %rd3, %rd10298;
	st.f64 	[%rd10299], %fd17;
	ld.u16 	%rs3113, [%SP+16];
	cvt.u32.u16	%r10975, %rs3113;
	cvt.u32.u16	%r10976, %rs6;
	sub.s32 	%r10977, %r10975, %r10976;
	sub.s32 	%r10978, %r10977, 1;
	cvt.s64.s32	%rd10300, %r10978;
	shl.b64 	%rd10301, %rd10300, 3;
	add.s64 	%rd10302, %rd4, %rd10301;
	st.f64 	[%rd10302], %fd517;
	ld.u16 	%rs3114, [%SP+16];
	cvt.u32.u16	%r10979, %rs3114;
	cvt.u32.u16	%r10980, %rs6;
	sub.s32 	%r10981, %r10979, %r10980;
	sub.s32 	%r10982, %r10981, 1;
	cvt.s64.s32	%rd10303, %r10982;
	shl.b64 	%rd10304, %rd10303, 3;
	add.s64 	%rd10305, %rd3, %rd10304;
	st.f64 	[%rd10305], %fd18;
	ld.u16 	%rs3115, [%SP+16];
	cvt.u32.u16	%r10983, %rs3115;
	cvt.u32.u16	%r10984, %rs7;
	sub.s32 	%r10985, %r10983, %r10984;
	sub.s32 	%r10986, %r10985, 1;
	cvt.s64.s32	%rd10306, %r10986;
	shl.b64 	%rd10307, %rd10306, 3;
	add.s64 	%rd10308, %rd4, %rd10307;
	st.f64 	[%rd10308], %fd526;
	ld.u16 	%rs3116, [%SP+16];
	cvt.u32.u16	%r10987, %rs3116;
	cvt.u32.u16	%r10988, %rs7;
	sub.s32 	%r10989, %r10987, %r10988;
	sub.s32 	%r10990, %r10989, 1;
	cvt.s64.s32	%rd10309, %r10990;
	shl.b64 	%rd10310, %rd10309, 3;
	add.s64 	%rd10311, %rd3, %rd10310;
	st.f64 	[%rd10311], %fd19;
	ld.u16 	%rs3117, [%SP+16];
	cvt.u32.u16	%r10991, %rs3117;
	cvt.u32.u16	%r10992, %rs8;
	sub.s32 	%r10993, %r10991, %r10992;
	sub.s32 	%r10994, %r10993, 1;
	cvt.s64.s32	%rd10312, %r10994;
	shl.b64 	%rd10313, %rd10312, 3;
	add.s64 	%rd10314, %rd4, %rd10313;
	st.f64 	[%rd10314], %fd535;
	ld.u16 	%rs3118, [%SP+16];
	cvt.u32.u16	%r10995, %rs3118;
	cvt.u32.u16	%r10996, %rs8;
	sub.s32 	%r10997, %r10995, %r10996;
	sub.s32 	%r10998, %r10997, 1;
	cvt.s64.s32	%rd10315, %r10998;
	shl.b64 	%rd10316, %rd10315, 3;
	add.s64 	%rd10317, %rd3, %rd10316;
	st.f64 	[%rd10317], %fd20;
	ld.u16 	%rs3119, [%SP+16];
	cvt.u32.u16	%r10999, %rs3119;
	cvt.u32.u16	%r11000, %rs9;
	sub.s32 	%r11001, %r10999, %r11000;
	sub.s32 	%r11002, %r11001, 1;
	cvt.s64.s32	%rd10318, %r11002;
	shl.b64 	%rd10319, %rd10318, 3;
	add.s64 	%rd10320, %rd4, %rd10319;
	st.f64 	[%rd10320], %fd544;
	ld.u16 	%rs3120, [%SP+16];
	cvt.u32.u16	%r11003, %rs3120;
	cvt.u32.u16	%r11004, %rs9;
	sub.s32 	%r11005, %r11003, %r11004;
	sub.s32 	%r11006, %r11005, 1;
	cvt.s64.s32	%rd10321, %r11006;
	shl.b64 	%rd10322, %rd10321, 3;
	add.s64 	%rd10323, %rd3, %rd10322;
	st.f64 	[%rd10323], %fd21;
	ld.u16 	%rs3121, [%SP+16];
	cvt.u32.u16	%r11007, %rs3121;
	cvt.u32.u16	%r11008, %rs10;
	sub.s32 	%r11009, %r11007, %r11008;
	sub.s32 	%r11010, %r11009, 1;
	cvt.s64.s32	%rd10324, %r11010;
	shl.b64 	%rd10325, %rd10324, 3;
	add.s64 	%rd10326, %rd4, %rd10325;
	st.f64 	[%rd10326], %fd553;
	ld.u16 	%rs3122, [%SP+16];
	cvt.u32.u16	%r11011, %rs3122;
	cvt.u32.u16	%r11012, %rs10;
	sub.s32 	%r11013, %r11011, %r11012;
	sub.s32 	%r11014, %r11013, 1;
	cvt.s64.s32	%rd10327, %r11014;
	shl.b64 	%rd10328, %rd10327, 3;
	add.s64 	%rd10329, %rd3, %rd10328;
	st.f64 	[%rd10329], %fd22;
	ld.u16 	%rs3123, [%SP+16];
	cvt.u32.u16	%r11015, %rs3123;
	cvt.u32.u16	%r11016, %rs11;
	sub.s32 	%r11017, %r11015, %r11016;
	sub.s32 	%r11018, %r11017, 1;
	cvt.s64.s32	%rd10330, %r11018;
	shl.b64 	%rd10331, %rd10330, 3;
	add.s64 	%rd10332, %rd4, %rd10331;
	st.f64 	[%rd10332], %fd562;
	ld.u16 	%rs3124, [%SP+16];
	cvt.u32.u16	%r11019, %rs3124;
	cvt.u32.u16	%r11020, %rs11;
	sub.s32 	%r11021, %r11019, %r11020;
	sub.s32 	%r11022, %r11021, 1;
	cvt.s64.s32	%rd10333, %r11022;
	shl.b64 	%rd10334, %rd10333, 3;
	add.s64 	%rd10335, %rd3, %rd10334;
	st.f64 	[%rd10335], %fd23;
	ld.u16 	%rs3125, [%SP+16];
	cvt.u32.u16	%r11023, %rs3125;
	cvt.u32.u16	%r11024, %rs12;
	sub.s32 	%r11025, %r11023, %r11024;
	sub.s32 	%r11026, %r11025, 1;
	cvt.s64.s32	%rd10336, %r11026;
	shl.b64 	%rd10337, %rd10336, 3;
	add.s64 	%rd10338, %rd4, %rd10337;
	st.f64 	[%rd10338], %fd571;
	ld.u16 	%rs3126, [%SP+16];
	cvt.u32.u16	%r11027, %rs3126;
	cvt.u32.u16	%r11028, %rs12;
	sub.s32 	%r11029, %r11027, %r11028;
	sub.s32 	%r11030, %r11029, 1;
	cvt.s64.s32	%rd10339, %r11030;
	shl.b64 	%rd10340, %rd10339, 3;
	add.s64 	%rd10341, %rd3, %rd10340;
	st.f64 	[%rd10341], %fd24;
	ld.u16 	%rs3127, [%SP+16];
	cvt.u32.u16	%r11031, %rs3127;
	cvt.u32.u16	%r11032, %rs13;
	sub.s32 	%r11033, %r11031, %r11032;
	sub.s32 	%r11034, %r11033, 1;
	cvt.s64.s32	%rd10342, %r11034;
	shl.b64 	%rd10343, %rd10342, 3;
	add.s64 	%rd10344, %rd4, %rd10343;
	st.f64 	[%rd10344], %fd580;
	ld.u16 	%rs3128, [%SP+16];
	cvt.u32.u16	%r11035, %rs3128;
	cvt.u32.u16	%r11036, %rs13;
	sub.s32 	%r11037, %r11035, %r11036;
	sub.s32 	%r11038, %r11037, 1;
	cvt.s64.s32	%rd10345, %r11038;
	shl.b64 	%rd10346, %rd10345, 3;
	add.s64 	%rd10347, %rd3, %rd10346;
	st.f64 	[%rd10347], %fd25;
	ld.u16 	%rs3129, [%SP+16];
	cvt.u32.u16	%r11039, %rs3129;
	cvt.u32.u16	%r11040, %rs14;
	sub.s32 	%r11041, %r11039, %r11040;
	sub.s32 	%r11042, %r11041, 1;
	cvt.s64.s32	%rd10348, %r11042;
	shl.b64 	%rd10349, %rd10348, 3;
	add.s64 	%rd10350, %rd4, %rd10349;
	st.f64 	[%rd10350], %fd589;
	ld.u16 	%rs3130, [%SP+16];
	cvt.u32.u16	%r11043, %rs3130;
	cvt.u32.u16	%r11044, %rs14;
	sub.s32 	%r11045, %r11043, %r11044;
	sub.s32 	%r11046, %r11045, 1;
	cvt.s64.s32	%rd10351, %r11046;
	shl.b64 	%rd10352, %rd10351, 3;
	add.s64 	%rd10353, %rd3, %rd10352;
	st.f64 	[%rd10353], %fd26;
	.loc	1 429 1
	// Callseq Start 309
	{
	.reg .b32 temp_param_reg;
	// <end>}
	call.uni 
	_ZN39_INTERNAL_17_CudaStuff_cpp1_ii_1abe6ff811syncthreadsEv, 
	(
	);
	
	//{
	}// Callseq End 309
	.loc	1 434 1
tmp1575:
	cvt.u64.u16	%rd10354, %rs2;
	mov.u64 	%rd10355, cSonNoVec;
	cvta.const.u64 	%rd10356, %rd10355;
	shl.b64 	%rd10357, %rd10354, 1;
	add.s64 	%rd10358, %rd10356, %rd10357;
	ld.u16 	%rs3131, [%rd10358];
	cvt.u32.u16	%r11047, %rs3131;
	setp.eq.s32	%p594, %r11047, 1;
	not.pred 	%p595, %p594;
	@%p595 bra 	BB46_600;
	bra.uni 	BB46_599;

BB46_599:
	.loc	1 434 1
tmp1576:
	cvt.u64.u16	%rd10359, %rs4207;
	mov.u64 	%rd10360, cE;
	cvta.const.u64 	%rd10361, %rd10360;
	shl.b64 	%rd10362, %rd10359, 3;
	add.s64 	%rd10363, %rd10361, %rd10362;
	ld.f64 	%fd590, [%rd10363];
	cvt.ftz.f64.f32	%fd591, %f2193;
	mul.f64 	%fd592, %fd590, %fd591;
	ld.u16 	%rs3132, [%SP+16];
	cvt.u32.u16	%r11048, %rs3132;
	cvt.u32.u16	%r11049, %rs4208;
	sub.s32 	%r11050, %r11048, %r11049;
	sub.s32 	%r11051, %r11050, 1;
	cvt.s64.s32	%rd10364, %r11051;
	shl.b64 	%rd10365, %rd10364, 3;
	add.s64 	%rd10366, %rd4, %rd10365;
	ld.f64 	%fd593, [%rd10366];
	add.f64 	%fd594, %fd593, %fd592;
	st.f64 	[%rd10366], %fd594;
	cvt.u64.u16	%rd10367, %rs4207;
	shl.b64 	%rd10368, %rd10367, 3;
	add.s64 	%rd10369, %rd10361, %rd10368;
	ld.f64 	%fd595, [%rd10369];
	ld.u16 	%rs3133, [%SP+16];
	cvt.u32.u16	%r11052, %rs3133;
	cvt.u32.u16	%r11053, %rs4208;
	sub.s32 	%r11054, %r11052, %r11053;
	sub.s32 	%r11055, %r11054, 1;
	cvt.s64.s32	%rd10370, %r11055;
	shl.b64 	%rd10371, %rd10370, 3;
	add.s64 	%rd10372, %rd3, %rd10371;
	ld.f64 	%fd596, [%rd10372];
	sub.f64 	%fd597, %fd596, %fd595;
	st.f64 	[%rd10372], %fd597;
tmp1577:

BB46_600:
	.loc	1 434 1
	cvt.u64.u16	%rd10373, %rs3;
	mov.u64 	%rd10374, cSonNoVec;
	cvta.const.u64 	%rd10375, %rd10374;
	shl.b64 	%rd10376, %rd10373, 1;
	add.s64 	%rd10377, %rd10375, %rd10376;
	ld.u16 	%rs3134, [%rd10377];
	cvt.u32.u16	%r11056, %rs3134;
	setp.eq.s32	%p596, %r11056, 1;
	not.pred 	%p597, %p596;
	@%p597 bra 	BB46_602;
	bra.uni 	BB46_601;

BB46_601:
	.loc	1 434 1
tmp1578:
	cvt.u64.u16	%rd10378, %rs16;
	mov.u64 	%rd10379, cE;
	cvta.const.u64 	%rd10380, %rd10379;
	shl.b64 	%rd10381, %rd10378, 3;
	add.s64 	%rd10382, %rd10380, %rd10381;
	ld.f64 	%fd598, [%rd10382];
	cvt.ftz.f64.f32	%fd599, %f2195;
	mul.f64 	%fd600, %fd598, %fd599;
	ld.u16 	%rs3135, [%SP+16];
	cvt.u32.u16	%r11057, %rs3135;
	cvt.u32.u16	%r11058, %rs32;
	sub.s32 	%r11059, %r11057, %r11058;
	sub.s32 	%r11060, %r11059, 1;
	cvt.s64.s32	%rd10383, %r11060;
	shl.b64 	%rd10384, %rd10383, 3;
	add.s64 	%rd10385, %rd4, %rd10384;
	ld.f64 	%fd601, [%rd10385];
	add.f64 	%fd602, %fd601, %fd600;
	st.f64 	[%rd10385], %fd602;
	cvt.u64.u16	%rd10386, %rs16;
	shl.b64 	%rd10387, %rd10386, 3;
	add.s64 	%rd10388, %rd10380, %rd10387;
	ld.f64 	%fd603, [%rd10388];
	ld.u16 	%rs3136, [%SP+16];
	cvt.u32.u16	%r11061, %rs3136;
	cvt.u32.u16	%r11062, %rs32;
	sub.s32 	%r11063, %r11061, %r11062;
	sub.s32 	%r11064, %r11063, 1;
	cvt.s64.s32	%rd10389, %r11064;
	shl.b64 	%rd10390, %rd10389, 3;
	add.s64 	%rd10391, %rd3, %rd10390;
	ld.f64 	%fd604, [%rd10391];
	sub.f64 	%fd605, %fd604, %fd603;
	st.f64 	[%rd10391], %fd605;
tmp1579:

BB46_602:
	.loc	1 434 1
	cvt.u64.u16	%rd10392, %rs4;
	mov.u64 	%rd10393, cSonNoVec;
	cvta.const.u64 	%rd10394, %rd10393;
	shl.b64 	%rd10395, %rd10392, 1;
	add.s64 	%rd10396, %rd10394, %rd10395;
	ld.u16 	%rs3137, [%rd10396];
	cvt.u32.u16	%r11065, %rs3137;
	setp.eq.s32	%p598, %r11065, 1;
	not.pred 	%p599, %p598;
	@%p599 bra 	BB46_604;
	bra.uni 	BB46_603;

BB46_603:
	.loc	1 434 1
tmp1580:
	cvt.u64.u16	%rd10397, %rs17;
	mov.u64 	%rd10398, cE;
	cvta.const.u64 	%rd10399, %rd10398;
	shl.b64 	%rd10400, %rd10397, 3;
	add.s64 	%rd10401, %rd10399, %rd10400;
	ld.f64 	%fd606, [%rd10401];
	cvt.ftz.f64.f32	%fd607, %f2197;
	mul.f64 	%fd608, %fd606, %fd607;
	ld.u16 	%rs3138, [%SP+16];
	cvt.u32.u16	%r11066, %rs3138;
	cvt.u32.u16	%r11067, %rs33;
	sub.s32 	%r11068, %r11066, %r11067;
	sub.s32 	%r11069, %r11068, 1;
	cvt.s64.s32	%rd10402, %r11069;
	shl.b64 	%rd10403, %rd10402, 3;
	add.s64 	%rd10404, %rd4, %rd10403;
	ld.f64 	%fd609, [%rd10404];
	add.f64 	%fd610, %fd609, %fd608;
	st.f64 	[%rd10404], %fd610;
	cvt.u64.u16	%rd10405, %rs17;
	shl.b64 	%rd10406, %rd10405, 3;
	add.s64 	%rd10407, %rd10399, %rd10406;
	ld.f64 	%fd611, [%rd10407];
	ld.u16 	%rs3139, [%SP+16];
	cvt.u32.u16	%r11070, %rs3139;
	cvt.u32.u16	%r11071, %rs33;
	sub.s32 	%r11072, %r11070, %r11071;
	sub.s32 	%r11073, %r11072, 1;
	cvt.s64.s32	%rd10408, %r11073;
	shl.b64 	%rd10409, %rd10408, 3;
	add.s64 	%rd10410, %rd3, %rd10409;
	ld.f64 	%fd612, [%rd10410];
	sub.f64 	%fd613, %fd612, %fd611;
	st.f64 	[%rd10410], %fd613;
tmp1581:

BB46_604:
	.loc	1 434 1
	cvt.u64.u16	%rd10411, %rs5;
	mov.u64 	%rd10412, cSonNoVec;
	cvta.const.u64 	%rd10413, %rd10412;
	shl.b64 	%rd10414, %rd10411, 1;
	add.s64 	%rd10415, %rd10413, %rd10414;
	ld.u16 	%rs3140, [%rd10415];
	cvt.u32.u16	%r11074, %rs3140;
	setp.eq.s32	%p600, %r11074, 1;
	not.pred 	%p601, %p600;
	@%p601 bra 	BB46_606;
	bra.uni 	BB46_605;

BB46_605:
	.loc	1 434 1
tmp1582:
	cvt.u64.u16	%rd10416, %rs18;
	mov.u64 	%rd10417, cE;
	cvta.const.u64 	%rd10418, %rd10417;
	shl.b64 	%rd10419, %rd10416, 3;
	add.s64 	%rd10420, %rd10418, %rd10419;
	ld.f64 	%fd614, [%rd10420];
	cvt.ftz.f64.f32	%fd615, %f2199;
	mul.f64 	%fd616, %fd614, %fd615;
	ld.u16 	%rs3141, [%SP+16];
	cvt.u32.u16	%r11075, %rs3141;
	cvt.u32.u16	%r11076, %rs34;
	sub.s32 	%r11077, %r11075, %r11076;
	sub.s32 	%r11078, %r11077, 1;
	cvt.s64.s32	%rd10421, %r11078;
	shl.b64 	%rd10422, %rd10421, 3;
	add.s64 	%rd10423, %rd4, %rd10422;
	ld.f64 	%fd617, [%rd10423];
	add.f64 	%fd618, %fd617, %fd616;
	st.f64 	[%rd10423], %fd618;
	cvt.u64.u16	%rd10424, %rs18;
	shl.b64 	%rd10425, %rd10424, 3;
	add.s64 	%rd10426, %rd10418, %rd10425;
	ld.f64 	%fd619, [%rd10426];
	ld.u16 	%rs3142, [%SP+16];
	cvt.u32.u16	%r11079, %rs3142;
	cvt.u32.u16	%r11080, %rs34;
	sub.s32 	%r11081, %r11079, %r11080;
	sub.s32 	%r11082, %r11081, 1;
	cvt.s64.s32	%rd10427, %r11082;
	shl.b64 	%rd10428, %rd10427, 3;
	add.s64 	%rd10429, %rd3, %rd10428;
	ld.f64 	%fd620, [%rd10429];
	sub.f64 	%fd621, %fd620, %fd619;
	st.f64 	[%rd10429], %fd621;
tmp1583:

BB46_606:
	.loc	1 434 1
	cvt.u64.u16	%rd10430, %rs6;
	mov.u64 	%rd10431, cSonNoVec;
	cvta.const.u64 	%rd10432, %rd10431;
	shl.b64 	%rd10433, %rd10430, 1;
	add.s64 	%rd10434, %rd10432, %rd10433;
	ld.u16 	%rs3143, [%rd10434];
	cvt.u32.u16	%r11083, %rs3143;
	setp.eq.s32	%p602, %r11083, 1;
	not.pred 	%p603, %p602;
	@%p603 bra 	BB46_608;
	bra.uni 	BB46_607;

BB46_607:
	.loc	1 434 1
tmp1584:
	cvt.u64.u16	%rd10435, %rs19;
	mov.u64 	%rd10436, cE;
	cvta.const.u64 	%rd10437, %rd10436;
	shl.b64 	%rd10438, %rd10435, 3;
	add.s64 	%rd10439, %rd10437, %rd10438;
	ld.f64 	%fd622, [%rd10439];
	cvt.ftz.f64.f32	%fd623, %f2201;
	mul.f64 	%fd624, %fd622, %fd623;
	ld.u16 	%rs3144, [%SP+16];
	cvt.u32.u16	%r11084, %rs3144;
	cvt.u32.u16	%r11085, %rs35;
	sub.s32 	%r11086, %r11084, %r11085;
	sub.s32 	%r11087, %r11086, 1;
	cvt.s64.s32	%rd10440, %r11087;
	shl.b64 	%rd10441, %rd10440, 3;
	add.s64 	%rd10442, %rd4, %rd10441;
	ld.f64 	%fd625, [%rd10442];
	add.f64 	%fd626, %fd625, %fd624;
	st.f64 	[%rd10442], %fd626;
	cvt.u64.u16	%rd10443, %rs19;
	shl.b64 	%rd10444, %rd10443, 3;
	add.s64 	%rd10445, %rd10437, %rd10444;
	ld.f64 	%fd627, [%rd10445];
	ld.u16 	%rs3145, [%SP+16];
	cvt.u32.u16	%r11088, %rs3145;
	cvt.u32.u16	%r11089, %rs35;
	sub.s32 	%r11090, %r11088, %r11089;
	sub.s32 	%r11091, %r11090, 1;
	cvt.s64.s32	%rd10446, %r11091;
	shl.b64 	%rd10447, %rd10446, 3;
	add.s64 	%rd10448, %rd3, %rd10447;
	ld.f64 	%fd628, [%rd10448];
	sub.f64 	%fd629, %fd628, %fd627;
	st.f64 	[%rd10448], %fd629;
tmp1585:

BB46_608:
	.loc	1 434 1
	cvt.u64.u16	%rd10449, %rs7;
	mov.u64 	%rd10450, cSonNoVec;
	cvta.const.u64 	%rd10451, %rd10450;
	shl.b64 	%rd10452, %rd10449, 1;
	add.s64 	%rd10453, %rd10451, %rd10452;
	ld.u16 	%rs3146, [%rd10453];
	cvt.u32.u16	%r11092, %rs3146;
	setp.eq.s32	%p604, %r11092, 1;
	not.pred 	%p605, %p604;
	@%p605 bra 	BB46_610;
	bra.uni 	BB46_609;

BB46_609:
	.loc	1 434 1
tmp1586:
	cvt.u64.u16	%rd10454, %rs20;
	mov.u64 	%rd10455, cE;
	cvta.const.u64 	%rd10456, %rd10455;
	shl.b64 	%rd10457, %rd10454, 3;
	add.s64 	%rd10458, %rd10456, %rd10457;
	ld.f64 	%fd630, [%rd10458];
	cvt.ftz.f64.f32	%fd631, %f2203;
	mul.f64 	%fd632, %fd630, %fd631;
	ld.u16 	%rs3147, [%SP+16];
	cvt.u32.u16	%r11093, %rs3147;
	cvt.u32.u16	%r11094, %rs36;
	sub.s32 	%r11095, %r11093, %r11094;
	sub.s32 	%r11096, %r11095, 1;
	cvt.s64.s32	%rd10459, %r11096;
	shl.b64 	%rd10460, %rd10459, 3;
	add.s64 	%rd10461, %rd4, %rd10460;
	ld.f64 	%fd633, [%rd10461];
	add.f64 	%fd634, %fd633, %fd632;
	st.f64 	[%rd10461], %fd634;
	cvt.u64.u16	%rd10462, %rs20;
	shl.b64 	%rd10463, %rd10462, 3;
	add.s64 	%rd10464, %rd10456, %rd10463;
	ld.f64 	%fd635, [%rd10464];
	ld.u16 	%rs3148, [%SP+16];
	cvt.u32.u16	%r11097, %rs3148;
	cvt.u32.u16	%r11098, %rs36;
	sub.s32 	%r11099, %r11097, %r11098;
	sub.s32 	%r11100, %r11099, 1;
	cvt.s64.s32	%rd10465, %r11100;
	shl.b64 	%rd10466, %rd10465, 3;
	add.s64 	%rd10467, %rd3, %rd10466;
	ld.f64 	%fd636, [%rd10467];
	sub.f64 	%fd637, %fd636, %fd635;
	st.f64 	[%rd10467], %fd637;
tmp1587:

BB46_610:
	.loc	1 434 1
	cvt.u64.u16	%rd10468, %rs8;
	mov.u64 	%rd10469, cSonNoVec;
	cvta.const.u64 	%rd10470, %rd10469;
	shl.b64 	%rd10471, %rd10468, 1;
	add.s64 	%rd10472, %rd10470, %rd10471;
	ld.u16 	%rs3149, [%rd10472];
	cvt.u32.u16	%r11101, %rs3149;
	setp.eq.s32	%p606, %r11101, 1;
	not.pred 	%p607, %p606;
	@%p607 bra 	BB46_612;
	bra.uni 	BB46_611;

BB46_611:
	.loc	1 434 1
tmp1588:
	cvt.u64.u16	%rd10473, %rs21;
	mov.u64 	%rd10474, cE;
	cvta.const.u64 	%rd10475, %rd10474;
	shl.b64 	%rd10476, %rd10473, 3;
	add.s64 	%rd10477, %rd10475, %rd10476;
	ld.f64 	%fd638, [%rd10477];
	cvt.ftz.f64.f32	%fd639, %f2205;
	mul.f64 	%fd640, %fd638, %fd639;
	ld.u16 	%rs3150, [%SP+16];
	cvt.u32.u16	%r11102, %rs3150;
	cvt.u32.u16	%r11103, %rs37;
	sub.s32 	%r11104, %r11102, %r11103;
	sub.s32 	%r11105, %r11104, 1;
	cvt.s64.s32	%rd10478, %r11105;
	shl.b64 	%rd10479, %rd10478, 3;
	add.s64 	%rd10480, %rd4, %rd10479;
	ld.f64 	%fd641, [%rd10480];
	add.f64 	%fd642, %fd641, %fd640;
	st.f64 	[%rd10480], %fd642;
	cvt.u64.u16	%rd10481, %rs21;
	shl.b64 	%rd10482, %rd10481, 3;
	add.s64 	%rd10483, %rd10475, %rd10482;
	ld.f64 	%fd643, [%rd10483];
	ld.u16 	%rs3151, [%SP+16];
	cvt.u32.u16	%r11106, %rs3151;
	cvt.u32.u16	%r11107, %rs37;
	sub.s32 	%r11108, %r11106, %r11107;
	sub.s32 	%r11109, %r11108, 1;
	cvt.s64.s32	%rd10484, %r11109;
	shl.b64 	%rd10485, %rd10484, 3;
	add.s64 	%rd10486, %rd3, %rd10485;
	ld.f64 	%fd644, [%rd10486];
	sub.f64 	%fd645, %fd644, %fd643;
	st.f64 	[%rd10486], %fd645;
tmp1589:

BB46_612:
	.loc	1 434 1
	cvt.u64.u16	%rd10487, %rs9;
	mov.u64 	%rd10488, cSonNoVec;
	cvta.const.u64 	%rd10489, %rd10488;
	shl.b64 	%rd10490, %rd10487, 1;
	add.s64 	%rd10491, %rd10489, %rd10490;
	ld.u16 	%rs3152, [%rd10491];
	cvt.u32.u16	%r11110, %rs3152;
	setp.eq.s32	%p608, %r11110, 1;
	not.pred 	%p609, %p608;
	@%p609 bra 	BB46_614;
	bra.uni 	BB46_613;

BB46_613:
	.loc	1 434 1
tmp1590:
	cvt.u64.u16	%rd10492, %rs22;
	mov.u64 	%rd10493, cE;
	cvta.const.u64 	%rd10494, %rd10493;
	shl.b64 	%rd10495, %rd10492, 3;
	add.s64 	%rd10496, %rd10494, %rd10495;
	ld.f64 	%fd646, [%rd10496];
	cvt.ftz.f64.f32	%fd647, %f2207;
	mul.f64 	%fd648, %fd646, %fd647;
	ld.u16 	%rs3153, [%SP+16];
	cvt.u32.u16	%r11111, %rs3153;
	cvt.u32.u16	%r11112, %rs38;
	sub.s32 	%r11113, %r11111, %r11112;
	sub.s32 	%r11114, %r11113, 1;
	cvt.s64.s32	%rd10497, %r11114;
	shl.b64 	%rd10498, %rd10497, 3;
	add.s64 	%rd10499, %rd4, %rd10498;
	ld.f64 	%fd649, [%rd10499];
	add.f64 	%fd650, %fd649, %fd648;
	st.f64 	[%rd10499], %fd650;
	cvt.u64.u16	%rd10500, %rs22;
	shl.b64 	%rd10501, %rd10500, 3;
	add.s64 	%rd10502, %rd10494, %rd10501;
	ld.f64 	%fd651, [%rd10502];
	ld.u16 	%rs3154, [%SP+16];
	cvt.u32.u16	%r11115, %rs3154;
	cvt.u32.u16	%r11116, %rs38;
	sub.s32 	%r11117, %r11115, %r11116;
	sub.s32 	%r11118, %r11117, 1;
	cvt.s64.s32	%rd10503, %r11118;
	shl.b64 	%rd10504, %rd10503, 3;
	add.s64 	%rd10505, %rd3, %rd10504;
	ld.f64 	%fd652, [%rd10505];
	sub.f64 	%fd653, %fd652, %fd651;
	st.f64 	[%rd10505], %fd653;
tmp1591:

BB46_614:
	.loc	1 434 1
	cvt.u64.u16	%rd10506, %rs10;
	mov.u64 	%rd10507, cSonNoVec;
	cvta.const.u64 	%rd10508, %rd10507;
	shl.b64 	%rd10509, %rd10506, 1;
	add.s64 	%rd10510, %rd10508, %rd10509;
	ld.u16 	%rs3155, [%rd10510];
	cvt.u32.u16	%r11119, %rs3155;
	setp.eq.s32	%p610, %r11119, 1;
	not.pred 	%p611, %p610;
	@%p611 bra 	BB46_616;
	bra.uni 	BB46_615;

BB46_615:
	.loc	1 434 1
tmp1592:
	cvt.u64.u16	%rd10511, %rs23;
	mov.u64 	%rd10512, cE;
	cvta.const.u64 	%rd10513, %rd10512;
	shl.b64 	%rd10514, %rd10511, 3;
	add.s64 	%rd10515, %rd10513, %rd10514;
	ld.f64 	%fd654, [%rd10515];
	cvt.ftz.f64.f32	%fd655, %f2209;
	mul.f64 	%fd656, %fd654, %fd655;
	ld.u16 	%rs3156, [%SP+16];
	cvt.u32.u16	%r11120, %rs3156;
	cvt.u32.u16	%r11121, %rs39;
	sub.s32 	%r11122, %r11120, %r11121;
	sub.s32 	%r11123, %r11122, 1;
	cvt.s64.s32	%rd10516, %r11123;
	shl.b64 	%rd10517, %rd10516, 3;
	add.s64 	%rd10518, %rd4, %rd10517;
	ld.f64 	%fd657, [%rd10518];
	add.f64 	%fd658, %fd657, %fd656;
	st.f64 	[%rd10518], %fd658;
	cvt.u64.u16	%rd10519, %rs23;
	shl.b64 	%rd10520, %rd10519, 3;
	add.s64 	%rd10521, %rd10513, %rd10520;
	ld.f64 	%fd659, [%rd10521];
	ld.u16 	%rs3157, [%SP+16];
	cvt.u32.u16	%r11124, %rs3157;
	cvt.u32.u16	%r11125, %rs39;
	sub.s32 	%r11126, %r11124, %r11125;
	sub.s32 	%r11127, %r11126, 1;
	cvt.s64.s32	%rd10522, %r11127;
	shl.b64 	%rd10523, %rd10522, 3;
	add.s64 	%rd10524, %rd3, %rd10523;
	ld.f64 	%fd660, [%rd10524];
	sub.f64 	%fd661, %fd660, %fd659;
	st.f64 	[%rd10524], %fd661;
tmp1593:

BB46_616:
	.loc	1 434 1
	cvt.u64.u16	%rd10525, %rs11;
	mov.u64 	%rd10526, cSonNoVec;
	cvta.const.u64 	%rd10527, %rd10526;
	shl.b64 	%rd10528, %rd10525, 1;
	add.s64 	%rd10529, %rd10527, %rd10528;
	ld.u16 	%rs3158, [%rd10529];
	cvt.u32.u16	%r11128, %rs3158;
	setp.eq.s32	%p612, %r11128, 1;
	not.pred 	%p613, %p612;
	@%p613 bra 	BB46_618;
	bra.uni 	BB46_617;

BB46_617:
	.loc	1 434 1
tmp1594:
	cvt.u64.u16	%rd10530, %rs24;
	mov.u64 	%rd10531, cE;
	cvta.const.u64 	%rd10532, %rd10531;
	shl.b64 	%rd10533, %rd10530, 3;
	add.s64 	%rd10534, %rd10532, %rd10533;
	ld.f64 	%fd662, [%rd10534];
	cvt.ftz.f64.f32	%fd663, %f2211;
	mul.f64 	%fd664, %fd662, %fd663;
	ld.u16 	%rs3159, [%SP+16];
	cvt.u32.u16	%r11129, %rs3159;
	cvt.u32.u16	%r11130, %rs40;
	sub.s32 	%r11131, %r11129, %r11130;
	sub.s32 	%r11132, %r11131, 1;
	cvt.s64.s32	%rd10535, %r11132;
	shl.b64 	%rd10536, %rd10535, 3;
	add.s64 	%rd10537, %rd4, %rd10536;
	ld.f64 	%fd665, [%rd10537];
	add.f64 	%fd666, %fd665, %fd664;
	st.f64 	[%rd10537], %fd666;
	cvt.u64.u16	%rd10538, %rs24;
	shl.b64 	%rd10539, %rd10538, 3;
	add.s64 	%rd10540, %rd10532, %rd10539;
	ld.f64 	%fd667, [%rd10540];
	ld.u16 	%rs3160, [%SP+16];
	cvt.u32.u16	%r11133, %rs3160;
	cvt.u32.u16	%r11134, %rs40;
	sub.s32 	%r11135, %r11133, %r11134;
	sub.s32 	%r11136, %r11135, 1;
	cvt.s64.s32	%rd10541, %r11136;
	shl.b64 	%rd10542, %rd10541, 3;
	add.s64 	%rd10543, %rd3, %rd10542;
	ld.f64 	%fd668, [%rd10543];
	sub.f64 	%fd669, %fd668, %fd667;
	st.f64 	[%rd10543], %fd669;
tmp1595:

BB46_618:
	.loc	1 434 1
	cvt.u64.u16	%rd10544, %rs12;
	mov.u64 	%rd10545, cSonNoVec;
	cvta.const.u64 	%rd10546, %rd10545;
	shl.b64 	%rd10547, %rd10544, 1;
	add.s64 	%rd10548, %rd10546, %rd10547;
	ld.u16 	%rs3161, [%rd10548];
	cvt.u32.u16	%r11137, %rs3161;
	setp.eq.s32	%p614, %r11137, 1;
	not.pred 	%p615, %p614;
	@%p615 bra 	BB46_620;
	bra.uni 	BB46_619;

BB46_619:
	.loc	1 434 1
tmp1596:
	cvt.u64.u16	%rd10549, %rs25;
	mov.u64 	%rd10550, cE;
	cvta.const.u64 	%rd10551, %rd10550;
	shl.b64 	%rd10552, %rd10549, 3;
	add.s64 	%rd10553, %rd10551, %rd10552;
	ld.f64 	%fd670, [%rd10553];
	cvt.ftz.f64.f32	%fd671, %f2213;
	mul.f64 	%fd672, %fd670, %fd671;
	ld.u16 	%rs3162, [%SP+16];
	cvt.u32.u16	%r11138, %rs3162;
	cvt.u32.u16	%r11139, %rs41;
	sub.s32 	%r11140, %r11138, %r11139;
	sub.s32 	%r11141, %r11140, 1;
	cvt.s64.s32	%rd10554, %r11141;
	shl.b64 	%rd10555, %rd10554, 3;
	add.s64 	%rd10556, %rd4, %rd10555;
	ld.f64 	%fd673, [%rd10556];
	add.f64 	%fd674, %fd673, %fd672;
	st.f64 	[%rd10556], %fd674;
	cvt.u64.u16	%rd10557, %rs25;
	shl.b64 	%rd10558, %rd10557, 3;
	add.s64 	%rd10559, %rd10551, %rd10558;
	ld.f64 	%fd675, [%rd10559];
	ld.u16 	%rs3163, [%SP+16];
	cvt.u32.u16	%r11142, %rs3163;
	cvt.u32.u16	%r11143, %rs41;
	sub.s32 	%r11144, %r11142, %r11143;
	sub.s32 	%r11145, %r11144, 1;
	cvt.s64.s32	%rd10560, %r11145;
	shl.b64 	%rd10561, %rd10560, 3;
	add.s64 	%rd10562, %rd3, %rd10561;
	ld.f64 	%fd676, [%rd10562];
	sub.f64 	%fd677, %fd676, %fd675;
	st.f64 	[%rd10562], %fd677;
tmp1597:

BB46_620:
	.loc	1 434 1
	cvt.u64.u16	%rd10563, %rs13;
	mov.u64 	%rd10564, cSonNoVec;
	cvta.const.u64 	%rd10565, %rd10564;
	shl.b64 	%rd10566, %rd10563, 1;
	add.s64 	%rd10567, %rd10565, %rd10566;
	ld.u16 	%rs3164, [%rd10567];
	cvt.u32.u16	%r11146, %rs3164;
	setp.eq.s32	%p616, %r11146, 1;
	not.pred 	%p617, %p616;
	@%p617 bra 	BB46_622;
	bra.uni 	BB46_621;

BB46_621:
	.loc	1 434 1
tmp1598:
	cvt.u64.u16	%rd10568, %rs26;
	mov.u64 	%rd10569, cE;
	cvta.const.u64 	%rd10570, %rd10569;
	shl.b64 	%rd10571, %rd10568, 3;
	add.s64 	%rd10572, %rd10570, %rd10571;
	ld.f64 	%fd678, [%rd10572];
	cvt.ftz.f64.f32	%fd679, %f2215;
	mul.f64 	%fd680, %fd678, %fd679;
	ld.u16 	%rs3165, [%SP+16];
	cvt.u32.u16	%r11147, %rs3165;
	cvt.u32.u16	%r11148, %rs42;
	sub.s32 	%r11149, %r11147, %r11148;
	sub.s32 	%r11150, %r11149, 1;
	cvt.s64.s32	%rd10573, %r11150;
	shl.b64 	%rd10574, %rd10573, 3;
	add.s64 	%rd10575, %rd4, %rd10574;
	ld.f64 	%fd681, [%rd10575];
	add.f64 	%fd682, %fd681, %fd680;
	st.f64 	[%rd10575], %fd682;
	cvt.u64.u16	%rd10576, %rs26;
	shl.b64 	%rd10577, %rd10576, 3;
	add.s64 	%rd10578, %rd10570, %rd10577;
	ld.f64 	%fd683, [%rd10578];
	ld.u16 	%rs3166, [%SP+16];
	cvt.u32.u16	%r11151, %rs3166;
	cvt.u32.u16	%r11152, %rs42;
	sub.s32 	%r11153, %r11151, %r11152;
	sub.s32 	%r11154, %r11153, 1;
	cvt.s64.s32	%rd10579, %r11154;
	shl.b64 	%rd10580, %rd10579, 3;
	add.s64 	%rd10581, %rd3, %rd10580;
	ld.f64 	%fd684, [%rd10581];
	sub.f64 	%fd685, %fd684, %fd683;
	st.f64 	[%rd10581], %fd685;
tmp1599:

BB46_622:
	.loc	1 434 1
	cvt.u64.u16	%rd10582, %rs14;
	mov.u64 	%rd10583, cSonNoVec;
	cvta.const.u64 	%rd10584, %rd10583;
	shl.b64 	%rd10585, %rd10582, 1;
	add.s64 	%rd10586, %rd10584, %rd10585;
	ld.u16 	%rs3167, [%rd10586];
	cvt.u32.u16	%r11155, %rs3167;
	setp.eq.s32	%p618, %r11155, 1;
	not.pred 	%p619, %p618;
	@%p619 bra 	BB46_624;
	bra.uni 	BB46_623;

BB46_623:
	.loc	1 434 1
tmp1600:
	cvt.u64.u16	%rd10587, %rs27;
	mov.u64 	%rd10588, cE;
	cvta.const.u64 	%rd10589, %rd10588;
	shl.b64 	%rd10590, %rd10587, 3;
	add.s64 	%rd10591, %rd10589, %rd10590;
	ld.f64 	%fd686, [%rd10591];
	cvt.ftz.f64.f32	%fd687, %f2217;
	mul.f64 	%fd688, %fd686, %fd687;
	ld.u16 	%rs3168, [%SP+16];
	cvt.u32.u16	%r11156, %rs3168;
	cvt.u32.u16	%r11157, %rs43;
	sub.s32 	%r11158, %r11156, %r11157;
	sub.s32 	%r11159, %r11158, 1;
	cvt.s64.s32	%rd10592, %r11159;
	shl.b64 	%rd10593, %rd10592, 3;
	add.s64 	%rd10594, %rd4, %rd10593;
	ld.f64 	%fd689, [%rd10594];
	add.f64 	%fd690, %fd689, %fd688;
	st.f64 	[%rd10594], %fd690;
	cvt.u64.u16	%rd10595, %rs27;
	shl.b64 	%rd10596, %rd10595, 3;
	add.s64 	%rd10597, %rd10589, %rd10596;
	ld.f64 	%fd691, [%rd10597];
	ld.u16 	%rs3169, [%SP+16];
	cvt.u32.u16	%r11160, %rs3169;
	cvt.u32.u16	%r11161, %rs43;
	sub.s32 	%r11162, %r11160, %r11161;
	sub.s32 	%r11163, %r11162, 1;
	cvt.s64.s32	%rd10598, %r11163;
	shl.b64 	%rd10599, %rd10598, 3;
	add.s64 	%rd10600, %rd3, %rd10599;
	ld.f64 	%fd692, [%rd10600];
	sub.f64 	%fd693, %fd692, %fd691;
	st.f64 	[%rd10600], %fd693;
tmp1601:

BB46_624:
	.loc	1 437 1
	cvt.u64.u16	%rd10601, %rs2;
	mov.u64 	%rd10602, cSonNoVec;
	cvta.const.u64 	%rd10603, %rd10602;
	shl.b64 	%rd10604, %rd10601, 1;
	add.s64 	%rd10605, %rd10603, %rd10604;
	ld.u16 	%rs3170, [%rd10605];
	cvt.u32.u16	%r11164, %rs3170;
	setp.eq.s32	%p620, %r11164, 2;
	not.pred 	%p621, %p620;
	@%p621 bra 	BB46_626;
	bra.uni 	BB46_625;

BB46_625:
	.loc	1 437 1
tmp1602:
	cvt.u64.u16	%rd10606, %rs4207;
	mov.u64 	%rd10607, cE;
	cvta.const.u64 	%rd10608, %rd10607;
	shl.b64 	%rd10609, %rd10606, 3;
	add.s64 	%rd10610, %rd10608, %rd10609;
	ld.f64 	%fd694, [%rd10610];
	cvt.ftz.f64.f32	%fd695, %f2193;
	mul.f64 	%fd696, %fd694, %fd695;
	ld.u16 	%rs3171, [%SP+16];
	cvt.u32.u16	%r11165, %rs3171;
	cvt.u32.u16	%r11166, %rs4208;
	sub.s32 	%r11167, %r11165, %r11166;
	sub.s32 	%r11168, %r11167, 1;
	cvt.s64.s32	%rd10611, %r11168;
	shl.b64 	%rd10612, %rd10611, 3;
	add.s64 	%rd10613, %rd4, %rd10612;
	ld.f64 	%fd697, [%rd10613];
	add.f64 	%fd698, %fd697, %fd696;
	st.f64 	[%rd10613], %fd698;
	cvt.u64.u16	%rd10614, %rs4207;
	shl.b64 	%rd10615, %rd10614, 3;
	add.s64 	%rd10616, %rd10608, %rd10615;
	ld.f64 	%fd699, [%rd10616];
	ld.u16 	%rs3172, [%SP+16];
	cvt.u32.u16	%r11169, %rs3172;
	cvt.u32.u16	%r11170, %rs4208;
	sub.s32 	%r11171, %r11169, %r11170;
	sub.s32 	%r11172, %r11171, 1;
	cvt.s64.s32	%rd10617, %r11172;
	shl.b64 	%rd10618, %rd10617, 3;
	add.s64 	%rd10619, %rd3, %rd10618;
	ld.f64 	%fd700, [%rd10619];
	sub.f64 	%fd701, %fd700, %fd699;
	st.f64 	[%rd10619], %fd701;
tmp1603:

BB46_626:
	.loc	1 437 1
	cvt.u64.u16	%rd10620, %rs3;
	mov.u64 	%rd10621, cSonNoVec;
	cvta.const.u64 	%rd10622, %rd10621;
	shl.b64 	%rd10623, %rd10620, 1;
	add.s64 	%rd10624, %rd10622, %rd10623;
	ld.u16 	%rs3173, [%rd10624];
	cvt.u32.u16	%r11173, %rs3173;
	setp.eq.s32	%p622, %r11173, 2;
	not.pred 	%p623, %p622;
	@%p623 bra 	BB46_628;
	bra.uni 	BB46_627;

BB46_627:
	.loc	1 437 1
tmp1604:
	cvt.u64.u16	%rd10625, %rs16;
	mov.u64 	%rd10626, cE;
	cvta.const.u64 	%rd10627, %rd10626;
	shl.b64 	%rd10628, %rd10625, 3;
	add.s64 	%rd10629, %rd10627, %rd10628;
	ld.f64 	%fd702, [%rd10629];
	cvt.ftz.f64.f32	%fd703, %f2195;
	mul.f64 	%fd704, %fd702, %fd703;
	ld.u16 	%rs3174, [%SP+16];
	cvt.u32.u16	%r11174, %rs3174;
	cvt.u32.u16	%r11175, %rs32;
	sub.s32 	%r11176, %r11174, %r11175;
	sub.s32 	%r11177, %r11176, 1;
	cvt.s64.s32	%rd10630, %r11177;
	shl.b64 	%rd10631, %rd10630, 3;
	add.s64 	%rd10632, %rd4, %rd10631;
	ld.f64 	%fd705, [%rd10632];
	add.f64 	%fd706, %fd705, %fd704;
	st.f64 	[%rd10632], %fd706;
	cvt.u64.u16	%rd10633, %rs16;
	shl.b64 	%rd10634, %rd10633, 3;
	add.s64 	%rd10635, %rd10627, %rd10634;
	ld.f64 	%fd707, [%rd10635];
	ld.u16 	%rs3175, [%SP+16];
	cvt.u32.u16	%r11178, %rs3175;
	cvt.u32.u16	%r11179, %rs32;
	sub.s32 	%r11180, %r11178, %r11179;
	sub.s32 	%r11181, %r11180, 1;
	cvt.s64.s32	%rd10636, %r11181;
	shl.b64 	%rd10637, %rd10636, 3;
	add.s64 	%rd10638, %rd3, %rd10637;
	ld.f64 	%fd708, [%rd10638];
	sub.f64 	%fd709, %fd708, %fd707;
	st.f64 	[%rd10638], %fd709;
tmp1605:

BB46_628:
	.loc	1 437 1
	cvt.u64.u16	%rd10639, %rs4;
	mov.u64 	%rd10640, cSonNoVec;
	cvta.const.u64 	%rd10641, %rd10640;
	shl.b64 	%rd10642, %rd10639, 1;
	add.s64 	%rd10643, %rd10641, %rd10642;
	ld.u16 	%rs3176, [%rd10643];
	cvt.u32.u16	%r11182, %rs3176;
	setp.eq.s32	%p624, %r11182, 2;
	not.pred 	%p625, %p624;
	@%p625 bra 	BB46_630;
	bra.uni 	BB46_629;

BB46_629:
	.loc	1 437 1
tmp1606:
	cvt.u64.u16	%rd10644, %rs17;
	mov.u64 	%rd10645, cE;
	cvta.const.u64 	%rd10646, %rd10645;
	shl.b64 	%rd10647, %rd10644, 3;
	add.s64 	%rd10648, %rd10646, %rd10647;
	ld.f64 	%fd710, [%rd10648];
	cvt.ftz.f64.f32	%fd711, %f2197;
	mul.f64 	%fd712, %fd710, %fd711;
	ld.u16 	%rs3177, [%SP+16];
	cvt.u32.u16	%r11183, %rs3177;
	cvt.u32.u16	%r11184, %rs33;
	sub.s32 	%r11185, %r11183, %r11184;
	sub.s32 	%r11186, %r11185, 1;
	cvt.s64.s32	%rd10649, %r11186;
	shl.b64 	%rd10650, %rd10649, 3;
	add.s64 	%rd10651, %rd4, %rd10650;
	ld.f64 	%fd713, [%rd10651];
	add.f64 	%fd714, %fd713, %fd712;
	st.f64 	[%rd10651], %fd714;
	cvt.u64.u16	%rd10652, %rs17;
	shl.b64 	%rd10653, %rd10652, 3;
	add.s64 	%rd10654, %rd10646, %rd10653;
	ld.f64 	%fd715, [%rd10654];
	ld.u16 	%rs3178, [%SP+16];
	cvt.u32.u16	%r11187, %rs3178;
	cvt.u32.u16	%r11188, %rs33;
	sub.s32 	%r11189, %r11187, %r11188;
	sub.s32 	%r11190, %r11189, 1;
	cvt.s64.s32	%rd10655, %r11190;
	shl.b64 	%rd10656, %rd10655, 3;
	add.s64 	%rd10657, %rd3, %rd10656;
	ld.f64 	%fd716, [%rd10657];
	sub.f64 	%fd717, %fd716, %fd715;
	st.f64 	[%rd10657], %fd717;
tmp1607:

BB46_630:
	.loc	1 437 1
	cvt.u64.u16	%rd10658, %rs5;
	mov.u64 	%rd10659, cSonNoVec;
	cvta.const.u64 	%rd10660, %rd10659;
	shl.b64 	%rd10661, %rd10658, 1;
	add.s64 	%rd10662, %rd10660, %rd10661;
	ld.u16 	%rs3179, [%rd10662];
	cvt.u32.u16	%r11191, %rs3179;
	setp.eq.s32	%p626, %r11191, 2;
	not.pred 	%p627, %p626;
	@%p627 bra 	BB46_632;
	bra.uni 	BB46_631;

BB46_631:
	.loc	1 437 1
tmp1608:
	cvt.u64.u16	%rd10663, %rs18;
	mov.u64 	%rd10664, cE;
	cvta.const.u64 	%rd10665, %rd10664;
	shl.b64 	%rd10666, %rd10663, 3;
	add.s64 	%rd10667, %rd10665, %rd10666;
	ld.f64 	%fd718, [%rd10667];
	cvt.ftz.f64.f32	%fd719, %f2199;
	mul.f64 	%fd720, %fd718, %fd719;
	ld.u16 	%rs3180, [%SP+16];
	cvt.u32.u16	%r11192, %rs3180;
	cvt.u32.u16	%r11193, %rs34;
	sub.s32 	%r11194, %r11192, %r11193;
	sub.s32 	%r11195, %r11194, 1;
	cvt.s64.s32	%rd10668, %r11195;
	shl.b64 	%rd10669, %rd10668, 3;
	add.s64 	%rd10670, %rd4, %rd10669;
	ld.f64 	%fd721, [%rd10670];
	add.f64 	%fd722, %fd721, %fd720;
	st.f64 	[%rd10670], %fd722;
	cvt.u64.u16	%rd10671, %rs18;
	shl.b64 	%rd10672, %rd10671, 3;
	add.s64 	%rd10673, %rd10665, %rd10672;
	ld.f64 	%fd723, [%rd10673];
	ld.u16 	%rs3181, [%SP+16];
	cvt.u32.u16	%r11196, %rs3181;
	cvt.u32.u16	%r11197, %rs34;
	sub.s32 	%r11198, %r11196, %r11197;
	sub.s32 	%r11199, %r11198, 1;
	cvt.s64.s32	%rd10674, %r11199;
	shl.b64 	%rd10675, %rd10674, 3;
	add.s64 	%rd10676, %rd3, %rd10675;
	ld.f64 	%fd724, [%rd10676];
	sub.f64 	%fd725, %fd724, %fd723;
	st.f64 	[%rd10676], %fd725;
tmp1609:

BB46_632:
	.loc	1 437 1
	cvt.u64.u16	%rd10677, %rs6;
	mov.u64 	%rd10678, cSonNoVec;
	cvta.const.u64 	%rd10679, %rd10678;
	shl.b64 	%rd10680, %rd10677, 1;
	add.s64 	%rd10681, %rd10679, %rd10680;
	ld.u16 	%rs3182, [%rd10681];
	cvt.u32.u16	%r11200, %rs3182;
	setp.eq.s32	%p628, %r11200, 2;
	not.pred 	%p629, %p628;
	@%p629 bra 	BB46_634;
	bra.uni 	BB46_633;

BB46_633:
	.loc	1 437 1
tmp1610:
	cvt.u64.u16	%rd10682, %rs19;
	mov.u64 	%rd10683, cE;
	cvta.const.u64 	%rd10684, %rd10683;
	shl.b64 	%rd10685, %rd10682, 3;
	add.s64 	%rd10686, %rd10684, %rd10685;
	ld.f64 	%fd726, [%rd10686];
	cvt.ftz.f64.f32	%fd727, %f2201;
	mul.f64 	%fd728, %fd726, %fd727;
	ld.u16 	%rs3183, [%SP+16];
	cvt.u32.u16	%r11201, %rs3183;
	cvt.u32.u16	%r11202, %rs35;
	sub.s32 	%r11203, %r11201, %r11202;
	sub.s32 	%r11204, %r11203, 1;
	cvt.s64.s32	%rd10687, %r11204;
	shl.b64 	%rd10688, %rd10687, 3;
	add.s64 	%rd10689, %rd4, %rd10688;
	ld.f64 	%fd729, [%rd10689];
	add.f64 	%fd730, %fd729, %fd728;
	st.f64 	[%rd10689], %fd730;
	cvt.u64.u16	%rd10690, %rs19;
	shl.b64 	%rd10691, %rd10690, 3;
	add.s64 	%rd10692, %rd10684, %rd10691;
	ld.f64 	%fd731, [%rd10692];
	ld.u16 	%rs3184, [%SP+16];
	cvt.u32.u16	%r11205, %rs3184;
	cvt.u32.u16	%r11206, %rs35;
	sub.s32 	%r11207, %r11205, %r11206;
	sub.s32 	%r11208, %r11207, 1;
	cvt.s64.s32	%rd10693, %r11208;
	shl.b64 	%rd10694, %rd10693, 3;
	add.s64 	%rd10695, %rd3, %rd10694;
	ld.f64 	%fd732, [%rd10695];
	sub.f64 	%fd733, %fd732, %fd731;
	st.f64 	[%rd10695], %fd733;
tmp1611:

BB46_634:
	.loc	1 437 1
	cvt.u64.u16	%rd10696, %rs7;
	mov.u64 	%rd10697, cSonNoVec;
	cvta.const.u64 	%rd10698, %rd10697;
	shl.b64 	%rd10699, %rd10696, 1;
	add.s64 	%rd10700, %rd10698, %rd10699;
	ld.u16 	%rs3185, [%rd10700];
	cvt.u32.u16	%r11209, %rs3185;
	setp.eq.s32	%p630, %r11209, 2;
	not.pred 	%p631, %p630;
	@%p631 bra 	BB46_636;
	bra.uni 	BB46_635;

BB46_635:
	.loc	1 437 1
tmp1612:
	cvt.u64.u16	%rd10701, %rs20;
	mov.u64 	%rd10702, cE;
	cvta.const.u64 	%rd10703, %rd10702;
	shl.b64 	%rd10704, %rd10701, 3;
	add.s64 	%rd10705, %rd10703, %rd10704;
	ld.f64 	%fd734, [%rd10705];
	cvt.ftz.f64.f32	%fd735, %f2203;
	mul.f64 	%fd736, %fd734, %fd735;
	ld.u16 	%rs3186, [%SP+16];
	cvt.u32.u16	%r11210, %rs3186;
	cvt.u32.u16	%r11211, %rs36;
	sub.s32 	%r11212, %r11210, %r11211;
	sub.s32 	%r11213, %r11212, 1;
	cvt.s64.s32	%rd10706, %r11213;
	shl.b64 	%rd10707, %rd10706, 3;
	add.s64 	%rd10708, %rd4, %rd10707;
	ld.f64 	%fd737, [%rd10708];
	add.f64 	%fd738, %fd737, %fd736;
	st.f64 	[%rd10708], %fd738;
	cvt.u64.u16	%rd10709, %rs20;
	shl.b64 	%rd10710, %rd10709, 3;
	add.s64 	%rd10711, %rd10703, %rd10710;
	ld.f64 	%fd739, [%rd10711];
	ld.u16 	%rs3187, [%SP+16];
	cvt.u32.u16	%r11214, %rs3187;
	cvt.u32.u16	%r11215, %rs36;
	sub.s32 	%r11216, %r11214, %r11215;
	sub.s32 	%r11217, %r11216, 1;
	cvt.s64.s32	%rd10712, %r11217;
	shl.b64 	%rd10713, %rd10712, 3;
	add.s64 	%rd10714, %rd3, %rd10713;
	ld.f64 	%fd740, [%rd10714];
	sub.f64 	%fd741, %fd740, %fd739;
	st.f64 	[%rd10714], %fd741;
tmp1613:

BB46_636:
	.loc	1 437 1
	cvt.u64.u16	%rd10715, %rs8;
	mov.u64 	%rd10716, cSonNoVec;
	cvta.const.u64 	%rd10717, %rd10716;
	shl.b64 	%rd10718, %rd10715, 1;
	add.s64 	%rd10719, %rd10717, %rd10718;
	ld.u16 	%rs3188, [%rd10719];
	cvt.u32.u16	%r11218, %rs3188;
	setp.eq.s32	%p632, %r11218, 2;
	not.pred 	%p633, %p632;
	@%p633 bra 	BB46_638;
	bra.uni 	BB46_637;

BB46_637:
	.loc	1 437 1
tmp1614:
	cvt.u64.u16	%rd10720, %rs21;
	mov.u64 	%rd10721, cE;
	cvta.const.u64 	%rd10722, %rd10721;
	shl.b64 	%rd10723, %rd10720, 3;
	add.s64 	%rd10724, %rd10722, %rd10723;
	ld.f64 	%fd742, [%rd10724];
	cvt.ftz.f64.f32	%fd743, %f2205;
	mul.f64 	%fd744, %fd742, %fd743;
	ld.u16 	%rs3189, [%SP+16];
	cvt.u32.u16	%r11219, %rs3189;
	cvt.u32.u16	%r11220, %rs37;
	sub.s32 	%r11221, %r11219, %r11220;
	sub.s32 	%r11222, %r11221, 1;
	cvt.s64.s32	%rd10725, %r11222;
	shl.b64 	%rd10726, %rd10725, 3;
	add.s64 	%rd10727, %rd4, %rd10726;
	ld.f64 	%fd745, [%rd10727];
	add.f64 	%fd746, %fd745, %fd744;
	st.f64 	[%rd10727], %fd746;
	cvt.u64.u16	%rd10728, %rs21;
	shl.b64 	%rd10729, %rd10728, 3;
	add.s64 	%rd10730, %rd10722, %rd10729;
	ld.f64 	%fd747, [%rd10730];
	ld.u16 	%rs3190, [%SP+16];
	cvt.u32.u16	%r11223, %rs3190;
	cvt.u32.u16	%r11224, %rs37;
	sub.s32 	%r11225, %r11223, %r11224;
	sub.s32 	%r11226, %r11225, 1;
	cvt.s64.s32	%rd10731, %r11226;
	shl.b64 	%rd10732, %rd10731, 3;
	add.s64 	%rd10733, %rd3, %rd10732;
	ld.f64 	%fd748, [%rd10733];
	sub.f64 	%fd749, %fd748, %fd747;
	st.f64 	[%rd10733], %fd749;
tmp1615:

BB46_638:
	.loc	1 437 1
	cvt.u64.u16	%rd10734, %rs9;
	mov.u64 	%rd10735, cSonNoVec;
	cvta.const.u64 	%rd10736, %rd10735;
	shl.b64 	%rd10737, %rd10734, 1;
	add.s64 	%rd10738, %rd10736, %rd10737;
	ld.u16 	%rs3191, [%rd10738];
	cvt.u32.u16	%r11227, %rs3191;
	setp.eq.s32	%p634, %r11227, 2;
	not.pred 	%p635, %p634;
	@%p635 bra 	BB46_640;
	bra.uni 	BB46_639;

BB46_639:
	.loc	1 437 1
tmp1616:
	cvt.u64.u16	%rd10739, %rs22;
	mov.u64 	%rd10740, cE;
	cvta.const.u64 	%rd10741, %rd10740;
	shl.b64 	%rd10742, %rd10739, 3;
	add.s64 	%rd10743, %rd10741, %rd10742;
	ld.f64 	%fd750, [%rd10743];
	cvt.ftz.f64.f32	%fd751, %f2207;
	mul.f64 	%fd752, %fd750, %fd751;
	ld.u16 	%rs3192, [%SP+16];
	cvt.u32.u16	%r11228, %rs3192;
	cvt.u32.u16	%r11229, %rs38;
	sub.s32 	%r11230, %r11228, %r11229;
	sub.s32 	%r11231, %r11230, 1;
	cvt.s64.s32	%rd10744, %r11231;
	shl.b64 	%rd10745, %rd10744, 3;
	add.s64 	%rd10746, %rd4, %rd10745;
	ld.f64 	%fd753, [%rd10746];
	add.f64 	%fd754, %fd753, %fd752;
	st.f64 	[%rd10746], %fd754;
	cvt.u64.u16	%rd10747, %rs22;
	shl.b64 	%rd10748, %rd10747, 3;
	add.s64 	%rd10749, %rd10741, %rd10748;
	ld.f64 	%fd755, [%rd10749];
	ld.u16 	%rs3193, [%SP+16];
	cvt.u32.u16	%r11232, %rs3193;
	cvt.u32.u16	%r11233, %rs38;
	sub.s32 	%r11234, %r11232, %r11233;
	sub.s32 	%r11235, %r11234, 1;
	cvt.s64.s32	%rd10750, %r11235;
	shl.b64 	%rd10751, %rd10750, 3;
	add.s64 	%rd10752, %rd3, %rd10751;
	ld.f64 	%fd756, [%rd10752];
	sub.f64 	%fd757, %fd756, %fd755;
	st.f64 	[%rd10752], %fd757;
tmp1617:

BB46_640:
	.loc	1 437 1
	cvt.u64.u16	%rd10753, %rs10;
	mov.u64 	%rd10754, cSonNoVec;
	cvta.const.u64 	%rd10755, %rd10754;
	shl.b64 	%rd10756, %rd10753, 1;
	add.s64 	%rd10757, %rd10755, %rd10756;
	ld.u16 	%rs3194, [%rd10757];
	cvt.u32.u16	%r11236, %rs3194;
	setp.eq.s32	%p636, %r11236, 2;
	not.pred 	%p637, %p636;
	@%p637 bra 	BB46_642;
	bra.uni 	BB46_641;

BB46_641:
	.loc	1 437 1
tmp1618:
	cvt.u64.u16	%rd10758, %rs23;
	mov.u64 	%rd10759, cE;
	cvta.const.u64 	%rd10760, %rd10759;
	shl.b64 	%rd10761, %rd10758, 3;
	add.s64 	%rd10762, %rd10760, %rd10761;
	ld.f64 	%fd758, [%rd10762];
	cvt.ftz.f64.f32	%fd759, %f2209;
	mul.f64 	%fd760, %fd758, %fd759;
	ld.u16 	%rs3195, [%SP+16];
	cvt.u32.u16	%r11237, %rs3195;
	cvt.u32.u16	%r11238, %rs39;
	sub.s32 	%r11239, %r11237, %r11238;
	sub.s32 	%r11240, %r11239, 1;
	cvt.s64.s32	%rd10763, %r11240;
	shl.b64 	%rd10764, %rd10763, 3;
	add.s64 	%rd10765, %rd4, %rd10764;
	ld.f64 	%fd761, [%rd10765];
	add.f64 	%fd762, %fd761, %fd760;
	st.f64 	[%rd10765], %fd762;
	cvt.u64.u16	%rd10766, %rs23;
	shl.b64 	%rd10767, %rd10766, 3;
	add.s64 	%rd10768, %rd10760, %rd10767;
	ld.f64 	%fd763, [%rd10768];
	ld.u16 	%rs3196, [%SP+16];
	cvt.u32.u16	%r11241, %rs3196;
	cvt.u32.u16	%r11242, %rs39;
	sub.s32 	%r11243, %r11241, %r11242;
	sub.s32 	%r11244, %r11243, 1;
	cvt.s64.s32	%rd10769, %r11244;
	shl.b64 	%rd10770, %rd10769, 3;
	add.s64 	%rd10771, %rd3, %rd10770;
	ld.f64 	%fd764, [%rd10771];
	sub.f64 	%fd765, %fd764, %fd763;
	st.f64 	[%rd10771], %fd765;
tmp1619:

BB46_642:
	.loc	1 437 1
	cvt.u64.u16	%rd10772, %rs11;
	mov.u64 	%rd10773, cSonNoVec;
	cvta.const.u64 	%rd10774, %rd10773;
	shl.b64 	%rd10775, %rd10772, 1;
	add.s64 	%rd10776, %rd10774, %rd10775;
	ld.u16 	%rs3197, [%rd10776];
	cvt.u32.u16	%r11245, %rs3197;
	setp.eq.s32	%p638, %r11245, 2;
	not.pred 	%p639, %p638;
	@%p639 bra 	BB46_644;
	bra.uni 	BB46_643;

BB46_643:
	.loc	1 437 1
tmp1620:
	cvt.u64.u16	%rd10777, %rs24;
	mov.u64 	%rd10778, cE;
	cvta.const.u64 	%rd10779, %rd10778;
	shl.b64 	%rd10780, %rd10777, 3;
	add.s64 	%rd10781, %rd10779, %rd10780;
	ld.f64 	%fd766, [%rd10781];
	cvt.ftz.f64.f32	%fd767, %f2211;
	mul.f64 	%fd768, %fd766, %fd767;
	ld.u16 	%rs3198, [%SP+16];
	cvt.u32.u16	%r11246, %rs3198;
	cvt.u32.u16	%r11247, %rs40;
	sub.s32 	%r11248, %r11246, %r11247;
	sub.s32 	%r11249, %r11248, 1;
	cvt.s64.s32	%rd10782, %r11249;
	shl.b64 	%rd10783, %rd10782, 3;
	add.s64 	%rd10784, %rd4, %rd10783;
	ld.f64 	%fd769, [%rd10784];
	add.f64 	%fd770, %fd769, %fd768;
	st.f64 	[%rd10784], %fd770;
	cvt.u64.u16	%rd10785, %rs24;
	shl.b64 	%rd10786, %rd10785, 3;
	add.s64 	%rd10787, %rd10779, %rd10786;
	ld.f64 	%fd771, [%rd10787];
	ld.u16 	%rs3199, [%SP+16];
	cvt.u32.u16	%r11250, %rs3199;
	cvt.u32.u16	%r11251, %rs40;
	sub.s32 	%r11252, %r11250, %r11251;
	sub.s32 	%r11253, %r11252, 1;
	cvt.s64.s32	%rd10788, %r11253;
	shl.b64 	%rd10789, %rd10788, 3;
	add.s64 	%rd10790, %rd3, %rd10789;
	ld.f64 	%fd772, [%rd10790];
	sub.f64 	%fd773, %fd772, %fd771;
	st.f64 	[%rd10790], %fd773;
tmp1621:

BB46_644:
	.loc	1 437 1
	cvt.u64.u16	%rd10791, %rs12;
	mov.u64 	%rd10792, cSonNoVec;
	cvta.const.u64 	%rd10793, %rd10792;
	shl.b64 	%rd10794, %rd10791, 1;
	add.s64 	%rd10795, %rd10793, %rd10794;
	ld.u16 	%rs3200, [%rd10795];
	cvt.u32.u16	%r11254, %rs3200;
	setp.eq.s32	%p640, %r11254, 2;
	not.pred 	%p641, %p640;
	@%p641 bra 	BB46_646;
	bra.uni 	BB46_645;

BB46_645:
	.loc	1 437 1
tmp1622:
	cvt.u64.u16	%rd10796, %rs25;
	mov.u64 	%rd10797, cE;
	cvta.const.u64 	%rd10798, %rd10797;
	shl.b64 	%rd10799, %rd10796, 3;
	add.s64 	%rd10800, %rd10798, %rd10799;
	ld.f64 	%fd774, [%rd10800];
	cvt.ftz.f64.f32	%fd775, %f2213;
	mul.f64 	%fd776, %fd774, %fd775;
	ld.u16 	%rs3201, [%SP+16];
	cvt.u32.u16	%r11255, %rs3201;
	cvt.u32.u16	%r11256, %rs41;
	sub.s32 	%r11257, %r11255, %r11256;
	sub.s32 	%r11258, %r11257, 1;
	cvt.s64.s32	%rd10801, %r11258;
	shl.b64 	%rd10802, %rd10801, 3;
	add.s64 	%rd10803, %rd4, %rd10802;
	ld.f64 	%fd777, [%rd10803];
	add.f64 	%fd778, %fd777, %fd776;
	st.f64 	[%rd10803], %fd778;
	cvt.u64.u16	%rd10804, %rs25;
	shl.b64 	%rd10805, %rd10804, 3;
	add.s64 	%rd10806, %rd10798, %rd10805;
	ld.f64 	%fd779, [%rd10806];
	ld.u16 	%rs3202, [%SP+16];
	cvt.u32.u16	%r11259, %rs3202;
	cvt.u32.u16	%r11260, %rs41;
	sub.s32 	%r11261, %r11259, %r11260;
	sub.s32 	%r11262, %r11261, 1;
	cvt.s64.s32	%rd10807, %r11262;
	shl.b64 	%rd10808, %rd10807, 3;
	add.s64 	%rd10809, %rd3, %rd10808;
	ld.f64 	%fd780, [%rd10809];
	sub.f64 	%fd781, %fd780, %fd779;
	st.f64 	[%rd10809], %fd781;
tmp1623:

BB46_646:
	.loc	1 437 1
	cvt.u64.u16	%rd10810, %rs13;
	mov.u64 	%rd10811, cSonNoVec;
	cvta.const.u64 	%rd10812, %rd10811;
	shl.b64 	%rd10813, %rd10810, 1;
	add.s64 	%rd10814, %rd10812, %rd10813;
	ld.u16 	%rs3203, [%rd10814];
	cvt.u32.u16	%r11263, %rs3203;
	setp.eq.s32	%p642, %r11263, 2;
	not.pred 	%p643, %p642;
	@%p643 bra 	BB46_648;
	bra.uni 	BB46_647;

BB46_647:
	.loc	1 437 1
tmp1624:
	cvt.u64.u16	%rd10815, %rs26;
	mov.u64 	%rd10816, cE;
	cvta.const.u64 	%rd10817, %rd10816;
	shl.b64 	%rd10818, %rd10815, 3;
	add.s64 	%rd10819, %rd10817, %rd10818;
	ld.f64 	%fd782, [%rd10819];
	cvt.ftz.f64.f32	%fd783, %f2215;
	mul.f64 	%fd784, %fd782, %fd783;
	ld.u16 	%rs3204, [%SP+16];
	cvt.u32.u16	%r11264, %rs3204;
	cvt.u32.u16	%r11265, %rs42;
	sub.s32 	%r11266, %r11264, %r11265;
	sub.s32 	%r11267, %r11266, 1;
	cvt.s64.s32	%rd10820, %r11267;
	shl.b64 	%rd10821, %rd10820, 3;
	add.s64 	%rd10822, %rd4, %rd10821;
	ld.f64 	%fd785, [%rd10822];
	add.f64 	%fd786, %fd785, %fd784;
	st.f64 	[%rd10822], %fd786;
	cvt.u64.u16	%rd10823, %rs26;
	shl.b64 	%rd10824, %rd10823, 3;
	add.s64 	%rd10825, %rd10817, %rd10824;
	ld.f64 	%fd787, [%rd10825];
	ld.u16 	%rs3205, [%SP+16];
	cvt.u32.u16	%r11268, %rs3205;
	cvt.u32.u16	%r11269, %rs42;
	sub.s32 	%r11270, %r11268, %r11269;
	sub.s32 	%r11271, %r11270, 1;
	cvt.s64.s32	%rd10826, %r11271;
	shl.b64 	%rd10827, %rd10826, 3;
	add.s64 	%rd10828, %rd3, %rd10827;
	ld.f64 	%fd788, [%rd10828];
	sub.f64 	%fd789, %fd788, %fd787;
	st.f64 	[%rd10828], %fd789;
tmp1625:

BB46_648:
	.loc	1 437 1
	cvt.u64.u16	%rd10829, %rs14;
	mov.u64 	%rd10830, cSonNoVec;
	cvta.const.u64 	%rd10831, %rd10830;
	shl.b64 	%rd10832, %rd10829, 1;
	add.s64 	%rd10833, %rd10831, %rd10832;
	ld.u16 	%rs3206, [%rd10833];
	cvt.u32.u16	%r11272, %rs3206;
	setp.eq.s32	%p644, %r11272, 2;
	not.pred 	%p645, %p644;
	@%p645 bra 	BB46_650;
	bra.uni 	BB46_649;

BB46_649:
	.loc	1 437 1
tmp1626:
	cvt.u64.u16	%rd10834, %rs27;
	mov.u64 	%rd10835, cE;
	cvta.const.u64 	%rd10836, %rd10835;
	shl.b64 	%rd10837, %rd10834, 3;
	add.s64 	%rd10838, %rd10836, %rd10837;
	ld.f64 	%fd790, [%rd10838];
	cvt.ftz.f64.f32	%fd791, %f2217;
	mul.f64 	%fd792, %fd790, %fd791;
	ld.u16 	%rs3207, [%SP+16];
	cvt.u32.u16	%r11273, %rs3207;
	cvt.u32.u16	%r11274, %rs43;
	sub.s32 	%r11275, %r11273, %r11274;
	sub.s32 	%r11276, %r11275, 1;
	cvt.s64.s32	%rd10839, %r11276;
	shl.b64 	%rd10840, %rd10839, 3;
	add.s64 	%rd10841, %rd4, %rd10840;
	ld.f64 	%fd793, [%rd10841];
	add.f64 	%fd794, %fd793, %fd792;
	st.f64 	[%rd10841], %fd794;
	cvt.u64.u16	%rd10842, %rs27;
	shl.b64 	%rd10843, %rd10842, 3;
	add.s64 	%rd10844, %rd10836, %rd10843;
	ld.f64 	%fd795, [%rd10844];
	ld.u16 	%rs3208, [%SP+16];
	cvt.u32.u16	%r11277, %rs3208;
	cvt.u32.u16	%r11278, %rs43;
	sub.s32 	%r11279, %r11277, %r11278;
	sub.s32 	%r11280, %r11279, 1;
	cvt.s64.s32	%rd10845, %r11280;
	shl.b64 	%rd10846, %rd10845, 3;
	add.s64 	%rd10847, %rd3, %rd10846;
	ld.f64 	%fd796, [%rd10847];
	sub.f64 	%fd797, %fd796, %fd795;
	st.f64 	[%rd10847], %fd797;
tmp1627:

BB46_650:
	.loc	1 438 1
	// Callseq Start 310
	{
	.reg .b32 temp_param_reg;
	// <end>}
	call.uni 
	_ZN39_INTERNAL_17_CudaStuff_cpp1_ii_1abe6ff811syncthreadsEv, 
	(
	);
	
	//{
	}// Callseq End 310
	add.u64 	%rd9, %SP, 0;
	mov.u32 	%r14851, 0;
	add.u64 	%rd10, %SP, 1168;

BB46_651:
	cvt.s64.s32	%rd10848, %r14851;
	shl.b64 	%rd10849, %rd10848, 3;
	add.s64 	%rd10850, %rd9, %rd10849;
	ld.u64 	%rd10851, [%rd10850];
	cvt.s64.s32	%rd10852, %r14851;
	shl.b64 	%rd10853, %rd10852, 3;
	add.s64 	%rd10854, %rd10, %rd10853;
	st.u64 	[%rd10854], %rd10851;
	add.s32 	%r14851, %r14851, 1;
	setp.lt.u32	%p646, %r14851, 26;
	@%p646 bra 	BB46_651;
	bra.uni 	BB46_652;

BB46_652:
	.loc	1 439 1
	ld.u16 	%rs3209, [%SP+56];
	ld.u64 	%rd10855, [%SP+1368];
	ld.u64 	%rd10856, [%SP+1360];
	ld.u16 	%rs3210, [%SP+1352];
	ld.u64 	%rd10857, [%SP+1344];
	ld.u64 	%rd10858, [%SP+1336];
	ld.u16 	%rs3211, [%SP+1328];
	ld.u64 	%rd10859, [%SP+1320];
	ld.u64 	%rd10860, [%SP+1312];
	ld.u64 	%rd10861, [%SP+1304];
	ld.u64 	%rd10862, [%SP+1296];
	ld.u64 	%rd10863, [%SP+1288];
	ld.u64 	%rd10864, [%SP+1280];
	ld.u64 	%rd10865, [%SP+1272];
	ld.u64 	%rd10866, [%SP+1264];
	ld.u64 	%rd10867, [%SP+1256];
	ld.u64 	%rd10868, [%SP+1248];
	ld.u64 	%rd10869, [%SP+1240];
	ld.u64 	%rd10870, [%SP+1232];
	ld.u16 	%rs3212, [%SP+1230];
	ld.u16 	%rs3213, [%SP+1228];
	ld.u16 	%rs3214, [%SP+1226];
	ld.u16 	%rs3215, [%SP+1224];
	ld.u64 	%rd10871, [%SP+1216];
	ld.u16 	%rs3216, [%SP+1210];
	ld.u16 	%rs3217, [%SP+1208];
	ld.u64 	%rd10872, [%SP+1200];
	ld.u64 	%rd10873, [%SP+1192];
	ld.u16 	%rs3218, [%SP+1184];
	ld.u64 	%rd10874, [%SP+1176];
	ld.u64 	%rd10875, [%SP+1168];
	cvt.u32.u16	%r11283, %rs3209;
	// Callseq Start 311
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 8 .b8 param0[208];
	st.param.b64	[param0+0], %rd10875;
	st.param.b64	[param0+8], %rd10874;
	st.param.b16	[param0+16], %rs3218;
	st.param.b64	[param0+24], %rd10873;
	st.param.b64	[param0+32], %rd10872;
	st.param.b16	[param0+40], %rs3217;
	st.param.b16	[param0+42], %rs3216;
	st.param.b64	[param0+48], %rd10871;
	st.param.b16	[param0+56], %rs3215;
	st.param.b16	[param0+58], %rs3214;
	st.param.b16	[param0+60], %rs3213;
	st.param.b16	[param0+62], %rs3212;
	st.param.b64	[param0+64], %rd10870;
	st.param.b64	[param0+72], %rd10869;
	st.param.b64	[param0+80], %rd10868;
	st.param.b64	[param0+88], %rd10867;
	st.param.b64	[param0+96], %rd10866;
	st.param.b64	[param0+104], %rd10865;
	st.param.b64	[param0+112], %rd10864;
	st.param.b64	[param0+120], %rd10863;
	st.param.b64	[param0+128], %rd10862;
	st.param.b64	[param0+136], %rd10861;
	st.param.b64	[param0+144], %rd10860;
	st.param.b64	[param0+152], %rd10859;
	st.param.b16	[param0+160], %rs3211;
	st.param.b64	[param0+168], %rd10858;
	st.param.b64	[param0+176], %rd10857;
	st.param.b16	[param0+184], %rs3210;
	st.param.b64	[param0+192], %rd10856;
	st.param.b64	[param0+200], %rd10855;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd4;
	.param .b32 param3;
	st.param.b32	[param3+0], %r11283;
	call.uni 
	_Z8BeforeLU4HMatPdS0_t, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 311
	add.u64 	%rd11, %SP, 0;
	mov.u32 	%r14852, 0;
	add.u64 	%rd12, %SP, 1376;

BB46_653:
	cvt.s64.s32	%rd10876, %r14852;
	shl.b64 	%rd10877, %rd10876, 3;
	add.s64 	%rd10878, %rd11, %rd10877;
	ld.u64 	%rd10879, [%rd10878];
	cvt.s64.s32	%rd10880, %r14852;
	shl.b64 	%rd10881, %rd10880, 3;
	add.s64 	%rd10882, %rd12, %rd10881;
	st.u64 	[%rd10882], %rd10879;
	add.s32 	%r14852, %r14852, 1;
	setp.lt.u32	%p647, %r14852, 26;
	@%p647 bra 	BB46_653;
	bra.uni 	BB46_654;

BB46_654:
	.loc	1 441 1
	ld.u16 	%rs3219, [%SP+58];
	ld.u64 	%rd10883, [%SP+1576];
	ld.u64 	%rd10884, [%SP+1568];
	ld.u16 	%rs3220, [%SP+1560];
	ld.u64 	%rd10885, [%SP+1552];
	ld.u64 	%rd10886, [%SP+1544];
	ld.u16 	%rs3221, [%SP+1536];
	ld.u64 	%rd10887, [%SP+1528];
	ld.u64 	%rd10888, [%SP+1520];
	ld.u64 	%rd10889, [%SP+1512];
	ld.u64 	%rd10890, [%SP+1504];
	ld.u64 	%rd10891, [%SP+1496];
	ld.u64 	%rd10892, [%SP+1488];
	ld.u64 	%rd10893, [%SP+1480];
	ld.u64 	%rd10894, [%SP+1472];
	ld.u64 	%rd10895, [%SP+1464];
	ld.u64 	%rd10896, [%SP+1456];
	ld.u64 	%rd10897, [%SP+1448];
	ld.u64 	%rd10898, [%SP+1440];
	ld.u16 	%rs3222, [%SP+1438];
	ld.u16 	%rs3223, [%SP+1436];
	ld.u16 	%rs3224, [%SP+1434];
	ld.u16 	%rs3225, [%SP+1432];
	ld.u64 	%rd10899, [%SP+1424];
	ld.u16 	%rs3226, [%SP+1418];
	ld.u16 	%rs3227, [%SP+1416];
	ld.u64 	%rd10900, [%SP+1408];
	ld.u64 	%rd10901, [%SP+1400];
	ld.u16 	%rs3228, [%SP+1392];
	ld.u64 	%rd10902, [%SP+1384];
	ld.u64 	%rd10903, [%SP+1376];
	cvt.u32.u16	%r11284, %rs3219;
	// Callseq Start 312
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 8 .b8 param0[208];
	st.param.b64	[param0+0], %rd10903;
	st.param.b64	[param0+8], %rd10902;
	st.param.b16	[param0+16], %rs3228;
	st.param.b64	[param0+24], %rd10901;
	st.param.b64	[param0+32], %rd10900;
	st.param.b16	[param0+40], %rs3227;
	st.param.b16	[param0+42], %rs3226;
	st.param.b64	[param0+48], %rd10899;
	st.param.b16	[param0+56], %rs3225;
	st.param.b16	[param0+58], %rs3224;
	st.param.b16	[param0+60], %rs3223;
	st.param.b16	[param0+62], %rs3222;
	st.param.b64	[param0+64], %rd10898;
	st.param.b64	[param0+72], %rd10897;
	st.param.b64	[param0+80], %rd10896;
	st.param.b64	[param0+88], %rd10895;
	st.param.b64	[param0+96], %rd10894;
	st.param.b64	[param0+104], %rd10893;
	st.param.b64	[param0+112], %rd10892;
	st.param.b64	[param0+120], %rd10891;
	st.param.b64	[param0+128], %rd10890;
	st.param.b64	[param0+136], %rd10889;
	st.param.b64	[param0+144], %rd10888;
	st.param.b64	[param0+152], %rd10887;
	st.param.b16	[param0+160], %rs3221;
	st.param.b64	[param0+168], %rd10886;
	st.param.b64	[param0+176], %rd10885;
	st.param.b16	[param0+184], %rs3220;
	st.param.b64	[param0+192], %rd10884;
	st.param.b64	[param0+200], %rd10883;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd8;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4;
	.param .b32 param5;
	st.param.b32	[param5+0], %r11284;
	call.uni 
	_Z5BkSub4HMatPdS0_S0_S0_t, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 312
	.loc	1 443 1
	ld.u16 	%rs3229, [%SP+16];
	cvt.u32.u16	%r11285, %rs3229;
	cvt.u32.u16	%r11286, %rs2;
	sub.s32 	%r11287, %r11285, %r11286;
	sub.s32 	%r11288, %r11287, 1;
	cvt.s64.s32	%rd10904, %r11288;
	shl.b64 	%rd10905, %rd10904, 3;
	add.s64 	%rd10906, %rd7, %rd10905;
	ld.f64 	%fd798, [%rd10906];
	cvt.rn.ftz.f32.f64	%f1748, %fd798;
tmp1628:
	add.ftz.f32 	%f2192, %f2192, %f1748;
tmp1629:
	ld.u16 	%rs3230, [%SP+16];
	cvt.u32.u16	%r11289, %rs3230;
	cvt.u32.u16	%r11290, %rs3;
	sub.s32 	%r11291, %r11289, %r11290;
	sub.s32 	%r11292, %r11291, 1;
	cvt.s64.s32	%rd10907, %r11292;
	shl.b64 	%rd10908, %rd10907, 3;
	add.s64 	%rd10909, %rd7, %rd10908;
	ld.f64 	%fd799, [%rd10909];
	cvt.rn.ftz.f32.f64	%f1749, %fd799;
tmp1630:
	add.ftz.f32 	%f2194, %f2194, %f1749;
tmp1631:
	ld.u16 	%rs3231, [%SP+16];
	cvt.u32.u16	%r11293, %rs3231;
	cvt.u32.u16	%r11294, %rs4;
	sub.s32 	%r11295, %r11293, %r11294;
	sub.s32 	%r11296, %r11295, 1;
	cvt.s64.s32	%rd10910, %r11296;
	shl.b64 	%rd10911, %rd10910, 3;
	add.s64 	%rd10912, %rd7, %rd10911;
	ld.f64 	%fd800, [%rd10912];
	cvt.rn.ftz.f32.f64	%f1750, %fd800;
tmp1632:
	add.ftz.f32 	%f2196, %f2196, %f1750;
tmp1633:
	ld.u16 	%rs3232, [%SP+16];
	cvt.u32.u16	%r11297, %rs3232;
	cvt.u32.u16	%r11298, %rs5;
	sub.s32 	%r11299, %r11297, %r11298;
	sub.s32 	%r11300, %r11299, 1;
	cvt.s64.s32	%rd10913, %r11300;
	shl.b64 	%rd10914, %rd10913, 3;
	add.s64 	%rd10915, %rd7, %rd10914;
	ld.f64 	%fd801, [%rd10915];
	cvt.rn.ftz.f32.f64	%f1751, %fd801;
tmp1634:
	add.ftz.f32 	%f2198, %f2198, %f1751;
tmp1635:
	ld.u16 	%rs3233, [%SP+16];
	cvt.u32.u16	%r11301, %rs3233;
	cvt.u32.u16	%r11302, %rs6;
	sub.s32 	%r11303, %r11301, %r11302;
	sub.s32 	%r11304, %r11303, 1;
	cvt.s64.s32	%rd10916, %r11304;
	shl.b64 	%rd10917, %rd10916, 3;
	add.s64 	%rd10918, %rd7, %rd10917;
	ld.f64 	%fd802, [%rd10918];
	cvt.rn.ftz.f32.f64	%f1752, %fd802;
tmp1636:
	add.ftz.f32 	%f2200, %f2200, %f1752;
tmp1637:
	ld.u16 	%rs3234, [%SP+16];
	cvt.u32.u16	%r11305, %rs3234;
	cvt.u32.u16	%r11306, %rs7;
	sub.s32 	%r11307, %r11305, %r11306;
	sub.s32 	%r11308, %r11307, 1;
	cvt.s64.s32	%rd10919, %r11308;
	shl.b64 	%rd10920, %rd10919, 3;
	add.s64 	%rd10921, %rd7, %rd10920;
	ld.f64 	%fd803, [%rd10921];
	cvt.rn.ftz.f32.f64	%f1753, %fd803;
tmp1638:
	add.ftz.f32 	%f2202, %f2202, %f1753;
tmp1639:
	ld.u16 	%rs3235, [%SP+16];
	cvt.u32.u16	%r11309, %rs3235;
	cvt.u32.u16	%r11310, %rs8;
	sub.s32 	%r11311, %r11309, %r11310;
	sub.s32 	%r11312, %r11311, 1;
	cvt.s64.s32	%rd10922, %r11312;
	shl.b64 	%rd10923, %rd10922, 3;
	add.s64 	%rd10924, %rd7, %rd10923;
	ld.f64 	%fd804, [%rd10924];
	cvt.rn.ftz.f32.f64	%f1754, %fd804;
tmp1640:
	add.ftz.f32 	%f2204, %f2204, %f1754;
tmp1641:
	ld.u16 	%rs3236, [%SP+16];
	cvt.u32.u16	%r11313, %rs3236;
	cvt.u32.u16	%r11314, %rs9;
	sub.s32 	%r11315, %r11313, %r11314;
	sub.s32 	%r11316, %r11315, 1;
	cvt.s64.s32	%rd10925, %r11316;
	shl.b64 	%rd10926, %rd10925, 3;
	add.s64 	%rd10927, %rd7, %rd10926;
	ld.f64 	%fd805, [%rd10927];
	cvt.rn.ftz.f32.f64	%f1755, %fd805;
tmp1642:
	add.ftz.f32 	%f2206, %f2206, %f1755;
tmp1643:
	ld.u16 	%rs3237, [%SP+16];
	cvt.u32.u16	%r11317, %rs3237;
	cvt.u32.u16	%r11318, %rs10;
	sub.s32 	%r11319, %r11317, %r11318;
	sub.s32 	%r11320, %r11319, 1;
	cvt.s64.s32	%rd10928, %r11320;
	shl.b64 	%rd10929, %rd10928, 3;
	add.s64 	%rd10930, %rd7, %rd10929;
	ld.f64 	%fd806, [%rd10930];
	cvt.rn.ftz.f32.f64	%f1756, %fd806;
tmp1644:
	add.ftz.f32 	%f2208, %f2208, %f1756;
tmp1645:
	ld.u16 	%rs3238, [%SP+16];
	cvt.u32.u16	%r11321, %rs3238;
	cvt.u32.u16	%r11322, %rs11;
	sub.s32 	%r11323, %r11321, %r11322;
	sub.s32 	%r11324, %r11323, 1;
	cvt.s64.s32	%rd10931, %r11324;
	shl.b64 	%rd10932, %rd10931, 3;
	add.s64 	%rd10933, %rd7, %rd10932;
	ld.f64 	%fd807, [%rd10933];
	cvt.rn.ftz.f32.f64	%f1757, %fd807;
tmp1646:
	add.ftz.f32 	%f2210, %f2210, %f1757;
tmp1647:
	ld.u16 	%rs3239, [%SP+16];
	cvt.u32.u16	%r11325, %rs3239;
	cvt.u32.u16	%r11326, %rs12;
	sub.s32 	%r11327, %r11325, %r11326;
	sub.s32 	%r11328, %r11327, 1;
	cvt.s64.s32	%rd10934, %r11328;
	shl.b64 	%rd10935, %rd10934, 3;
	add.s64 	%rd10936, %rd7, %rd10935;
	ld.f64 	%fd808, [%rd10936];
	cvt.rn.ftz.f32.f64	%f1758, %fd808;
tmp1648:
	add.ftz.f32 	%f2212, %f2212, %f1758;
tmp1649:
	ld.u16 	%rs3240, [%SP+16];
	cvt.u32.u16	%r11329, %rs3240;
	cvt.u32.u16	%r11330, %rs13;
	sub.s32 	%r11331, %r11329, %r11330;
	sub.s32 	%r11332, %r11331, 1;
	cvt.s64.s32	%rd10937, %r11332;
	shl.b64 	%rd10938, %rd10937, 3;
	add.s64 	%rd10939, %rd7, %rd10938;
	ld.f64 	%fd809, [%rd10939];
	cvt.rn.ftz.f32.f64	%f1759, %fd809;
tmp1650:
	add.ftz.f32 	%f2214, %f2214, %f1759;
tmp1651:
	ld.u16 	%rs3241, [%SP+16];
	cvt.u32.u16	%r11333, %rs3241;
	cvt.u32.u16	%r11334, %rs14;
	sub.s32 	%r11335, %r11333, %r11334;
	sub.s32 	%r11336, %r11335, 1;
	cvt.s64.s32	%rd10940, %r11336;
	shl.b64 	%rd10941, %rd10940, 3;
	add.s64 	%rd10942, %rd7, %rd10941;
	ld.f64 	%fd810, [%rd10942];
	cvt.rn.ftz.f32.f64	%f1760, %fd810;
tmp1652:
	add.ftz.f32 	%f2216, %f2216, %f1760;
tmp1653:
	.loc	1 461 1
	cvt.ftz.f64.f32	%fd811, %f2218;
	mul.f64 	%fd812, %fd811, 0d3FE0000000000000;
	cvt.ftz.f64.f32	%fd813, %f60;
	add.f64 	%fd814, %fd813, %fd812;
	cvt.rn.ftz.f32.f64	%f2191, %fd814;
tmp1654:
	.loc	1 466 1
	cvt.u32.u16	%r11337, %rs2;
	ld.u16 	%rs3242, [%SP+16];
	cvt.u32.u16	%r11338, %rs3242;
	mul.lo.s32 	%r11339, %r11338, 0;
	add.s32 	%r11340, %r11337, %r11339;
	cvt.s64.s32	%rd10943, %r11340;
	shl.b64 	%rd10944, %rd10943, 1;
	mov.u64 	%rd10945, cBoolModel;
	cvta.const.u64 	%rd10946, %rd10945;
	add.s64 	%rd10947, %rd10946, %rd10944;
	ld.u16 	%rs3243, [%rd10947];
	setp.ne.s16	%p648, %rs3243, 0;
	not.pred 	%p649, %p648;
	@%p649 bra 	BB46_656;
	bra.uni 	BB46_655;

BB46_655:
	add.u64 	%rd10948, %SP, 300;
	.loc	1 466 1
tmp1655:
	add.s64 	%rd10949, %rd10948, 4;
	cvt.u32.u16	%r11341, %rs1;
	cvt.u32.u16	%r11342, %rs30;
	mul.lo.s32 	%r11343, %r11341, %r11342;
	ld.u16 	%rs3244, [%SP+42];
	cvt.u32.u16	%r11344, %rs3244;
	mul.lo.s32 	%r11345, %r11344, 0;
	add.s32 	%r11346, %r11343, %r11345;
	cvt.u64.u16	%rd10950, %rs2;
	mov.u64 	%rd10951, cSegToComp;
	cvta.const.u64 	%rd10952, %rd10951;
	shl.b64 	%rd10953, %rd10950, 1;
	add.s64 	%rd10954, %rd10952, %rd10953;
	ld.u16 	%rs3245, [%rd10954];
	cvt.u32.u16	%r11347, %rs3245;
	add.s32 	%r11348, %r11346, %r11347;
	cvt.s64.s32	%rd10955, %r11348;
	shl.b64 	%rd10956, %rd10955, 2;
	add.s64 	%rd10957, %rd13, %rd10956;
	ld.f32 	%f1761, [%rd10957];
	cvt.u32.u16	%r11349, %rs1;
	cvt.u32.u16	%r11350, %rs30;
	mul.lo.s32 	%r11351, %r11349, %r11350;
	ld.u16 	%rs3246, [%SP+42];
	cvt.u32.u16	%r11352, %rs3246;
	mul.lo.s32 	%r11353, %r11352, 1;
	add.s32 	%r11354, %r11351, %r11353;
	cvt.u64.u16	%rd10958, %rs2;
	shl.b64 	%rd10959, %rd10958, 1;
	add.s64 	%rd10960, %rd10952, %rd10959;
	ld.u16 	%rs3247, [%rd10960];
	cvt.u32.u16	%r11355, %rs3247;
	add.s32 	%r11356, %r11354, %r11355;
	cvt.s64.s32	%rd10961, %r11356;
	shl.b64 	%rd10962, %rd10961, 2;
	add.s64 	%rd10963, %rd13, %rd10962;
	ld.f32 	%f1762, [%rd10963];
	ld.f32 	%f1763, [%SP+332];
	add.s64 	%rd10964, %rd10948, 36;
	// Callseq Start 313
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10948;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10949;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1761;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1762;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1763;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd10964;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 313
tmp1656:

BB46_656:
	.loc	1 466 1
	cvt.u32.u16	%r11357, %rs2;
	ld.u16 	%rs3248, [%SP+16];
	cvt.u32.u16	%r11358, %rs3248;
	mul.lo.s32 	%r11359, %r11358, 1;
	add.s32 	%r11360, %r11357, %r11359;
	cvt.s64.s32	%rd10965, %r11360;
	shl.b64 	%rd10966, %rd10965, 1;
	mov.u64 	%rd10967, cBoolModel;
	cvta.const.u64 	%rd10968, %rd10967;
	add.s64 	%rd10969, %rd10968, %rd10966;
	ld.u16 	%rs3249, [%rd10969];
	setp.ne.s16	%p650, %rs3249, 0;
	not.pred 	%p651, %p650;
	@%p651 bra 	BB46_658;
	bra.uni 	BB46_657;

BB46_657:
	add.u64 	%rd10970, %SP, 300;
	.loc	1 466 1
tmp1657:
	add.s64 	%rd10971, %rd10970, 8;
	ld.f32 	%f1764, [%SP+336];
	add.s64 	%rd10972, %rd10970, 32;
	// Callseq Start 314
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10971;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1764;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10972;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 314
tmp1658:

BB46_658:
	.loc	1 466 1
	cvt.u32.u16	%r11361, %rs2;
	ld.u16 	%rs3250, [%SP+16];
	cvt.u32.u16	%r11362, %rs3250;
	mul.lo.s32 	%r11363, %r11362, 2;
	add.s32 	%r11364, %r11361, %r11363;
	cvt.s64.s32	%rd10973, %r11364;
	shl.b64 	%rd10974, %rd10973, 1;
	mov.u64 	%rd10975, cBoolModel;
	cvta.const.u64 	%rd10976, %rd10975;
	add.s64 	%rd10977, %rd10976, %rd10974;
	ld.u16 	%rs3251, [%rd10977];
	setp.ne.s16	%p652, %rs3251, 0;
	not.pred 	%p653, %p652;
	@%p653 bra 	BB46_660;
	bra.uni 	BB46_659;

BB46_659:
	add.u64 	%rd10978, %SP, 300;
	.loc	1 466 1
tmp1659:
	add.s64 	%rd10979, %rd10978, 12;
	cvt.u32.u16	%r11365, %rs1;
	cvt.u32.u16	%r11366, %rs30;
	mul.lo.s32 	%r11367, %r11365, %r11366;
	ld.u16 	%rs3252, [%SP+42];
	cvt.u32.u16	%r11368, %rs3252;
	mul.lo.s32 	%r11369, %r11368, 2;
	add.s32 	%r11370, %r11367, %r11369;
	cvt.u64.u16	%rd10980, %rs2;
	mov.u64 	%rd10981, cSegToComp;
	cvta.const.u64 	%rd10982, %rd10981;
	shl.b64 	%rd10983, %rd10980, 1;
	add.s64 	%rd10984, %rd10982, %rd10983;
	ld.u16 	%rs3253, [%rd10984];
	cvt.u32.u16	%r11371, %rs3253;
	add.s32 	%r11372, %r11370, %r11371;
	cvt.s64.s32	%rd10985, %r11372;
	shl.b64 	%rd10986, %rd10985, 2;
	add.s64 	%rd10987, %rd13, %rd10986;
	ld.f32 	%f1765, [%rd10987];
	cvt.u32.u16	%r11373, %rs1;
	cvt.u32.u16	%r11374, %rs30;
	mul.lo.s32 	%r11375, %r11373, %r11374;
	ld.u16 	%rs3254, [%SP+42];
	cvt.u32.u16	%r11376, %rs3254;
	mul.lo.s32 	%r11377, %r11376, 3;
	add.s32 	%r11378, %r11375, %r11377;
	cvt.u64.u16	%rd10988, %rs2;
	shl.b64 	%rd10989, %rd10988, 1;
	add.s64 	%rd10990, %rd10982, %rd10989;
	ld.u16 	%rs3255, [%rd10990];
	cvt.u32.u16	%r11379, %rs3255;
	add.s32 	%r11380, %r11378, %r11379;
	cvt.s64.s32	%rd10991, %r11380;
	shl.b64 	%rd10992, %rd10991, 2;
	add.s64 	%rd10993, %rd13, %rd10992;
	ld.f32 	%f1766, [%rd10993];
	cvt.u32.u16	%r11381, %rs1;
	cvt.u32.u16	%r11382, %rs30;
	mul.lo.s32 	%r11383, %r11381, %r11382;
	ld.u16 	%rs3256, [%SP+42];
	cvt.u32.u16	%r11384, %rs3256;
	mul.lo.s32 	%r11385, %r11384, 4;
	add.s32 	%r11386, %r11383, %r11385;
	cvt.u64.u16	%rd10994, %rs2;
	shl.b64 	%rd10995, %rd10994, 1;
	add.s64 	%rd10996, %rd10982, %rd10995;
	ld.u16 	%rs3257, [%rd10996];
	cvt.u32.u16	%r11387, %rs3257;
	add.s32 	%r11388, %r11386, %r11387;
	cvt.s64.s32	%rd10997, %r11388;
	shl.b64 	%rd10998, %rd10997, 2;
	add.s64 	%rd10999, %rd13, %rd10998;
	ld.f32 	%f1767, [%rd10999];
	cvt.u32.u16	%r11389, %rs1;
	cvt.u32.u16	%r11390, %rs30;
	mul.lo.s32 	%r11391, %r11389, %r11390;
	ld.u16 	%rs3258, [%SP+42];
	cvt.u32.u16	%r11392, %rs3258;
	mul.lo.s32 	%r11393, %r11392, 5;
	add.s32 	%r11394, %r11391, %r11393;
	cvt.u64.u16	%rd11000, %rs2;
	shl.b64 	%rd11001, %rd11000, 1;
	add.s64 	%rd11002, %rd10982, %rd11001;
	ld.u16 	%rs3259, [%rd11002];
	cvt.u32.u16	%r11395, %rs3259;
	add.s32 	%r11396, %r11394, %r11395;
	cvt.s64.s32	%rd11003, %r11396;
	shl.b64 	%rd11004, %rd11003, 2;
	add.s64 	%rd11005, %rd13, %rd11004;
	ld.f32 	%f1768, [%rd11005];
	ld.f32 	%f1769, [%SP+332];
	// Callseq Start 315
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10979;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1765;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1766;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1767;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1768;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1769;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 315
tmp1660:

BB46_660:
	.loc	1 466 1
	cvt.u32.u16	%r11397, %rs2;
	ld.u16 	%rs3260, [%SP+16];
	cvt.u32.u16	%r11398, %rs3260;
	mul.lo.s32 	%r11399, %r11398, 3;
	add.s32 	%r11400, %r11397, %r11399;
	cvt.s64.s32	%rd11006, %r11400;
	shl.b64 	%rd11007, %rd11006, 1;
	mov.u64 	%rd11008, cBoolModel;
	cvta.const.u64 	%rd11009, %rd11008;
	add.s64 	%rd11010, %rd11009, %rd11007;
	ld.u16 	%rs3261, [%rd11010];
	setp.ne.s16	%p654, %rs3261, 0;
	not.pred 	%p655, %p654;
	@%p655 bra 	BB46_662;
	bra.uni 	BB46_661;

BB46_661:
	add.u64 	%rd11011, %SP, 300;
	.loc	1 466 1
tmp1661:
	add.s64 	%rd11012, %rd11011, 16;
	cvt.u32.u16	%r11401, %rs1;
	cvt.u32.u16	%r11402, %rs30;
	mul.lo.s32 	%r11403, %r11401, %r11402;
	ld.u16 	%rs3262, [%SP+42];
	cvt.u32.u16	%r11404, %rs3262;
	mul.lo.s32 	%r11405, %r11404, 6;
	add.s32 	%r11406, %r11403, %r11405;
	cvt.u64.u16	%rd11013, %rs2;
	mov.u64 	%rd11014, cSegToComp;
	cvta.const.u64 	%rd11015, %rd11014;
	shl.b64 	%rd11016, %rd11013, 1;
	add.s64 	%rd11017, %rd11015, %rd11016;
	ld.u16 	%rs3263, [%rd11017];
	cvt.u32.u16	%r11407, %rs3263;
	add.s32 	%r11408, %r11406, %r11407;
	cvt.s64.s32	%rd11018, %r11408;
	shl.b64 	%rd11019, %rd11018, 2;
	add.s64 	%rd11020, %rd13, %rd11019;
	ld.f32 	%f1770, [%rd11020];
	cvt.u32.u16	%r11409, %rs1;
	cvt.u32.u16	%r11410, %rs30;
	mul.lo.s32 	%r11411, %r11409, %r11410;
	ld.u16 	%rs3264, [%SP+42];
	cvt.u32.u16	%r11412, %rs3264;
	mul.lo.s32 	%r11413, %r11412, 7;
	add.s32 	%r11414, %r11411, %r11413;
	cvt.u64.u16	%rd11021, %rs2;
	shl.b64 	%rd11022, %rd11021, 1;
	add.s64 	%rd11023, %rd11015, %rd11022;
	ld.u16 	%rs3265, [%rd11023];
	cvt.u32.u16	%r11415, %rs3265;
	add.s32 	%r11416, %r11414, %r11415;
	cvt.s64.s32	%rd11024, %r11416;
	shl.b64 	%rd11025, %rd11024, 2;
	add.s64 	%rd11026, %rd13, %rd11025;
	ld.f32 	%f1771, [%rd11026];
	cvt.u32.u16	%r11417, %rs1;
	cvt.u32.u16	%r11418, %rs30;
	mul.lo.s32 	%r11419, %r11417, %r11418;
	ld.u16 	%rs3266, [%SP+42];
	cvt.u32.u16	%r11420, %rs3266;
	mul.lo.s32 	%r11421, %r11420, 8;
	add.s32 	%r11422, %r11419, %r11421;
	cvt.u64.u16	%rd11027, %rs2;
	shl.b64 	%rd11028, %rd11027, 1;
	add.s64 	%rd11029, %rd11015, %rd11028;
	ld.u16 	%rs3267, [%rd11029];
	cvt.u32.u16	%r11423, %rs3267;
	add.s32 	%r11424, %r11422, %r11423;
	cvt.s64.s32	%rd11030, %r11424;
	shl.b64 	%rd11031, %rd11030, 2;
	add.s64 	%rd11032, %rd13, %rd11031;
	ld.f32 	%f1772, [%rd11032];
	cvt.u32.u16	%r11425, %rs1;
	cvt.u32.u16	%r11426, %rs30;
	mul.lo.s32 	%r11427, %r11425, %r11426;
	ld.u16 	%rs3268, [%SP+42];
	cvt.u32.u16	%r11428, %rs3268;
	mul.lo.s32 	%r11429, %r11428, 9;
	add.s32 	%r11430, %r11427, %r11429;
	cvt.u64.u16	%rd11033, %rs2;
	shl.b64 	%rd11034, %rd11033, 1;
	add.s64 	%rd11035, %rd11015, %rd11034;
	ld.u16 	%rs3269, [%rd11035];
	cvt.u32.u16	%r11431, %rs3269;
	add.s32 	%r11432, %r11430, %r11431;
	cvt.s64.s32	%rd11036, %r11432;
	shl.b64 	%rd11037, %rd11036, 2;
	add.s64 	%rd11038, %rd13, %rd11037;
	ld.f32 	%f1773, [%rd11038];
	cvt.u32.u16	%r11433, %rs1;
	cvt.u32.u16	%r11434, %rs30;
	mul.lo.s32 	%r11435, %r11433, %r11434;
	ld.u16 	%rs3270, [%SP+42];
	cvt.u32.u16	%r11436, %rs3270;
	mul.lo.s32 	%r11437, %r11436, 10;
	add.s32 	%r11438, %r11435, %r11437;
	cvt.u64.u16	%rd11039, %rs2;
	shl.b64 	%rd11040, %rd11039, 1;
	add.s64 	%rd11041, %rd11015, %rd11040;
	ld.u16 	%rs3271, [%rd11041];
	cvt.u32.u16	%r11439, %rs3271;
	add.s32 	%r11440, %r11438, %r11439;
	cvt.s64.s32	%rd11042, %r11440;
	shl.b64 	%rd11043, %rd11042, 2;
	add.s64 	%rd11044, %rd13, %rd11043;
	ld.f32 	%f1774, [%rd11044];
	// Callseq Start 316
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11012;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1770;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1771;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1772;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1773;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1774;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 316
tmp1662:

BB46_662:
	.loc	1 466 1
	cvt.u32.u16	%r11441, %rs2;
	ld.u16 	%rs3272, [%SP+16];
	cvt.u32.u16	%r11442, %rs3272;
	mul.lo.s32 	%r11443, %r11442, 4;
	add.s32 	%r11444, %r11441, %r11443;
	cvt.s64.s32	%rd11045, %r11444;
	shl.b64 	%rd11046, %rd11045, 1;
	mov.u64 	%rd11047, cBoolModel;
	cvta.const.u64 	%rd11048, %rd11047;
	add.s64 	%rd11049, %rd11048, %rd11046;
	ld.u16 	%rs3273, [%rd11049];
	setp.ne.s16	%p656, %rs3273, 0;
	not.pred 	%p657, %p656;
	@%p657 bra 	BB46_664;
	bra.uni 	BB46_663;

BB46_663:
	add.u64 	%rd11050, %SP, 300;
	.loc	1 466 1
tmp1663:
	add.s64 	%rd11051, %rd11050, 20;
	cvt.u32.u16	%r11445, %rs1;
	cvt.u32.u16	%r11446, %rs30;
	mul.lo.s32 	%r11447, %r11445, %r11446;
	ld.u16 	%rs3274, [%SP+42];
	cvt.u32.u16	%r11448, %rs3274;
	mul.lo.s32 	%r11449, %r11448, 11;
	add.s32 	%r11450, %r11447, %r11449;
	cvt.u64.u16	%rd11052, %rs2;
	mov.u64 	%rd11053, cSegToComp;
	cvta.const.u64 	%rd11054, %rd11053;
	shl.b64 	%rd11055, %rd11052, 1;
	add.s64 	%rd11056, %rd11054, %rd11055;
	ld.u16 	%rs3275, [%rd11056];
	cvt.u32.u16	%r11451, %rs3275;
	add.s32 	%r11452, %r11450, %r11451;
	cvt.s64.s32	%rd11057, %r11452;
	shl.b64 	%rd11058, %rd11057, 2;
	add.s64 	%rd11059, %rd13, %rd11058;
	ld.f32 	%f1775, [%rd11059];
	cvt.u32.u16	%r11453, %rs1;
	cvt.u32.u16	%r11454, %rs30;
	mul.lo.s32 	%r11455, %r11453, %r11454;
	ld.u16 	%rs3276, [%SP+42];
	cvt.u32.u16	%r11456, %rs3276;
	mul.lo.s32 	%r11457, %r11456, 12;
	add.s32 	%r11458, %r11455, %r11457;
	cvt.u64.u16	%rd11060, %rs2;
	shl.b64 	%rd11061, %rd11060, 1;
	add.s64 	%rd11062, %rd11054, %rd11061;
	ld.u16 	%rs3277, [%rd11062];
	cvt.u32.u16	%r11459, %rs3277;
	add.s32 	%r11460, %r11458, %r11459;
	cvt.s64.s32	%rd11063, %r11460;
	shl.b64 	%rd11064, %rd11063, 2;
	add.s64 	%rd11065, %rd13, %rd11064;
	ld.f32 	%f1776, [%rd11065];
	cvt.u32.u16	%r11461, %rs1;
	cvt.u32.u16	%r11462, %rs30;
	mul.lo.s32 	%r11463, %r11461, %r11462;
	ld.u16 	%rs3278, [%SP+42];
	cvt.u32.u16	%r11464, %rs3278;
	mul.lo.s32 	%r11465, %r11464, 13;
	add.s32 	%r11466, %r11463, %r11465;
	cvt.u64.u16	%rd11066, %rs2;
	shl.b64 	%rd11067, %rd11066, 1;
	add.s64 	%rd11068, %rd11054, %rd11067;
	ld.u16 	%rs3279, [%rd11068];
	cvt.u32.u16	%r11467, %rs3279;
	add.s32 	%r11468, %r11466, %r11467;
	cvt.s64.s32	%rd11069, %r11468;
	shl.b64 	%rd11070, %rd11069, 2;
	add.s64 	%rd11071, %rd13, %rd11070;
	ld.f32 	%f1777, [%rd11071];
	cvt.u32.u16	%r11469, %rs1;
	cvt.u32.u16	%r11470, %rs30;
	mul.lo.s32 	%r11471, %r11469, %r11470;
	ld.u16 	%rs3280, [%SP+42];
	cvt.u32.u16	%r11472, %rs3280;
	mul.lo.s32 	%r11473, %r11472, 14;
	add.s32 	%r11474, %r11471, %r11473;
	cvt.u64.u16	%rd11072, %rs2;
	shl.b64 	%rd11073, %rd11072, 1;
	add.s64 	%rd11074, %rd11054, %rd11073;
	ld.u16 	%rs3281, [%rd11074];
	cvt.u32.u16	%r11475, %rs3281;
	add.s32 	%r11476, %r11474, %r11475;
	cvt.s64.s32	%rd11075, %r11476;
	shl.b64 	%rd11076, %rd11075, 2;
	add.s64 	%rd11077, %rd13, %rd11076;
	ld.f32 	%f1778, [%rd11077];
	cvt.u32.u16	%r11477, %rs1;
	cvt.u32.u16	%r11478, %rs30;
	mul.lo.s32 	%r11479, %r11477, %r11478;
	ld.u16 	%rs3282, [%SP+42];
	cvt.u32.u16	%r11480, %rs3282;
	mul.lo.s32 	%r11481, %r11480, 15;
	add.s32 	%r11482, %r11479, %r11481;
	cvt.u64.u16	%rd11078, %rs2;
	shl.b64 	%rd11079, %rd11078, 1;
	add.s64 	%rd11080, %rd11054, %rd11079;
	ld.u16 	%rs3283, [%rd11080];
	cvt.u32.u16	%r11483, %rs3283;
	add.s32 	%r11484, %r11482, %r11483;
	cvt.s64.s32	%rd11081, %r11484;
	shl.b64 	%rd11082, %rd11081, 2;
	add.s64 	%rd11083, %rd13, %rd11082;
	ld.f32 	%f1779, [%rd11083];
	// Callseq Start 317
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11051;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1775;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1776;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1777;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1778;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1779;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 317
tmp1664:

BB46_664:
	.loc	1 466 1
	cvt.u32.u16	%r11485, %rs2;
	ld.u16 	%rs3284, [%SP+16];
	cvt.u32.u16	%r11486, %rs3284;
	mul.lo.s32 	%r11487, %r11486, 5;
	add.s32 	%r11488, %r11485, %r11487;
	cvt.s64.s32	%rd11084, %r11488;
	shl.b64 	%rd11085, %rd11084, 1;
	mov.u64 	%rd11086, cBoolModel;
	cvta.const.u64 	%rd11087, %rd11086;
	add.s64 	%rd11088, %rd11087, %rd11085;
	ld.u16 	%rs3285, [%rd11088];
	setp.ne.s16	%p658, %rs3285, 0;
	not.pred 	%p659, %p658;
	@%p659 bra 	BB46_666;
	bra.uni 	BB46_665;

BB46_665:
	add.u64 	%rd11089, %SP, 300;
	.loc	1 466 1
tmp1665:
	add.s64 	%rd11090, %rd11089, 24;
	add.s64 	%rd11091, %rd11089, 28;
	cvt.u32.u16	%r11489, %rs1;
	cvt.u32.u16	%r11490, %rs30;
	mul.lo.s32 	%r11491, %r11489, %r11490;
	ld.u16 	%rs3286, [%SP+42];
	cvt.u32.u16	%r11492, %rs3286;
	mul.lo.s32 	%r11493, %r11492, 16;
	add.s32 	%r11494, %r11491, %r11493;
	cvt.u64.u16	%rd11092, %rs2;
	mov.u64 	%rd11093, cSegToComp;
	cvta.const.u64 	%rd11094, %rd11093;
	shl.b64 	%rd11095, %rd11092, 1;
	add.s64 	%rd11096, %rd11094, %rd11095;
	ld.u16 	%rs3287, [%rd11096];
	cvt.u32.u16	%r11495, %rs3287;
	add.s32 	%r11496, %r11494, %r11495;
	cvt.s64.s32	%rd11097, %r11496;
	shl.b64 	%rd11098, %rd11097, 2;
	add.s64 	%rd11099, %rd13, %rd11098;
	ld.f32 	%f1780, [%rd11099];
	cvt.u32.u16	%r11497, %rs1;
	cvt.u32.u16	%r11498, %rs30;
	mul.lo.s32 	%r11499, %r11497, %r11498;
	ld.u16 	%rs3288, [%SP+42];
	cvt.u32.u16	%r11500, %rs3288;
	mul.lo.s32 	%r11501, %r11500, 17;
	add.s32 	%r11502, %r11499, %r11501;
	cvt.u64.u16	%rd11100, %rs2;
	shl.b64 	%rd11101, %rd11100, 1;
	add.s64 	%rd11102, %rd11094, %rd11101;
	ld.u16 	%rs3289, [%rd11102];
	cvt.u32.u16	%r11503, %rs3289;
	add.s32 	%r11504, %r11502, %r11503;
	cvt.s64.s32	%rd11103, %r11504;
	shl.b64 	%rd11104, %rd11103, 2;
	add.s64 	%rd11105, %rd13, %rd11104;
	ld.f32 	%f1781, [%rd11105];
	cvt.u32.u16	%r11505, %rs1;
	cvt.u32.u16	%r11506, %rs30;
	mul.lo.s32 	%r11507, %r11505, %r11506;
	ld.u16 	%rs3290, [%SP+42];
	cvt.u32.u16	%r11508, %rs3290;
	mul.lo.s32 	%r11509, %r11508, 18;
	add.s32 	%r11510, %r11507, %r11509;
	cvt.u64.u16	%rd11106, %rs2;
	shl.b64 	%rd11107, %rd11106, 1;
	add.s64 	%rd11108, %rd11094, %rd11107;
	ld.u16 	%rs3291, [%rd11108];
	cvt.u32.u16	%r11511, %rs3291;
	add.s32 	%r11512, %r11510, %r11511;
	cvt.s64.s32	%rd11109, %r11512;
	shl.b64 	%rd11110, %rd11109, 2;
	add.s64 	%rd11111, %rd13, %rd11110;
	ld.f32 	%f1782, [%rd11111];
	cvt.u32.u16	%r11513, %rs1;
	cvt.u32.u16	%r11514, %rs30;
	mul.lo.s32 	%r11515, %r11513, %r11514;
	ld.u16 	%rs3292, [%SP+42];
	cvt.u32.u16	%r11516, %rs3292;
	mul.lo.s32 	%r11517, %r11516, 19;
	add.s32 	%r11518, %r11515, %r11517;
	cvt.u64.u16	%rd11112, %rs2;
	shl.b64 	%rd11113, %rd11112, 1;
	add.s64 	%rd11114, %rd11094, %rd11113;
	ld.u16 	%rs3293, [%rd11114];
	cvt.u32.u16	%r11519, %rs3293;
	add.s32 	%r11520, %r11518, %r11519;
	cvt.s64.s32	%rd11115, %r11520;
	shl.b64 	%rd11116, %rd11115, 2;
	add.s64 	%rd11117, %rd13, %rd11116;
	ld.f32 	%f1783, [%rd11117];
	cvt.u32.u16	%r11521, %rs1;
	cvt.u32.u16	%r11522, %rs30;
	mul.lo.s32 	%r11523, %r11521, %r11522;
	ld.u16 	%rs3294, [%SP+42];
	cvt.u32.u16	%r11524, %rs3294;
	mul.lo.s32 	%r11525, %r11524, 20;
	add.s32 	%r11526, %r11523, %r11525;
	cvt.u64.u16	%rd11118, %rs2;
	shl.b64 	%rd11119, %rd11118, 1;
	add.s64 	%rd11120, %rd11094, %rd11119;
	ld.u16 	%rs3295, [%rd11120];
	cvt.u32.u16	%r11527, %rs3295;
	add.s32 	%r11528, %r11526, %r11527;
	cvt.s64.s32	%rd11121, %r11528;
	shl.b64 	%rd11122, %rd11121, 2;
	add.s64 	%rd11123, %rd13, %rd11122;
	ld.f32 	%f1784, [%rd11123];
	cvt.u32.u16	%r11529, %rs1;
	cvt.u32.u16	%r11530, %rs30;
	mul.lo.s32 	%r11531, %r11529, %r11530;
	ld.u16 	%rs3296, [%SP+42];
	cvt.u32.u16	%r11532, %rs3296;
	mul.lo.s32 	%r11533, %r11532, 21;
	add.s32 	%r11534, %r11531, %r11533;
	cvt.u64.u16	%rd11124, %rs2;
	shl.b64 	%rd11125, %rd11124, 1;
	add.s64 	%rd11126, %rd11094, %rd11125;
	ld.u16 	%rs3297, [%rd11126];
	cvt.u32.u16	%r11535, %rs3297;
	add.s32 	%r11536, %r11534, %r11535;
	cvt.s64.s32	%rd11127, %r11536;
	shl.b64 	%rd11128, %rd11127, 2;
	add.s64 	%rd11129, %rd13, %rd11128;
	ld.f32 	%f1785, [%rd11129];
	cvt.u32.u16	%r11537, %rs1;
	cvt.u32.u16	%r11538, %rs30;
	mul.lo.s32 	%r11539, %r11537, %r11538;
	ld.u16 	%rs3298, [%SP+42];
	cvt.u32.u16	%r11540, %rs3298;
	mul.lo.s32 	%r11541, %r11540, 22;
	add.s32 	%r11542, %r11539, %r11541;
	cvt.u64.u16	%rd11130, %rs2;
	shl.b64 	%rd11131, %rd11130, 1;
	add.s64 	%rd11132, %rd11094, %rd11131;
	ld.u16 	%rs3299, [%rd11132];
	cvt.u32.u16	%r11543, %rs3299;
	add.s32 	%r11544, %r11542, %r11543;
	cvt.s64.s32	%rd11133, %r11544;
	shl.b64 	%rd11134, %rd11133, 2;
	add.s64 	%rd11135, %rd13, %rd11134;
	ld.f32 	%f1786, [%rd11135];
	cvt.u32.u16	%r11545, %rs1;
	cvt.u32.u16	%r11546, %rs30;
	mul.lo.s32 	%r11547, %r11545, %r11546;
	ld.u16 	%rs3300, [%SP+42];
	cvt.u32.u16	%r11548, %rs3300;
	mul.lo.s32 	%r11549, %r11548, 23;
	add.s32 	%r11550, %r11547, %r11549;
	cvt.u64.u16	%rd11136, %rs2;
	shl.b64 	%rd11137, %rd11136, 1;
	add.s64 	%rd11138, %rd11094, %rd11137;
	ld.u16 	%rs3301, [%rd11138];
	cvt.u32.u16	%r11551, %rs3301;
	add.s32 	%r11552, %r11550, %r11551;
	cvt.s64.s32	%rd11139, %r11552;
	shl.b64 	%rd11140, %rd11139, 2;
	add.s64 	%rd11141, %rd13, %rd11140;
	ld.f32 	%f1787, [%rd11141];
	cvt.u32.u16	%r11553, %rs1;
	cvt.u32.u16	%r11554, %rs30;
	mul.lo.s32 	%r11555, %r11553, %r11554;
	ld.u16 	%rs3302, [%SP+42];
	cvt.u32.u16	%r11556, %rs3302;
	mul.lo.s32 	%r11557, %r11556, 24;
	add.s32 	%r11558, %r11555, %r11557;
	cvt.u64.u16	%rd11142, %rs2;
	shl.b64 	%rd11143, %rd11142, 1;
	add.s64 	%rd11144, %rd11094, %rd11143;
	ld.u16 	%rs3303, [%rd11144];
	cvt.u32.u16	%r11559, %rs3303;
	add.s32 	%r11560, %r11558, %r11559;
	cvt.s64.s32	%rd11145, %r11560;
	shl.b64 	%rd11146, %rd11145, 2;
	add.s64 	%rd11147, %rd13, %rd11146;
	ld.f32 	%f1788, [%rd11147];
	cvt.u32.u16	%r11561, %rs1;
	cvt.u32.u16	%r11562, %rs30;
	mul.lo.s32 	%r11563, %r11561, %r11562;
	ld.u16 	%rs3304, [%SP+42];
	cvt.u32.u16	%r11564, %rs3304;
	mul.lo.s32 	%r11565, %r11564, 25;
	add.s32 	%r11566, %r11563, %r11565;
	cvt.u64.u16	%rd11148, %rs2;
	shl.b64 	%rd11149, %rd11148, 1;
	add.s64 	%rd11150, %rd11094, %rd11149;
	ld.u16 	%rs3305, [%rd11150];
	cvt.u32.u16	%r11567, %rs3305;
	add.s32 	%r11568, %r11566, %r11567;
	cvt.s64.s32	%rd11151, %r11568;
	shl.b64 	%rd11152, %rd11151, 2;
	add.s64 	%rd11153, %rd13, %rd11152;
	ld.f32 	%f1789, [%rd11153];
	cvt.u32.u16	%r11569, %rs1;
	cvt.u32.u16	%r11570, %rs30;
	mul.lo.s32 	%r11571, %r11569, %r11570;
	ld.u16 	%rs3306, [%SP+42];
	cvt.u32.u16	%r11572, %rs3306;
	mul.lo.s32 	%r11573, %r11572, 26;
	add.s32 	%r11574, %r11571, %r11573;
	cvt.u64.u16	%rd11154, %rs2;
	shl.b64 	%rd11155, %rd11154, 1;
	add.s64 	%rd11156, %rd11094, %rd11155;
	ld.u16 	%rs3307, [%rd11156];
	cvt.u32.u16	%r11575, %rs3307;
	add.s32 	%r11576, %r11574, %r11575;
	cvt.s64.s32	%rd11157, %r11576;
	shl.b64 	%rd11158, %rd11157, 2;
	add.s64 	%rd11159, %rd13, %rd11158;
	ld.f32 	%f1790, [%rd11159];
	cvt.u32.u16	%r11577, %rs1;
	cvt.u32.u16	%r11578, %rs30;
	mul.lo.s32 	%r11579, %r11577, %r11578;
	ld.u16 	%rs3308, [%SP+42];
	cvt.u32.u16	%r11580, %rs3308;
	mul.lo.s32 	%r11581, %r11580, 27;
	add.s32 	%r11582, %r11579, %r11581;
	cvt.u64.u16	%rd11160, %rs2;
	shl.b64 	%rd11161, %rd11160, 1;
	add.s64 	%rd11162, %rd11094, %rd11161;
	ld.u16 	%rs3309, [%rd11162];
	cvt.u32.u16	%r11583, %rs3309;
	add.s32 	%r11584, %r11582, %r11583;
	cvt.s64.s32	%rd11163, %r11584;
	shl.b64 	%rd11164, %rd11163, 2;
	add.s64 	%rd11165, %rd13, %rd11164;
	ld.f32 	%f1791, [%rd11165];
	// Callseq Start 318
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11090;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11091;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1780;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1781;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1782;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1783;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1784;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1785;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1786;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1787;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1788;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1789;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1790;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1791;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 318
tmp1666:

BB46_666:
	.loc	1 466 1
	cvt.u32.u16	%r11585, %rs2;
	ld.u16 	%rs3310, [%SP+16];
	cvt.u32.u16	%r11586, %rs3310;
	mul.lo.s32 	%r11587, %r11586, 6;
	add.s32 	%r11588, %r11585, %r11587;
	cvt.s64.s32	%rd11166, %r11588;
	shl.b64 	%rd11167, %rd11166, 1;
	mov.u64 	%rd11168, cBoolModel;
	cvta.const.u64 	%rd11169, %rd11168;
	add.s64 	%rd11170, %rd11169, %rd11167;
	ld.u16 	%rs3311, [%rd11170];
	setp.ne.s16	%p660, %rs3311, 0;
	not.pred 	%p661, %p660;
	@%p661 bra 	BB46_668;
	bra.uni 	BB46_667;

BB46_667:
	.loc	1 466 1
tmp1667:
	cvt.u32.u16	%r11589, %rs1;
	cvt.u32.u16	%r11590, %rs30;
	mul.lo.s32 	%r11591, %r11589, %r11590;
	ld.u16 	%rs3312, [%SP+42];
	cvt.u32.u16	%r11592, %rs3312;
	mul.lo.s32 	%r11593, %r11592, 28;
	add.s32 	%r11594, %r11591, %r11593;
	cvt.u64.u16	%rd11171, %rs2;
	mov.u64 	%rd11172, cSegToComp;
	cvta.const.u64 	%rd11173, %rd11172;
	shl.b64 	%rd11174, %rd11171, 1;
	add.s64 	%rd11175, %rd11173, %rd11174;
	ld.u16 	%rs3313, [%rd11175];
	cvt.u32.u16	%r11595, %rs3313;
	add.s32 	%r11596, %r11594, %r11595;
	cvt.s64.s32	%rd11176, %r11596;
	shl.b64 	%rd11177, %rd11176, 2;
	add.s64 	%rd11178, %rd13, %rd11177;
	ld.f32 	%f1792, [%rd11178];
	cvt.u32.u16	%r11597, %rs1;
	cvt.u32.u16	%r11598, %rs30;
	mul.lo.s32 	%r11599, %r11597, %r11598;
	ld.u16 	%rs3314, [%SP+42];
	cvt.u32.u16	%r11600, %rs3314;
	mul.lo.s32 	%r11601, %r11600, 29;
	add.s32 	%r11602, %r11599, %r11601;
	cvt.u64.u16	%rd11179, %rs2;
	shl.b64 	%rd11180, %rd11179, 1;
	add.s64 	%rd11181, %rd11173, %rd11180;
	ld.u16 	%rs3315, [%rd11181];
	cvt.u32.u16	%r11603, %rs3315;
	add.s32 	%r11604, %r11602, %r11603;
	cvt.s64.s32	%rd11182, %r11604;
	shl.b64 	%rd11183, %rd11182, 2;
	add.s64 	%rd11184, %rd13, %rd11183;
	ld.f32 	%f1793, [%rd11184];
	// Callseq Start 319
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2192;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1792;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1793;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 319
tmp1668:

BB46_668:
	.loc	1 466 1
	cvt.u32.u16	%r11605, %rs3;
	ld.u16 	%rs3316, [%SP+16];
	cvt.u32.u16	%r11606, %rs3316;
	mul.lo.s32 	%r11607, %r11606, 0;
	add.s32 	%r11608, %r11605, %r11607;
	cvt.s64.s32	%rd11185, %r11608;
	shl.b64 	%rd11186, %rd11185, 1;
	mov.u64 	%rd11187, cBoolModel;
	cvta.const.u64 	%rd11188, %rd11187;
	add.s64 	%rd11189, %rd11188, %rd11186;
	ld.u16 	%rs3317, [%rd11189];
	setp.ne.s16	%p662, %rs3317, 0;
	not.pred 	%p663, %p662;
	@%p663 bra 	BB46_670;
	bra.uni 	BB46_669;

BB46_669:
	add.u64 	%rd11190, %SP, 340;
	.loc	1 466 1
tmp1669:
	add.s64 	%rd11191, %rd11190, 4;
	cvt.u32.u16	%r11609, %rs1;
	cvt.u32.u16	%r11610, %rs30;
	mul.lo.s32 	%r11611, %r11609, %r11610;
	ld.u16 	%rs3318, [%SP+42];
	cvt.u32.u16	%r11612, %rs3318;
	mul.lo.s32 	%r11613, %r11612, 0;
	add.s32 	%r11614, %r11611, %r11613;
	cvt.u64.u16	%rd11192, %rs3;
	mov.u64 	%rd11193, cSegToComp;
	cvta.const.u64 	%rd11194, %rd11193;
	shl.b64 	%rd11195, %rd11192, 1;
	add.s64 	%rd11196, %rd11194, %rd11195;
	ld.u16 	%rs3319, [%rd11196];
	cvt.u32.u16	%r11615, %rs3319;
	add.s32 	%r11616, %r11614, %r11615;
	cvt.s64.s32	%rd11197, %r11616;
	shl.b64 	%rd11198, %rd11197, 2;
	add.s64 	%rd11199, %rd13, %rd11198;
	ld.f32 	%f1794, [%rd11199];
	cvt.u32.u16	%r11617, %rs1;
	cvt.u32.u16	%r11618, %rs30;
	mul.lo.s32 	%r11619, %r11617, %r11618;
	ld.u16 	%rs3320, [%SP+42];
	cvt.u32.u16	%r11620, %rs3320;
	mul.lo.s32 	%r11621, %r11620, 1;
	add.s32 	%r11622, %r11619, %r11621;
	cvt.u64.u16	%rd11200, %rs3;
	shl.b64 	%rd11201, %rd11200, 1;
	add.s64 	%rd11202, %rd11194, %rd11201;
	ld.u16 	%rs3321, [%rd11202];
	cvt.u32.u16	%r11623, %rs3321;
	add.s32 	%r11624, %r11622, %r11623;
	cvt.s64.s32	%rd11203, %r11624;
	shl.b64 	%rd11204, %rd11203, 2;
	add.s64 	%rd11205, %rd13, %rd11204;
	ld.f32 	%f1795, [%rd11205];
	ld.f32 	%f1796, [%SP+372];
	add.s64 	%rd11206, %rd11190, 36;
	// Callseq Start 320
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11190;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11191;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1794;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1795;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1796;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11206;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 320
tmp1670:

BB46_670:
	.loc	1 466 1
	cvt.u32.u16	%r11625, %rs3;
	ld.u16 	%rs3322, [%SP+16];
	cvt.u32.u16	%r11626, %rs3322;
	mul.lo.s32 	%r11627, %r11626, 1;
	add.s32 	%r11628, %r11625, %r11627;
	cvt.s64.s32	%rd11207, %r11628;
	shl.b64 	%rd11208, %rd11207, 1;
	mov.u64 	%rd11209, cBoolModel;
	cvta.const.u64 	%rd11210, %rd11209;
	add.s64 	%rd11211, %rd11210, %rd11208;
	ld.u16 	%rs3323, [%rd11211];
	setp.ne.s16	%p664, %rs3323, 0;
	not.pred 	%p665, %p664;
	@%p665 bra 	BB46_672;
	bra.uni 	BB46_671;

BB46_671:
	add.u64 	%rd11212, %SP, 340;
	.loc	1 466 1
tmp1671:
	add.s64 	%rd11213, %rd11212, 8;
	ld.f32 	%f1797, [%SP+376];
	add.s64 	%rd11214, %rd11212, 32;
	// Callseq Start 321
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11213;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1797;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11214;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 321
tmp1672:

BB46_672:
	.loc	1 466 1
	cvt.u32.u16	%r11629, %rs3;
	ld.u16 	%rs3324, [%SP+16];
	cvt.u32.u16	%r11630, %rs3324;
	mul.lo.s32 	%r11631, %r11630, 2;
	add.s32 	%r11632, %r11629, %r11631;
	cvt.s64.s32	%rd11215, %r11632;
	shl.b64 	%rd11216, %rd11215, 1;
	mov.u64 	%rd11217, cBoolModel;
	cvta.const.u64 	%rd11218, %rd11217;
	add.s64 	%rd11219, %rd11218, %rd11216;
	ld.u16 	%rs3325, [%rd11219];
	setp.ne.s16	%p666, %rs3325, 0;
	not.pred 	%p667, %p666;
	@%p667 bra 	BB46_674;
	bra.uni 	BB46_673;

BB46_673:
	add.u64 	%rd11220, %SP, 340;
	.loc	1 466 1
tmp1673:
	add.s64 	%rd11221, %rd11220, 12;
	cvt.u32.u16	%r11633, %rs1;
	cvt.u32.u16	%r11634, %rs30;
	mul.lo.s32 	%r11635, %r11633, %r11634;
	ld.u16 	%rs3326, [%SP+42];
	cvt.u32.u16	%r11636, %rs3326;
	mul.lo.s32 	%r11637, %r11636, 2;
	add.s32 	%r11638, %r11635, %r11637;
	cvt.u64.u16	%rd11222, %rs3;
	mov.u64 	%rd11223, cSegToComp;
	cvta.const.u64 	%rd11224, %rd11223;
	shl.b64 	%rd11225, %rd11222, 1;
	add.s64 	%rd11226, %rd11224, %rd11225;
	ld.u16 	%rs3327, [%rd11226];
	cvt.u32.u16	%r11639, %rs3327;
	add.s32 	%r11640, %r11638, %r11639;
	cvt.s64.s32	%rd11227, %r11640;
	shl.b64 	%rd11228, %rd11227, 2;
	add.s64 	%rd11229, %rd13, %rd11228;
	ld.f32 	%f1798, [%rd11229];
	cvt.u32.u16	%r11641, %rs1;
	cvt.u32.u16	%r11642, %rs30;
	mul.lo.s32 	%r11643, %r11641, %r11642;
	ld.u16 	%rs3328, [%SP+42];
	cvt.u32.u16	%r11644, %rs3328;
	mul.lo.s32 	%r11645, %r11644, 3;
	add.s32 	%r11646, %r11643, %r11645;
	cvt.u64.u16	%rd11230, %rs3;
	shl.b64 	%rd11231, %rd11230, 1;
	add.s64 	%rd11232, %rd11224, %rd11231;
	ld.u16 	%rs3329, [%rd11232];
	cvt.u32.u16	%r11647, %rs3329;
	add.s32 	%r11648, %r11646, %r11647;
	cvt.s64.s32	%rd11233, %r11648;
	shl.b64 	%rd11234, %rd11233, 2;
	add.s64 	%rd11235, %rd13, %rd11234;
	ld.f32 	%f1799, [%rd11235];
	cvt.u32.u16	%r11649, %rs1;
	cvt.u32.u16	%r11650, %rs30;
	mul.lo.s32 	%r11651, %r11649, %r11650;
	ld.u16 	%rs3330, [%SP+42];
	cvt.u32.u16	%r11652, %rs3330;
	mul.lo.s32 	%r11653, %r11652, 4;
	add.s32 	%r11654, %r11651, %r11653;
	cvt.u64.u16	%rd11236, %rs3;
	shl.b64 	%rd11237, %rd11236, 1;
	add.s64 	%rd11238, %rd11224, %rd11237;
	ld.u16 	%rs3331, [%rd11238];
	cvt.u32.u16	%r11655, %rs3331;
	add.s32 	%r11656, %r11654, %r11655;
	cvt.s64.s32	%rd11239, %r11656;
	shl.b64 	%rd11240, %rd11239, 2;
	add.s64 	%rd11241, %rd13, %rd11240;
	ld.f32 	%f1800, [%rd11241];
	cvt.u32.u16	%r11657, %rs1;
	cvt.u32.u16	%r11658, %rs30;
	mul.lo.s32 	%r11659, %r11657, %r11658;
	ld.u16 	%rs3332, [%SP+42];
	cvt.u32.u16	%r11660, %rs3332;
	mul.lo.s32 	%r11661, %r11660, 5;
	add.s32 	%r11662, %r11659, %r11661;
	cvt.u64.u16	%rd11242, %rs3;
	shl.b64 	%rd11243, %rd11242, 1;
	add.s64 	%rd11244, %rd11224, %rd11243;
	ld.u16 	%rs3333, [%rd11244];
	cvt.u32.u16	%r11663, %rs3333;
	add.s32 	%r11664, %r11662, %r11663;
	cvt.s64.s32	%rd11245, %r11664;
	shl.b64 	%rd11246, %rd11245, 2;
	add.s64 	%rd11247, %rd13, %rd11246;
	ld.f32 	%f1801, [%rd11247];
	ld.f32 	%f1802, [%SP+372];
	// Callseq Start 322
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11221;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1798;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1799;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1800;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1801;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1802;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 322
tmp1674:

BB46_674:
	.loc	1 466 1
	cvt.u32.u16	%r11665, %rs3;
	ld.u16 	%rs3334, [%SP+16];
	cvt.u32.u16	%r11666, %rs3334;
	mul.lo.s32 	%r11667, %r11666, 3;
	add.s32 	%r11668, %r11665, %r11667;
	cvt.s64.s32	%rd11248, %r11668;
	shl.b64 	%rd11249, %rd11248, 1;
	mov.u64 	%rd11250, cBoolModel;
	cvta.const.u64 	%rd11251, %rd11250;
	add.s64 	%rd11252, %rd11251, %rd11249;
	ld.u16 	%rs3335, [%rd11252];
	setp.ne.s16	%p668, %rs3335, 0;
	not.pred 	%p669, %p668;
	@%p669 bra 	BB46_676;
	bra.uni 	BB46_675;

BB46_675:
	add.u64 	%rd11253, %SP, 340;
	.loc	1 466 1
tmp1675:
	add.s64 	%rd11254, %rd11253, 16;
	cvt.u32.u16	%r11669, %rs1;
	cvt.u32.u16	%r11670, %rs30;
	mul.lo.s32 	%r11671, %r11669, %r11670;
	ld.u16 	%rs3336, [%SP+42];
	cvt.u32.u16	%r11672, %rs3336;
	mul.lo.s32 	%r11673, %r11672, 6;
	add.s32 	%r11674, %r11671, %r11673;
	cvt.u64.u16	%rd11255, %rs3;
	mov.u64 	%rd11256, cSegToComp;
	cvta.const.u64 	%rd11257, %rd11256;
	shl.b64 	%rd11258, %rd11255, 1;
	add.s64 	%rd11259, %rd11257, %rd11258;
	ld.u16 	%rs3337, [%rd11259];
	cvt.u32.u16	%r11675, %rs3337;
	add.s32 	%r11676, %r11674, %r11675;
	cvt.s64.s32	%rd11260, %r11676;
	shl.b64 	%rd11261, %rd11260, 2;
	add.s64 	%rd11262, %rd13, %rd11261;
	ld.f32 	%f1803, [%rd11262];
	cvt.u32.u16	%r11677, %rs1;
	cvt.u32.u16	%r11678, %rs30;
	mul.lo.s32 	%r11679, %r11677, %r11678;
	ld.u16 	%rs3338, [%SP+42];
	cvt.u32.u16	%r11680, %rs3338;
	mul.lo.s32 	%r11681, %r11680, 7;
	add.s32 	%r11682, %r11679, %r11681;
	cvt.u64.u16	%rd11263, %rs3;
	shl.b64 	%rd11264, %rd11263, 1;
	add.s64 	%rd11265, %rd11257, %rd11264;
	ld.u16 	%rs3339, [%rd11265];
	cvt.u32.u16	%r11683, %rs3339;
	add.s32 	%r11684, %r11682, %r11683;
	cvt.s64.s32	%rd11266, %r11684;
	shl.b64 	%rd11267, %rd11266, 2;
	add.s64 	%rd11268, %rd13, %rd11267;
	ld.f32 	%f1804, [%rd11268];
	cvt.u32.u16	%r11685, %rs1;
	cvt.u32.u16	%r11686, %rs30;
	mul.lo.s32 	%r11687, %r11685, %r11686;
	ld.u16 	%rs3340, [%SP+42];
	cvt.u32.u16	%r11688, %rs3340;
	mul.lo.s32 	%r11689, %r11688, 8;
	add.s32 	%r11690, %r11687, %r11689;
	cvt.u64.u16	%rd11269, %rs3;
	shl.b64 	%rd11270, %rd11269, 1;
	add.s64 	%rd11271, %rd11257, %rd11270;
	ld.u16 	%rs3341, [%rd11271];
	cvt.u32.u16	%r11691, %rs3341;
	add.s32 	%r11692, %r11690, %r11691;
	cvt.s64.s32	%rd11272, %r11692;
	shl.b64 	%rd11273, %rd11272, 2;
	add.s64 	%rd11274, %rd13, %rd11273;
	ld.f32 	%f1805, [%rd11274];
	cvt.u32.u16	%r11693, %rs1;
	cvt.u32.u16	%r11694, %rs30;
	mul.lo.s32 	%r11695, %r11693, %r11694;
	ld.u16 	%rs3342, [%SP+42];
	cvt.u32.u16	%r11696, %rs3342;
	mul.lo.s32 	%r11697, %r11696, 9;
	add.s32 	%r11698, %r11695, %r11697;
	cvt.u64.u16	%rd11275, %rs3;
	shl.b64 	%rd11276, %rd11275, 1;
	add.s64 	%rd11277, %rd11257, %rd11276;
	ld.u16 	%rs3343, [%rd11277];
	cvt.u32.u16	%r11699, %rs3343;
	add.s32 	%r11700, %r11698, %r11699;
	cvt.s64.s32	%rd11278, %r11700;
	shl.b64 	%rd11279, %rd11278, 2;
	add.s64 	%rd11280, %rd13, %rd11279;
	ld.f32 	%f1806, [%rd11280];
	cvt.u32.u16	%r11701, %rs1;
	cvt.u32.u16	%r11702, %rs30;
	mul.lo.s32 	%r11703, %r11701, %r11702;
	ld.u16 	%rs3344, [%SP+42];
	cvt.u32.u16	%r11704, %rs3344;
	mul.lo.s32 	%r11705, %r11704, 10;
	add.s32 	%r11706, %r11703, %r11705;
	cvt.u64.u16	%rd11281, %rs3;
	shl.b64 	%rd11282, %rd11281, 1;
	add.s64 	%rd11283, %rd11257, %rd11282;
	ld.u16 	%rs3345, [%rd11283];
	cvt.u32.u16	%r11707, %rs3345;
	add.s32 	%r11708, %r11706, %r11707;
	cvt.s64.s32	%rd11284, %r11708;
	shl.b64 	%rd11285, %rd11284, 2;
	add.s64 	%rd11286, %rd13, %rd11285;
	ld.f32 	%f1807, [%rd11286];
	// Callseq Start 323
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11254;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1803;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1804;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1805;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1806;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1807;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 323
tmp1676:

BB46_676:
	.loc	1 466 1
	cvt.u32.u16	%r11709, %rs3;
	ld.u16 	%rs3346, [%SP+16];
	cvt.u32.u16	%r11710, %rs3346;
	mul.lo.s32 	%r11711, %r11710, 4;
	add.s32 	%r11712, %r11709, %r11711;
	cvt.s64.s32	%rd11287, %r11712;
	shl.b64 	%rd11288, %rd11287, 1;
	mov.u64 	%rd11289, cBoolModel;
	cvta.const.u64 	%rd11290, %rd11289;
	add.s64 	%rd11291, %rd11290, %rd11288;
	ld.u16 	%rs3347, [%rd11291];
	setp.ne.s16	%p670, %rs3347, 0;
	not.pred 	%p671, %p670;
	@%p671 bra 	BB46_678;
	bra.uni 	BB46_677;

BB46_677:
	add.u64 	%rd11292, %SP, 340;
	.loc	1 466 1
tmp1677:
	add.s64 	%rd11293, %rd11292, 20;
	cvt.u32.u16	%r11713, %rs1;
	cvt.u32.u16	%r11714, %rs30;
	mul.lo.s32 	%r11715, %r11713, %r11714;
	ld.u16 	%rs3348, [%SP+42];
	cvt.u32.u16	%r11716, %rs3348;
	mul.lo.s32 	%r11717, %r11716, 11;
	add.s32 	%r11718, %r11715, %r11717;
	cvt.u64.u16	%rd11294, %rs3;
	mov.u64 	%rd11295, cSegToComp;
	cvta.const.u64 	%rd11296, %rd11295;
	shl.b64 	%rd11297, %rd11294, 1;
	add.s64 	%rd11298, %rd11296, %rd11297;
	ld.u16 	%rs3349, [%rd11298];
	cvt.u32.u16	%r11719, %rs3349;
	add.s32 	%r11720, %r11718, %r11719;
	cvt.s64.s32	%rd11299, %r11720;
	shl.b64 	%rd11300, %rd11299, 2;
	add.s64 	%rd11301, %rd13, %rd11300;
	ld.f32 	%f1808, [%rd11301];
	cvt.u32.u16	%r11721, %rs1;
	cvt.u32.u16	%r11722, %rs30;
	mul.lo.s32 	%r11723, %r11721, %r11722;
	ld.u16 	%rs3350, [%SP+42];
	cvt.u32.u16	%r11724, %rs3350;
	mul.lo.s32 	%r11725, %r11724, 12;
	add.s32 	%r11726, %r11723, %r11725;
	cvt.u64.u16	%rd11302, %rs3;
	shl.b64 	%rd11303, %rd11302, 1;
	add.s64 	%rd11304, %rd11296, %rd11303;
	ld.u16 	%rs3351, [%rd11304];
	cvt.u32.u16	%r11727, %rs3351;
	add.s32 	%r11728, %r11726, %r11727;
	cvt.s64.s32	%rd11305, %r11728;
	shl.b64 	%rd11306, %rd11305, 2;
	add.s64 	%rd11307, %rd13, %rd11306;
	ld.f32 	%f1809, [%rd11307];
	cvt.u32.u16	%r11729, %rs1;
	cvt.u32.u16	%r11730, %rs30;
	mul.lo.s32 	%r11731, %r11729, %r11730;
	ld.u16 	%rs3352, [%SP+42];
	cvt.u32.u16	%r11732, %rs3352;
	mul.lo.s32 	%r11733, %r11732, 13;
	add.s32 	%r11734, %r11731, %r11733;
	cvt.u64.u16	%rd11308, %rs3;
	shl.b64 	%rd11309, %rd11308, 1;
	add.s64 	%rd11310, %rd11296, %rd11309;
	ld.u16 	%rs3353, [%rd11310];
	cvt.u32.u16	%r11735, %rs3353;
	add.s32 	%r11736, %r11734, %r11735;
	cvt.s64.s32	%rd11311, %r11736;
	shl.b64 	%rd11312, %rd11311, 2;
	add.s64 	%rd11313, %rd13, %rd11312;
	ld.f32 	%f1810, [%rd11313];
	cvt.u32.u16	%r11737, %rs1;
	cvt.u32.u16	%r11738, %rs30;
	mul.lo.s32 	%r11739, %r11737, %r11738;
	ld.u16 	%rs3354, [%SP+42];
	cvt.u32.u16	%r11740, %rs3354;
	mul.lo.s32 	%r11741, %r11740, 14;
	add.s32 	%r11742, %r11739, %r11741;
	cvt.u64.u16	%rd11314, %rs3;
	shl.b64 	%rd11315, %rd11314, 1;
	add.s64 	%rd11316, %rd11296, %rd11315;
	ld.u16 	%rs3355, [%rd11316];
	cvt.u32.u16	%r11743, %rs3355;
	add.s32 	%r11744, %r11742, %r11743;
	cvt.s64.s32	%rd11317, %r11744;
	shl.b64 	%rd11318, %rd11317, 2;
	add.s64 	%rd11319, %rd13, %rd11318;
	ld.f32 	%f1811, [%rd11319];
	cvt.u32.u16	%r11745, %rs1;
	cvt.u32.u16	%r11746, %rs30;
	mul.lo.s32 	%r11747, %r11745, %r11746;
	ld.u16 	%rs3356, [%SP+42];
	cvt.u32.u16	%r11748, %rs3356;
	mul.lo.s32 	%r11749, %r11748, 15;
	add.s32 	%r11750, %r11747, %r11749;
	cvt.u64.u16	%rd11320, %rs3;
	shl.b64 	%rd11321, %rd11320, 1;
	add.s64 	%rd11322, %rd11296, %rd11321;
	ld.u16 	%rs3357, [%rd11322];
	cvt.u32.u16	%r11751, %rs3357;
	add.s32 	%r11752, %r11750, %r11751;
	cvt.s64.s32	%rd11323, %r11752;
	shl.b64 	%rd11324, %rd11323, 2;
	add.s64 	%rd11325, %rd13, %rd11324;
	ld.f32 	%f1812, [%rd11325];
	// Callseq Start 324
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11293;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1808;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1809;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1810;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1811;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1812;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 324
tmp1678:

BB46_678:
	.loc	1 466 1
	cvt.u32.u16	%r11753, %rs3;
	ld.u16 	%rs3358, [%SP+16];
	cvt.u32.u16	%r11754, %rs3358;
	mul.lo.s32 	%r11755, %r11754, 5;
	add.s32 	%r11756, %r11753, %r11755;
	cvt.s64.s32	%rd11326, %r11756;
	shl.b64 	%rd11327, %rd11326, 1;
	mov.u64 	%rd11328, cBoolModel;
	cvta.const.u64 	%rd11329, %rd11328;
	add.s64 	%rd11330, %rd11329, %rd11327;
	ld.u16 	%rs3359, [%rd11330];
	setp.ne.s16	%p672, %rs3359, 0;
	not.pred 	%p673, %p672;
	@%p673 bra 	BB46_680;
	bra.uni 	BB46_679;

BB46_679:
	add.u64 	%rd11331, %SP, 340;
	.loc	1 466 1
tmp1679:
	add.s64 	%rd11332, %rd11331, 24;
	add.s64 	%rd11333, %rd11331, 28;
	cvt.u32.u16	%r11757, %rs1;
	cvt.u32.u16	%r11758, %rs30;
	mul.lo.s32 	%r11759, %r11757, %r11758;
	ld.u16 	%rs3360, [%SP+42];
	cvt.u32.u16	%r11760, %rs3360;
	mul.lo.s32 	%r11761, %r11760, 16;
	add.s32 	%r11762, %r11759, %r11761;
	cvt.u64.u16	%rd11334, %rs3;
	mov.u64 	%rd11335, cSegToComp;
	cvta.const.u64 	%rd11336, %rd11335;
	shl.b64 	%rd11337, %rd11334, 1;
	add.s64 	%rd11338, %rd11336, %rd11337;
	ld.u16 	%rs3361, [%rd11338];
	cvt.u32.u16	%r11763, %rs3361;
	add.s32 	%r11764, %r11762, %r11763;
	cvt.s64.s32	%rd11339, %r11764;
	shl.b64 	%rd11340, %rd11339, 2;
	add.s64 	%rd11341, %rd13, %rd11340;
	ld.f32 	%f1813, [%rd11341];
	cvt.u32.u16	%r11765, %rs1;
	cvt.u32.u16	%r11766, %rs30;
	mul.lo.s32 	%r11767, %r11765, %r11766;
	ld.u16 	%rs3362, [%SP+42];
	cvt.u32.u16	%r11768, %rs3362;
	mul.lo.s32 	%r11769, %r11768, 17;
	add.s32 	%r11770, %r11767, %r11769;
	cvt.u64.u16	%rd11342, %rs3;
	shl.b64 	%rd11343, %rd11342, 1;
	add.s64 	%rd11344, %rd11336, %rd11343;
	ld.u16 	%rs3363, [%rd11344];
	cvt.u32.u16	%r11771, %rs3363;
	add.s32 	%r11772, %r11770, %r11771;
	cvt.s64.s32	%rd11345, %r11772;
	shl.b64 	%rd11346, %rd11345, 2;
	add.s64 	%rd11347, %rd13, %rd11346;
	ld.f32 	%f1814, [%rd11347];
	cvt.u32.u16	%r11773, %rs1;
	cvt.u32.u16	%r11774, %rs30;
	mul.lo.s32 	%r11775, %r11773, %r11774;
	ld.u16 	%rs3364, [%SP+42];
	cvt.u32.u16	%r11776, %rs3364;
	mul.lo.s32 	%r11777, %r11776, 18;
	add.s32 	%r11778, %r11775, %r11777;
	cvt.u64.u16	%rd11348, %rs3;
	shl.b64 	%rd11349, %rd11348, 1;
	add.s64 	%rd11350, %rd11336, %rd11349;
	ld.u16 	%rs3365, [%rd11350];
	cvt.u32.u16	%r11779, %rs3365;
	add.s32 	%r11780, %r11778, %r11779;
	cvt.s64.s32	%rd11351, %r11780;
	shl.b64 	%rd11352, %rd11351, 2;
	add.s64 	%rd11353, %rd13, %rd11352;
	ld.f32 	%f1815, [%rd11353];
	cvt.u32.u16	%r11781, %rs1;
	cvt.u32.u16	%r11782, %rs30;
	mul.lo.s32 	%r11783, %r11781, %r11782;
	ld.u16 	%rs3366, [%SP+42];
	cvt.u32.u16	%r11784, %rs3366;
	mul.lo.s32 	%r11785, %r11784, 19;
	add.s32 	%r11786, %r11783, %r11785;
	cvt.u64.u16	%rd11354, %rs3;
	shl.b64 	%rd11355, %rd11354, 1;
	add.s64 	%rd11356, %rd11336, %rd11355;
	ld.u16 	%rs3367, [%rd11356];
	cvt.u32.u16	%r11787, %rs3367;
	add.s32 	%r11788, %r11786, %r11787;
	cvt.s64.s32	%rd11357, %r11788;
	shl.b64 	%rd11358, %rd11357, 2;
	add.s64 	%rd11359, %rd13, %rd11358;
	ld.f32 	%f1816, [%rd11359];
	cvt.u32.u16	%r11789, %rs1;
	cvt.u32.u16	%r11790, %rs30;
	mul.lo.s32 	%r11791, %r11789, %r11790;
	ld.u16 	%rs3368, [%SP+42];
	cvt.u32.u16	%r11792, %rs3368;
	mul.lo.s32 	%r11793, %r11792, 20;
	add.s32 	%r11794, %r11791, %r11793;
	cvt.u64.u16	%rd11360, %rs3;
	shl.b64 	%rd11361, %rd11360, 1;
	add.s64 	%rd11362, %rd11336, %rd11361;
	ld.u16 	%rs3369, [%rd11362];
	cvt.u32.u16	%r11795, %rs3369;
	add.s32 	%r11796, %r11794, %r11795;
	cvt.s64.s32	%rd11363, %r11796;
	shl.b64 	%rd11364, %rd11363, 2;
	add.s64 	%rd11365, %rd13, %rd11364;
	ld.f32 	%f1817, [%rd11365];
	cvt.u32.u16	%r11797, %rs1;
	cvt.u32.u16	%r11798, %rs30;
	mul.lo.s32 	%r11799, %r11797, %r11798;
	ld.u16 	%rs3370, [%SP+42];
	cvt.u32.u16	%r11800, %rs3370;
	mul.lo.s32 	%r11801, %r11800, 21;
	add.s32 	%r11802, %r11799, %r11801;
	cvt.u64.u16	%rd11366, %rs3;
	shl.b64 	%rd11367, %rd11366, 1;
	add.s64 	%rd11368, %rd11336, %rd11367;
	ld.u16 	%rs3371, [%rd11368];
	cvt.u32.u16	%r11803, %rs3371;
	add.s32 	%r11804, %r11802, %r11803;
	cvt.s64.s32	%rd11369, %r11804;
	shl.b64 	%rd11370, %rd11369, 2;
	add.s64 	%rd11371, %rd13, %rd11370;
	ld.f32 	%f1818, [%rd11371];
	cvt.u32.u16	%r11805, %rs1;
	cvt.u32.u16	%r11806, %rs30;
	mul.lo.s32 	%r11807, %r11805, %r11806;
	ld.u16 	%rs3372, [%SP+42];
	cvt.u32.u16	%r11808, %rs3372;
	mul.lo.s32 	%r11809, %r11808, 22;
	add.s32 	%r11810, %r11807, %r11809;
	cvt.u64.u16	%rd11372, %rs3;
	shl.b64 	%rd11373, %rd11372, 1;
	add.s64 	%rd11374, %rd11336, %rd11373;
	ld.u16 	%rs3373, [%rd11374];
	cvt.u32.u16	%r11811, %rs3373;
	add.s32 	%r11812, %r11810, %r11811;
	cvt.s64.s32	%rd11375, %r11812;
	shl.b64 	%rd11376, %rd11375, 2;
	add.s64 	%rd11377, %rd13, %rd11376;
	ld.f32 	%f1819, [%rd11377];
	cvt.u32.u16	%r11813, %rs1;
	cvt.u32.u16	%r11814, %rs30;
	mul.lo.s32 	%r11815, %r11813, %r11814;
	ld.u16 	%rs3374, [%SP+42];
	cvt.u32.u16	%r11816, %rs3374;
	mul.lo.s32 	%r11817, %r11816, 23;
	add.s32 	%r11818, %r11815, %r11817;
	cvt.u64.u16	%rd11378, %rs3;
	shl.b64 	%rd11379, %rd11378, 1;
	add.s64 	%rd11380, %rd11336, %rd11379;
	ld.u16 	%rs3375, [%rd11380];
	cvt.u32.u16	%r11819, %rs3375;
	add.s32 	%r11820, %r11818, %r11819;
	cvt.s64.s32	%rd11381, %r11820;
	shl.b64 	%rd11382, %rd11381, 2;
	add.s64 	%rd11383, %rd13, %rd11382;
	ld.f32 	%f1820, [%rd11383];
	cvt.u32.u16	%r11821, %rs1;
	cvt.u32.u16	%r11822, %rs30;
	mul.lo.s32 	%r11823, %r11821, %r11822;
	ld.u16 	%rs3376, [%SP+42];
	cvt.u32.u16	%r11824, %rs3376;
	mul.lo.s32 	%r11825, %r11824, 24;
	add.s32 	%r11826, %r11823, %r11825;
	cvt.u64.u16	%rd11384, %rs3;
	shl.b64 	%rd11385, %rd11384, 1;
	add.s64 	%rd11386, %rd11336, %rd11385;
	ld.u16 	%rs3377, [%rd11386];
	cvt.u32.u16	%r11827, %rs3377;
	add.s32 	%r11828, %r11826, %r11827;
	cvt.s64.s32	%rd11387, %r11828;
	shl.b64 	%rd11388, %rd11387, 2;
	add.s64 	%rd11389, %rd13, %rd11388;
	ld.f32 	%f1821, [%rd11389];
	cvt.u32.u16	%r11829, %rs1;
	cvt.u32.u16	%r11830, %rs30;
	mul.lo.s32 	%r11831, %r11829, %r11830;
	ld.u16 	%rs3378, [%SP+42];
	cvt.u32.u16	%r11832, %rs3378;
	mul.lo.s32 	%r11833, %r11832, 25;
	add.s32 	%r11834, %r11831, %r11833;
	cvt.u64.u16	%rd11390, %rs3;
	shl.b64 	%rd11391, %rd11390, 1;
	add.s64 	%rd11392, %rd11336, %rd11391;
	ld.u16 	%rs3379, [%rd11392];
	cvt.u32.u16	%r11835, %rs3379;
	add.s32 	%r11836, %r11834, %r11835;
	cvt.s64.s32	%rd11393, %r11836;
	shl.b64 	%rd11394, %rd11393, 2;
	add.s64 	%rd11395, %rd13, %rd11394;
	ld.f32 	%f1822, [%rd11395];
	cvt.u32.u16	%r11837, %rs1;
	cvt.u32.u16	%r11838, %rs30;
	mul.lo.s32 	%r11839, %r11837, %r11838;
	ld.u16 	%rs3380, [%SP+42];
	cvt.u32.u16	%r11840, %rs3380;
	mul.lo.s32 	%r11841, %r11840, 26;
	add.s32 	%r11842, %r11839, %r11841;
	cvt.u64.u16	%rd11396, %rs3;
	shl.b64 	%rd11397, %rd11396, 1;
	add.s64 	%rd11398, %rd11336, %rd11397;
	ld.u16 	%rs3381, [%rd11398];
	cvt.u32.u16	%r11843, %rs3381;
	add.s32 	%r11844, %r11842, %r11843;
	cvt.s64.s32	%rd11399, %r11844;
	shl.b64 	%rd11400, %rd11399, 2;
	add.s64 	%rd11401, %rd13, %rd11400;
	ld.f32 	%f1823, [%rd11401];
	cvt.u32.u16	%r11845, %rs1;
	cvt.u32.u16	%r11846, %rs30;
	mul.lo.s32 	%r11847, %r11845, %r11846;
	ld.u16 	%rs3382, [%SP+42];
	cvt.u32.u16	%r11848, %rs3382;
	mul.lo.s32 	%r11849, %r11848, 27;
	add.s32 	%r11850, %r11847, %r11849;
	cvt.u64.u16	%rd11402, %rs3;
	shl.b64 	%rd11403, %rd11402, 1;
	add.s64 	%rd11404, %rd11336, %rd11403;
	ld.u16 	%rs3383, [%rd11404];
	cvt.u32.u16	%r11851, %rs3383;
	add.s32 	%r11852, %r11850, %r11851;
	cvt.s64.s32	%rd11405, %r11852;
	shl.b64 	%rd11406, %rd11405, 2;
	add.s64 	%rd11407, %rd13, %rd11406;
	ld.f32 	%f1824, [%rd11407];
	// Callseq Start 325
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11332;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11333;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1813;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1814;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1815;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1816;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1817;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1818;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1819;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1820;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1821;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1822;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1823;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1824;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 325
tmp1680:

BB46_680:
	.loc	1 466 1
	cvt.u32.u16	%r11853, %rs3;
	ld.u16 	%rs3384, [%SP+16];
	cvt.u32.u16	%r11854, %rs3384;
	mul.lo.s32 	%r11855, %r11854, 6;
	add.s32 	%r11856, %r11853, %r11855;
	cvt.s64.s32	%rd11408, %r11856;
	shl.b64 	%rd11409, %rd11408, 1;
	mov.u64 	%rd11410, cBoolModel;
	cvta.const.u64 	%rd11411, %rd11410;
	add.s64 	%rd11412, %rd11411, %rd11409;
	ld.u16 	%rs3385, [%rd11412];
	setp.ne.s16	%p674, %rs3385, 0;
	not.pred 	%p675, %p674;
	@%p675 bra 	BB46_682;
	bra.uni 	BB46_681;

BB46_681:
	.loc	1 466 1
tmp1681:
	cvt.u32.u16	%r11857, %rs1;
	cvt.u32.u16	%r11858, %rs30;
	mul.lo.s32 	%r11859, %r11857, %r11858;
	ld.u16 	%rs3386, [%SP+42];
	cvt.u32.u16	%r11860, %rs3386;
	mul.lo.s32 	%r11861, %r11860, 28;
	add.s32 	%r11862, %r11859, %r11861;
	cvt.u64.u16	%rd11413, %rs3;
	mov.u64 	%rd11414, cSegToComp;
	cvta.const.u64 	%rd11415, %rd11414;
	shl.b64 	%rd11416, %rd11413, 1;
	add.s64 	%rd11417, %rd11415, %rd11416;
	ld.u16 	%rs3387, [%rd11417];
	cvt.u32.u16	%r11863, %rs3387;
	add.s32 	%r11864, %r11862, %r11863;
	cvt.s64.s32	%rd11418, %r11864;
	shl.b64 	%rd11419, %rd11418, 2;
	add.s64 	%rd11420, %rd13, %rd11419;
	ld.f32 	%f1825, [%rd11420];
	cvt.u32.u16	%r11865, %rs1;
	cvt.u32.u16	%r11866, %rs30;
	mul.lo.s32 	%r11867, %r11865, %r11866;
	ld.u16 	%rs3388, [%SP+42];
	cvt.u32.u16	%r11868, %rs3388;
	mul.lo.s32 	%r11869, %r11868, 29;
	add.s32 	%r11870, %r11867, %r11869;
	cvt.u64.u16	%rd11421, %rs3;
	shl.b64 	%rd11422, %rd11421, 1;
	add.s64 	%rd11423, %rd11415, %rd11422;
	ld.u16 	%rs3389, [%rd11423];
	cvt.u32.u16	%r11871, %rs3389;
	add.s32 	%r11872, %r11870, %r11871;
	cvt.s64.s32	%rd11424, %r11872;
	shl.b64 	%rd11425, %rd11424, 2;
	add.s64 	%rd11426, %rd13, %rd11425;
	ld.f32 	%f1826, [%rd11426];
	// Callseq Start 326
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2194;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1825;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1826;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 326
tmp1682:

BB46_682:
	.loc	1 466 1
	cvt.u32.u16	%r11873, %rs4;
	ld.u16 	%rs3390, [%SP+16];
	cvt.u32.u16	%r11874, %rs3390;
	mul.lo.s32 	%r11875, %r11874, 0;
	add.s32 	%r11876, %r11873, %r11875;
	cvt.s64.s32	%rd11427, %r11876;
	shl.b64 	%rd11428, %rd11427, 1;
	mov.u64 	%rd11429, cBoolModel;
	cvta.const.u64 	%rd11430, %rd11429;
	add.s64 	%rd11431, %rd11430, %rd11428;
	ld.u16 	%rs3391, [%rd11431];
	setp.ne.s16	%p676, %rs3391, 0;
	not.pred 	%p677, %p676;
	@%p677 bra 	BB46_684;
	bra.uni 	BB46_683;

BB46_683:
	add.u64 	%rd11432, %SP, 380;
	.loc	1 466 1
tmp1683:
	add.s64 	%rd11433, %rd11432, 4;
	cvt.u32.u16	%r11877, %rs1;
	cvt.u32.u16	%r11878, %rs30;
	mul.lo.s32 	%r11879, %r11877, %r11878;
	ld.u16 	%rs3392, [%SP+42];
	cvt.u32.u16	%r11880, %rs3392;
	mul.lo.s32 	%r11881, %r11880, 0;
	add.s32 	%r11882, %r11879, %r11881;
	cvt.u64.u16	%rd11434, %rs4;
	mov.u64 	%rd11435, cSegToComp;
	cvta.const.u64 	%rd11436, %rd11435;
	shl.b64 	%rd11437, %rd11434, 1;
	add.s64 	%rd11438, %rd11436, %rd11437;
	ld.u16 	%rs3393, [%rd11438];
	cvt.u32.u16	%r11883, %rs3393;
	add.s32 	%r11884, %r11882, %r11883;
	cvt.s64.s32	%rd11439, %r11884;
	shl.b64 	%rd11440, %rd11439, 2;
	add.s64 	%rd11441, %rd13, %rd11440;
	ld.f32 	%f1827, [%rd11441];
	cvt.u32.u16	%r11885, %rs1;
	cvt.u32.u16	%r11886, %rs30;
	mul.lo.s32 	%r11887, %r11885, %r11886;
	ld.u16 	%rs3394, [%SP+42];
	cvt.u32.u16	%r11888, %rs3394;
	mul.lo.s32 	%r11889, %r11888, 1;
	add.s32 	%r11890, %r11887, %r11889;
	cvt.u64.u16	%rd11442, %rs4;
	shl.b64 	%rd11443, %rd11442, 1;
	add.s64 	%rd11444, %rd11436, %rd11443;
	ld.u16 	%rs3395, [%rd11444];
	cvt.u32.u16	%r11891, %rs3395;
	add.s32 	%r11892, %r11890, %r11891;
	cvt.s64.s32	%rd11445, %r11892;
	shl.b64 	%rd11446, %rd11445, 2;
	add.s64 	%rd11447, %rd13, %rd11446;
	ld.f32 	%f1828, [%rd11447];
	ld.f32 	%f1829, [%SP+412];
	add.s64 	%rd11448, %rd11432, 36;
	// Callseq Start 327
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11432;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11433;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1827;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1828;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1829;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11448;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 327
tmp1684:

BB46_684:
	.loc	1 466 1
	cvt.u32.u16	%r11893, %rs4;
	ld.u16 	%rs3396, [%SP+16];
	cvt.u32.u16	%r11894, %rs3396;
	mul.lo.s32 	%r11895, %r11894, 1;
	add.s32 	%r11896, %r11893, %r11895;
	cvt.s64.s32	%rd11449, %r11896;
	shl.b64 	%rd11450, %rd11449, 1;
	mov.u64 	%rd11451, cBoolModel;
	cvta.const.u64 	%rd11452, %rd11451;
	add.s64 	%rd11453, %rd11452, %rd11450;
	ld.u16 	%rs3397, [%rd11453];
	setp.ne.s16	%p678, %rs3397, 0;
	not.pred 	%p679, %p678;
	@%p679 bra 	BB46_686;
	bra.uni 	BB46_685;

BB46_685:
	add.u64 	%rd11454, %SP, 380;
	.loc	1 466 1
tmp1685:
	add.s64 	%rd11455, %rd11454, 8;
	ld.f32 	%f1830, [%SP+416];
	add.s64 	%rd11456, %rd11454, 32;
	// Callseq Start 328
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11455;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1830;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11456;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 328
tmp1686:

BB46_686:
	.loc	1 466 1
	cvt.u32.u16	%r11897, %rs4;
	ld.u16 	%rs3398, [%SP+16];
	cvt.u32.u16	%r11898, %rs3398;
	mul.lo.s32 	%r11899, %r11898, 2;
	add.s32 	%r11900, %r11897, %r11899;
	cvt.s64.s32	%rd11457, %r11900;
	shl.b64 	%rd11458, %rd11457, 1;
	mov.u64 	%rd11459, cBoolModel;
	cvta.const.u64 	%rd11460, %rd11459;
	add.s64 	%rd11461, %rd11460, %rd11458;
	ld.u16 	%rs3399, [%rd11461];
	setp.ne.s16	%p680, %rs3399, 0;
	not.pred 	%p681, %p680;
	@%p681 bra 	BB46_688;
	bra.uni 	BB46_687;

BB46_687:
	add.u64 	%rd11462, %SP, 380;
	.loc	1 466 1
tmp1687:
	add.s64 	%rd11463, %rd11462, 12;
	cvt.u32.u16	%r11901, %rs1;
	cvt.u32.u16	%r11902, %rs30;
	mul.lo.s32 	%r11903, %r11901, %r11902;
	ld.u16 	%rs3400, [%SP+42];
	cvt.u32.u16	%r11904, %rs3400;
	mul.lo.s32 	%r11905, %r11904, 2;
	add.s32 	%r11906, %r11903, %r11905;
	cvt.u64.u16	%rd11464, %rs4;
	mov.u64 	%rd11465, cSegToComp;
	cvta.const.u64 	%rd11466, %rd11465;
	shl.b64 	%rd11467, %rd11464, 1;
	add.s64 	%rd11468, %rd11466, %rd11467;
	ld.u16 	%rs3401, [%rd11468];
	cvt.u32.u16	%r11907, %rs3401;
	add.s32 	%r11908, %r11906, %r11907;
	cvt.s64.s32	%rd11469, %r11908;
	shl.b64 	%rd11470, %rd11469, 2;
	add.s64 	%rd11471, %rd13, %rd11470;
	ld.f32 	%f1831, [%rd11471];
	cvt.u32.u16	%r11909, %rs1;
	cvt.u32.u16	%r11910, %rs30;
	mul.lo.s32 	%r11911, %r11909, %r11910;
	ld.u16 	%rs3402, [%SP+42];
	cvt.u32.u16	%r11912, %rs3402;
	mul.lo.s32 	%r11913, %r11912, 3;
	add.s32 	%r11914, %r11911, %r11913;
	cvt.u64.u16	%rd11472, %rs4;
	shl.b64 	%rd11473, %rd11472, 1;
	add.s64 	%rd11474, %rd11466, %rd11473;
	ld.u16 	%rs3403, [%rd11474];
	cvt.u32.u16	%r11915, %rs3403;
	add.s32 	%r11916, %r11914, %r11915;
	cvt.s64.s32	%rd11475, %r11916;
	shl.b64 	%rd11476, %rd11475, 2;
	add.s64 	%rd11477, %rd13, %rd11476;
	ld.f32 	%f1832, [%rd11477];
	cvt.u32.u16	%r11917, %rs1;
	cvt.u32.u16	%r11918, %rs30;
	mul.lo.s32 	%r11919, %r11917, %r11918;
	ld.u16 	%rs3404, [%SP+42];
	cvt.u32.u16	%r11920, %rs3404;
	mul.lo.s32 	%r11921, %r11920, 4;
	add.s32 	%r11922, %r11919, %r11921;
	cvt.u64.u16	%rd11478, %rs4;
	shl.b64 	%rd11479, %rd11478, 1;
	add.s64 	%rd11480, %rd11466, %rd11479;
	ld.u16 	%rs3405, [%rd11480];
	cvt.u32.u16	%r11923, %rs3405;
	add.s32 	%r11924, %r11922, %r11923;
	cvt.s64.s32	%rd11481, %r11924;
	shl.b64 	%rd11482, %rd11481, 2;
	add.s64 	%rd11483, %rd13, %rd11482;
	ld.f32 	%f1833, [%rd11483];
	cvt.u32.u16	%r11925, %rs1;
	cvt.u32.u16	%r11926, %rs30;
	mul.lo.s32 	%r11927, %r11925, %r11926;
	ld.u16 	%rs3406, [%SP+42];
	cvt.u32.u16	%r11928, %rs3406;
	mul.lo.s32 	%r11929, %r11928, 5;
	add.s32 	%r11930, %r11927, %r11929;
	cvt.u64.u16	%rd11484, %rs4;
	shl.b64 	%rd11485, %rd11484, 1;
	add.s64 	%rd11486, %rd11466, %rd11485;
	ld.u16 	%rs3407, [%rd11486];
	cvt.u32.u16	%r11931, %rs3407;
	add.s32 	%r11932, %r11930, %r11931;
	cvt.s64.s32	%rd11487, %r11932;
	shl.b64 	%rd11488, %rd11487, 2;
	add.s64 	%rd11489, %rd13, %rd11488;
	ld.f32 	%f1834, [%rd11489];
	ld.f32 	%f1835, [%SP+412];
	// Callseq Start 329
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11463;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1831;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1832;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1833;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1834;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1835;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 329
tmp1688:

BB46_688:
	.loc	1 466 1
	cvt.u32.u16	%r11933, %rs4;
	ld.u16 	%rs3408, [%SP+16];
	cvt.u32.u16	%r11934, %rs3408;
	mul.lo.s32 	%r11935, %r11934, 3;
	add.s32 	%r11936, %r11933, %r11935;
	cvt.s64.s32	%rd11490, %r11936;
	shl.b64 	%rd11491, %rd11490, 1;
	mov.u64 	%rd11492, cBoolModel;
	cvta.const.u64 	%rd11493, %rd11492;
	add.s64 	%rd11494, %rd11493, %rd11491;
	ld.u16 	%rs3409, [%rd11494];
	setp.ne.s16	%p682, %rs3409, 0;
	not.pred 	%p683, %p682;
	@%p683 bra 	BB46_690;
	bra.uni 	BB46_689;

BB46_689:
	add.u64 	%rd11495, %SP, 380;
	.loc	1 466 1
tmp1689:
	add.s64 	%rd11496, %rd11495, 16;
	cvt.u32.u16	%r11937, %rs1;
	cvt.u32.u16	%r11938, %rs30;
	mul.lo.s32 	%r11939, %r11937, %r11938;
	ld.u16 	%rs3410, [%SP+42];
	cvt.u32.u16	%r11940, %rs3410;
	mul.lo.s32 	%r11941, %r11940, 6;
	add.s32 	%r11942, %r11939, %r11941;
	cvt.u64.u16	%rd11497, %rs4;
	mov.u64 	%rd11498, cSegToComp;
	cvta.const.u64 	%rd11499, %rd11498;
	shl.b64 	%rd11500, %rd11497, 1;
	add.s64 	%rd11501, %rd11499, %rd11500;
	ld.u16 	%rs3411, [%rd11501];
	cvt.u32.u16	%r11943, %rs3411;
	add.s32 	%r11944, %r11942, %r11943;
	cvt.s64.s32	%rd11502, %r11944;
	shl.b64 	%rd11503, %rd11502, 2;
	add.s64 	%rd11504, %rd13, %rd11503;
	ld.f32 	%f1836, [%rd11504];
	cvt.u32.u16	%r11945, %rs1;
	cvt.u32.u16	%r11946, %rs30;
	mul.lo.s32 	%r11947, %r11945, %r11946;
	ld.u16 	%rs3412, [%SP+42];
	cvt.u32.u16	%r11948, %rs3412;
	mul.lo.s32 	%r11949, %r11948, 7;
	add.s32 	%r11950, %r11947, %r11949;
	cvt.u64.u16	%rd11505, %rs4;
	shl.b64 	%rd11506, %rd11505, 1;
	add.s64 	%rd11507, %rd11499, %rd11506;
	ld.u16 	%rs3413, [%rd11507];
	cvt.u32.u16	%r11951, %rs3413;
	add.s32 	%r11952, %r11950, %r11951;
	cvt.s64.s32	%rd11508, %r11952;
	shl.b64 	%rd11509, %rd11508, 2;
	add.s64 	%rd11510, %rd13, %rd11509;
	ld.f32 	%f1837, [%rd11510];
	cvt.u32.u16	%r11953, %rs1;
	cvt.u32.u16	%r11954, %rs30;
	mul.lo.s32 	%r11955, %r11953, %r11954;
	ld.u16 	%rs3414, [%SP+42];
	cvt.u32.u16	%r11956, %rs3414;
	mul.lo.s32 	%r11957, %r11956, 8;
	add.s32 	%r11958, %r11955, %r11957;
	cvt.u64.u16	%rd11511, %rs4;
	shl.b64 	%rd11512, %rd11511, 1;
	add.s64 	%rd11513, %rd11499, %rd11512;
	ld.u16 	%rs3415, [%rd11513];
	cvt.u32.u16	%r11959, %rs3415;
	add.s32 	%r11960, %r11958, %r11959;
	cvt.s64.s32	%rd11514, %r11960;
	shl.b64 	%rd11515, %rd11514, 2;
	add.s64 	%rd11516, %rd13, %rd11515;
	ld.f32 	%f1838, [%rd11516];
	cvt.u32.u16	%r11961, %rs1;
	cvt.u32.u16	%r11962, %rs30;
	mul.lo.s32 	%r11963, %r11961, %r11962;
	ld.u16 	%rs3416, [%SP+42];
	cvt.u32.u16	%r11964, %rs3416;
	mul.lo.s32 	%r11965, %r11964, 9;
	add.s32 	%r11966, %r11963, %r11965;
	cvt.u64.u16	%rd11517, %rs4;
	shl.b64 	%rd11518, %rd11517, 1;
	add.s64 	%rd11519, %rd11499, %rd11518;
	ld.u16 	%rs3417, [%rd11519];
	cvt.u32.u16	%r11967, %rs3417;
	add.s32 	%r11968, %r11966, %r11967;
	cvt.s64.s32	%rd11520, %r11968;
	shl.b64 	%rd11521, %rd11520, 2;
	add.s64 	%rd11522, %rd13, %rd11521;
	ld.f32 	%f1839, [%rd11522];
	cvt.u32.u16	%r11969, %rs1;
	cvt.u32.u16	%r11970, %rs30;
	mul.lo.s32 	%r11971, %r11969, %r11970;
	ld.u16 	%rs3418, [%SP+42];
	cvt.u32.u16	%r11972, %rs3418;
	mul.lo.s32 	%r11973, %r11972, 10;
	add.s32 	%r11974, %r11971, %r11973;
	cvt.u64.u16	%rd11523, %rs4;
	shl.b64 	%rd11524, %rd11523, 1;
	add.s64 	%rd11525, %rd11499, %rd11524;
	ld.u16 	%rs3419, [%rd11525];
	cvt.u32.u16	%r11975, %rs3419;
	add.s32 	%r11976, %r11974, %r11975;
	cvt.s64.s32	%rd11526, %r11976;
	shl.b64 	%rd11527, %rd11526, 2;
	add.s64 	%rd11528, %rd13, %rd11527;
	ld.f32 	%f1840, [%rd11528];
	// Callseq Start 330
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11496;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1836;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1837;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1838;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1839;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1840;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 330
tmp1690:

BB46_690:
	.loc	1 466 1
	cvt.u32.u16	%r11977, %rs4;
	ld.u16 	%rs3420, [%SP+16];
	cvt.u32.u16	%r11978, %rs3420;
	mul.lo.s32 	%r11979, %r11978, 4;
	add.s32 	%r11980, %r11977, %r11979;
	cvt.s64.s32	%rd11529, %r11980;
	shl.b64 	%rd11530, %rd11529, 1;
	mov.u64 	%rd11531, cBoolModel;
	cvta.const.u64 	%rd11532, %rd11531;
	add.s64 	%rd11533, %rd11532, %rd11530;
	ld.u16 	%rs3421, [%rd11533];
	setp.ne.s16	%p684, %rs3421, 0;
	not.pred 	%p685, %p684;
	@%p685 bra 	BB46_692;
	bra.uni 	BB46_691;

BB46_691:
	add.u64 	%rd11534, %SP, 380;
	.loc	1 466 1
tmp1691:
	add.s64 	%rd11535, %rd11534, 20;
	cvt.u32.u16	%r11981, %rs1;
	cvt.u32.u16	%r11982, %rs30;
	mul.lo.s32 	%r11983, %r11981, %r11982;
	ld.u16 	%rs3422, [%SP+42];
	cvt.u32.u16	%r11984, %rs3422;
	mul.lo.s32 	%r11985, %r11984, 11;
	add.s32 	%r11986, %r11983, %r11985;
	cvt.u64.u16	%rd11536, %rs4;
	mov.u64 	%rd11537, cSegToComp;
	cvta.const.u64 	%rd11538, %rd11537;
	shl.b64 	%rd11539, %rd11536, 1;
	add.s64 	%rd11540, %rd11538, %rd11539;
	ld.u16 	%rs3423, [%rd11540];
	cvt.u32.u16	%r11987, %rs3423;
	add.s32 	%r11988, %r11986, %r11987;
	cvt.s64.s32	%rd11541, %r11988;
	shl.b64 	%rd11542, %rd11541, 2;
	add.s64 	%rd11543, %rd13, %rd11542;
	ld.f32 	%f1841, [%rd11543];
	cvt.u32.u16	%r11989, %rs1;
	cvt.u32.u16	%r11990, %rs30;
	mul.lo.s32 	%r11991, %r11989, %r11990;
	ld.u16 	%rs3424, [%SP+42];
	cvt.u32.u16	%r11992, %rs3424;
	mul.lo.s32 	%r11993, %r11992, 12;
	add.s32 	%r11994, %r11991, %r11993;
	cvt.u64.u16	%rd11544, %rs4;
	shl.b64 	%rd11545, %rd11544, 1;
	add.s64 	%rd11546, %rd11538, %rd11545;
	ld.u16 	%rs3425, [%rd11546];
	cvt.u32.u16	%r11995, %rs3425;
	add.s32 	%r11996, %r11994, %r11995;
	cvt.s64.s32	%rd11547, %r11996;
	shl.b64 	%rd11548, %rd11547, 2;
	add.s64 	%rd11549, %rd13, %rd11548;
	ld.f32 	%f1842, [%rd11549];
	cvt.u32.u16	%r11997, %rs1;
	cvt.u32.u16	%r11998, %rs30;
	mul.lo.s32 	%r11999, %r11997, %r11998;
	ld.u16 	%rs3426, [%SP+42];
	cvt.u32.u16	%r12000, %rs3426;
	mul.lo.s32 	%r12001, %r12000, 13;
	add.s32 	%r12002, %r11999, %r12001;
	cvt.u64.u16	%rd11550, %rs4;
	shl.b64 	%rd11551, %rd11550, 1;
	add.s64 	%rd11552, %rd11538, %rd11551;
	ld.u16 	%rs3427, [%rd11552];
	cvt.u32.u16	%r12003, %rs3427;
	add.s32 	%r12004, %r12002, %r12003;
	cvt.s64.s32	%rd11553, %r12004;
	shl.b64 	%rd11554, %rd11553, 2;
	add.s64 	%rd11555, %rd13, %rd11554;
	ld.f32 	%f1843, [%rd11555];
	cvt.u32.u16	%r12005, %rs1;
	cvt.u32.u16	%r12006, %rs30;
	mul.lo.s32 	%r12007, %r12005, %r12006;
	ld.u16 	%rs3428, [%SP+42];
	cvt.u32.u16	%r12008, %rs3428;
	mul.lo.s32 	%r12009, %r12008, 14;
	add.s32 	%r12010, %r12007, %r12009;
	cvt.u64.u16	%rd11556, %rs4;
	shl.b64 	%rd11557, %rd11556, 1;
	add.s64 	%rd11558, %rd11538, %rd11557;
	ld.u16 	%rs3429, [%rd11558];
	cvt.u32.u16	%r12011, %rs3429;
	add.s32 	%r12012, %r12010, %r12011;
	cvt.s64.s32	%rd11559, %r12012;
	shl.b64 	%rd11560, %rd11559, 2;
	add.s64 	%rd11561, %rd13, %rd11560;
	ld.f32 	%f1844, [%rd11561];
	cvt.u32.u16	%r12013, %rs1;
	cvt.u32.u16	%r12014, %rs30;
	mul.lo.s32 	%r12015, %r12013, %r12014;
	ld.u16 	%rs3430, [%SP+42];
	cvt.u32.u16	%r12016, %rs3430;
	mul.lo.s32 	%r12017, %r12016, 15;
	add.s32 	%r12018, %r12015, %r12017;
	cvt.u64.u16	%rd11562, %rs4;
	shl.b64 	%rd11563, %rd11562, 1;
	add.s64 	%rd11564, %rd11538, %rd11563;
	ld.u16 	%rs3431, [%rd11564];
	cvt.u32.u16	%r12019, %rs3431;
	add.s32 	%r12020, %r12018, %r12019;
	cvt.s64.s32	%rd11565, %r12020;
	shl.b64 	%rd11566, %rd11565, 2;
	add.s64 	%rd11567, %rd13, %rd11566;
	ld.f32 	%f1845, [%rd11567];
	// Callseq Start 331
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11535;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1841;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1842;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1843;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1844;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1845;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 331
tmp1692:

BB46_692:
	.loc	1 466 1
	cvt.u32.u16	%r12021, %rs4;
	ld.u16 	%rs3432, [%SP+16];
	cvt.u32.u16	%r12022, %rs3432;
	mul.lo.s32 	%r12023, %r12022, 5;
	add.s32 	%r12024, %r12021, %r12023;
	cvt.s64.s32	%rd11568, %r12024;
	shl.b64 	%rd11569, %rd11568, 1;
	mov.u64 	%rd11570, cBoolModel;
	cvta.const.u64 	%rd11571, %rd11570;
	add.s64 	%rd11572, %rd11571, %rd11569;
	ld.u16 	%rs3433, [%rd11572];
	setp.ne.s16	%p686, %rs3433, 0;
	not.pred 	%p687, %p686;
	@%p687 bra 	BB46_694;
	bra.uni 	BB46_693;

BB46_693:
	add.u64 	%rd11573, %SP, 380;
	.loc	1 466 1
tmp1693:
	add.s64 	%rd11574, %rd11573, 24;
	add.s64 	%rd11575, %rd11573, 28;
	cvt.u32.u16	%r12025, %rs1;
	cvt.u32.u16	%r12026, %rs30;
	mul.lo.s32 	%r12027, %r12025, %r12026;
	ld.u16 	%rs3434, [%SP+42];
	cvt.u32.u16	%r12028, %rs3434;
	mul.lo.s32 	%r12029, %r12028, 16;
	add.s32 	%r12030, %r12027, %r12029;
	cvt.u64.u16	%rd11576, %rs4;
	mov.u64 	%rd11577, cSegToComp;
	cvta.const.u64 	%rd11578, %rd11577;
	shl.b64 	%rd11579, %rd11576, 1;
	add.s64 	%rd11580, %rd11578, %rd11579;
	ld.u16 	%rs3435, [%rd11580];
	cvt.u32.u16	%r12031, %rs3435;
	add.s32 	%r12032, %r12030, %r12031;
	cvt.s64.s32	%rd11581, %r12032;
	shl.b64 	%rd11582, %rd11581, 2;
	add.s64 	%rd11583, %rd13, %rd11582;
	ld.f32 	%f1846, [%rd11583];
	cvt.u32.u16	%r12033, %rs1;
	cvt.u32.u16	%r12034, %rs30;
	mul.lo.s32 	%r12035, %r12033, %r12034;
	ld.u16 	%rs3436, [%SP+42];
	cvt.u32.u16	%r12036, %rs3436;
	mul.lo.s32 	%r12037, %r12036, 17;
	add.s32 	%r12038, %r12035, %r12037;
	cvt.u64.u16	%rd11584, %rs4;
	shl.b64 	%rd11585, %rd11584, 1;
	add.s64 	%rd11586, %rd11578, %rd11585;
	ld.u16 	%rs3437, [%rd11586];
	cvt.u32.u16	%r12039, %rs3437;
	add.s32 	%r12040, %r12038, %r12039;
	cvt.s64.s32	%rd11587, %r12040;
	shl.b64 	%rd11588, %rd11587, 2;
	add.s64 	%rd11589, %rd13, %rd11588;
	ld.f32 	%f1847, [%rd11589];
	cvt.u32.u16	%r12041, %rs1;
	cvt.u32.u16	%r12042, %rs30;
	mul.lo.s32 	%r12043, %r12041, %r12042;
	ld.u16 	%rs3438, [%SP+42];
	cvt.u32.u16	%r12044, %rs3438;
	mul.lo.s32 	%r12045, %r12044, 18;
	add.s32 	%r12046, %r12043, %r12045;
	cvt.u64.u16	%rd11590, %rs4;
	shl.b64 	%rd11591, %rd11590, 1;
	add.s64 	%rd11592, %rd11578, %rd11591;
	ld.u16 	%rs3439, [%rd11592];
	cvt.u32.u16	%r12047, %rs3439;
	add.s32 	%r12048, %r12046, %r12047;
	cvt.s64.s32	%rd11593, %r12048;
	shl.b64 	%rd11594, %rd11593, 2;
	add.s64 	%rd11595, %rd13, %rd11594;
	ld.f32 	%f1848, [%rd11595];
	cvt.u32.u16	%r12049, %rs1;
	cvt.u32.u16	%r12050, %rs30;
	mul.lo.s32 	%r12051, %r12049, %r12050;
	ld.u16 	%rs3440, [%SP+42];
	cvt.u32.u16	%r12052, %rs3440;
	mul.lo.s32 	%r12053, %r12052, 19;
	add.s32 	%r12054, %r12051, %r12053;
	cvt.u64.u16	%rd11596, %rs4;
	shl.b64 	%rd11597, %rd11596, 1;
	add.s64 	%rd11598, %rd11578, %rd11597;
	ld.u16 	%rs3441, [%rd11598];
	cvt.u32.u16	%r12055, %rs3441;
	add.s32 	%r12056, %r12054, %r12055;
	cvt.s64.s32	%rd11599, %r12056;
	shl.b64 	%rd11600, %rd11599, 2;
	add.s64 	%rd11601, %rd13, %rd11600;
	ld.f32 	%f1849, [%rd11601];
	cvt.u32.u16	%r12057, %rs1;
	cvt.u32.u16	%r12058, %rs30;
	mul.lo.s32 	%r12059, %r12057, %r12058;
	ld.u16 	%rs3442, [%SP+42];
	cvt.u32.u16	%r12060, %rs3442;
	mul.lo.s32 	%r12061, %r12060, 20;
	add.s32 	%r12062, %r12059, %r12061;
	cvt.u64.u16	%rd11602, %rs4;
	shl.b64 	%rd11603, %rd11602, 1;
	add.s64 	%rd11604, %rd11578, %rd11603;
	ld.u16 	%rs3443, [%rd11604];
	cvt.u32.u16	%r12063, %rs3443;
	add.s32 	%r12064, %r12062, %r12063;
	cvt.s64.s32	%rd11605, %r12064;
	shl.b64 	%rd11606, %rd11605, 2;
	add.s64 	%rd11607, %rd13, %rd11606;
	ld.f32 	%f1850, [%rd11607];
	cvt.u32.u16	%r12065, %rs1;
	cvt.u32.u16	%r12066, %rs30;
	mul.lo.s32 	%r12067, %r12065, %r12066;
	ld.u16 	%rs3444, [%SP+42];
	cvt.u32.u16	%r12068, %rs3444;
	mul.lo.s32 	%r12069, %r12068, 21;
	add.s32 	%r12070, %r12067, %r12069;
	cvt.u64.u16	%rd11608, %rs4;
	shl.b64 	%rd11609, %rd11608, 1;
	add.s64 	%rd11610, %rd11578, %rd11609;
	ld.u16 	%rs3445, [%rd11610];
	cvt.u32.u16	%r12071, %rs3445;
	add.s32 	%r12072, %r12070, %r12071;
	cvt.s64.s32	%rd11611, %r12072;
	shl.b64 	%rd11612, %rd11611, 2;
	add.s64 	%rd11613, %rd13, %rd11612;
	ld.f32 	%f1851, [%rd11613];
	cvt.u32.u16	%r12073, %rs1;
	cvt.u32.u16	%r12074, %rs30;
	mul.lo.s32 	%r12075, %r12073, %r12074;
	ld.u16 	%rs3446, [%SP+42];
	cvt.u32.u16	%r12076, %rs3446;
	mul.lo.s32 	%r12077, %r12076, 22;
	add.s32 	%r12078, %r12075, %r12077;
	cvt.u64.u16	%rd11614, %rs4;
	shl.b64 	%rd11615, %rd11614, 1;
	add.s64 	%rd11616, %rd11578, %rd11615;
	ld.u16 	%rs3447, [%rd11616];
	cvt.u32.u16	%r12079, %rs3447;
	add.s32 	%r12080, %r12078, %r12079;
	cvt.s64.s32	%rd11617, %r12080;
	shl.b64 	%rd11618, %rd11617, 2;
	add.s64 	%rd11619, %rd13, %rd11618;
	ld.f32 	%f1852, [%rd11619];
	cvt.u32.u16	%r12081, %rs1;
	cvt.u32.u16	%r12082, %rs30;
	mul.lo.s32 	%r12083, %r12081, %r12082;
	ld.u16 	%rs3448, [%SP+42];
	cvt.u32.u16	%r12084, %rs3448;
	mul.lo.s32 	%r12085, %r12084, 23;
	add.s32 	%r12086, %r12083, %r12085;
	cvt.u64.u16	%rd11620, %rs4;
	shl.b64 	%rd11621, %rd11620, 1;
	add.s64 	%rd11622, %rd11578, %rd11621;
	ld.u16 	%rs3449, [%rd11622];
	cvt.u32.u16	%r12087, %rs3449;
	add.s32 	%r12088, %r12086, %r12087;
	cvt.s64.s32	%rd11623, %r12088;
	shl.b64 	%rd11624, %rd11623, 2;
	add.s64 	%rd11625, %rd13, %rd11624;
	ld.f32 	%f1853, [%rd11625];
	cvt.u32.u16	%r12089, %rs1;
	cvt.u32.u16	%r12090, %rs30;
	mul.lo.s32 	%r12091, %r12089, %r12090;
	ld.u16 	%rs3450, [%SP+42];
	cvt.u32.u16	%r12092, %rs3450;
	mul.lo.s32 	%r12093, %r12092, 24;
	add.s32 	%r12094, %r12091, %r12093;
	cvt.u64.u16	%rd11626, %rs4;
	shl.b64 	%rd11627, %rd11626, 1;
	add.s64 	%rd11628, %rd11578, %rd11627;
	ld.u16 	%rs3451, [%rd11628];
	cvt.u32.u16	%r12095, %rs3451;
	add.s32 	%r12096, %r12094, %r12095;
	cvt.s64.s32	%rd11629, %r12096;
	shl.b64 	%rd11630, %rd11629, 2;
	add.s64 	%rd11631, %rd13, %rd11630;
	ld.f32 	%f1854, [%rd11631];
	cvt.u32.u16	%r12097, %rs1;
	cvt.u32.u16	%r12098, %rs30;
	mul.lo.s32 	%r12099, %r12097, %r12098;
	ld.u16 	%rs3452, [%SP+42];
	cvt.u32.u16	%r12100, %rs3452;
	mul.lo.s32 	%r12101, %r12100, 25;
	add.s32 	%r12102, %r12099, %r12101;
	cvt.u64.u16	%rd11632, %rs4;
	shl.b64 	%rd11633, %rd11632, 1;
	add.s64 	%rd11634, %rd11578, %rd11633;
	ld.u16 	%rs3453, [%rd11634];
	cvt.u32.u16	%r12103, %rs3453;
	add.s32 	%r12104, %r12102, %r12103;
	cvt.s64.s32	%rd11635, %r12104;
	shl.b64 	%rd11636, %rd11635, 2;
	add.s64 	%rd11637, %rd13, %rd11636;
	ld.f32 	%f1855, [%rd11637];
	cvt.u32.u16	%r12105, %rs1;
	cvt.u32.u16	%r12106, %rs30;
	mul.lo.s32 	%r12107, %r12105, %r12106;
	ld.u16 	%rs3454, [%SP+42];
	cvt.u32.u16	%r12108, %rs3454;
	mul.lo.s32 	%r12109, %r12108, 26;
	add.s32 	%r12110, %r12107, %r12109;
	cvt.u64.u16	%rd11638, %rs4;
	shl.b64 	%rd11639, %rd11638, 1;
	add.s64 	%rd11640, %rd11578, %rd11639;
	ld.u16 	%rs3455, [%rd11640];
	cvt.u32.u16	%r12111, %rs3455;
	add.s32 	%r12112, %r12110, %r12111;
	cvt.s64.s32	%rd11641, %r12112;
	shl.b64 	%rd11642, %rd11641, 2;
	add.s64 	%rd11643, %rd13, %rd11642;
	ld.f32 	%f1856, [%rd11643];
	cvt.u32.u16	%r12113, %rs1;
	cvt.u32.u16	%r12114, %rs30;
	mul.lo.s32 	%r12115, %r12113, %r12114;
	ld.u16 	%rs3456, [%SP+42];
	cvt.u32.u16	%r12116, %rs3456;
	mul.lo.s32 	%r12117, %r12116, 27;
	add.s32 	%r12118, %r12115, %r12117;
	cvt.u64.u16	%rd11644, %rs4;
	shl.b64 	%rd11645, %rd11644, 1;
	add.s64 	%rd11646, %rd11578, %rd11645;
	ld.u16 	%rs3457, [%rd11646];
	cvt.u32.u16	%r12119, %rs3457;
	add.s32 	%r12120, %r12118, %r12119;
	cvt.s64.s32	%rd11647, %r12120;
	shl.b64 	%rd11648, %rd11647, 2;
	add.s64 	%rd11649, %rd13, %rd11648;
	ld.f32 	%f1857, [%rd11649];
	// Callseq Start 332
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11574;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11575;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1846;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1847;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1848;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1849;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1850;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1851;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1852;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1853;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1854;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1855;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1856;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1857;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 332
tmp1694:

BB46_694:
	.loc	1 466 1
	cvt.u32.u16	%r12121, %rs4;
	ld.u16 	%rs3458, [%SP+16];
	cvt.u32.u16	%r12122, %rs3458;
	mul.lo.s32 	%r12123, %r12122, 6;
	add.s32 	%r12124, %r12121, %r12123;
	cvt.s64.s32	%rd11650, %r12124;
	shl.b64 	%rd11651, %rd11650, 1;
	mov.u64 	%rd11652, cBoolModel;
	cvta.const.u64 	%rd11653, %rd11652;
	add.s64 	%rd11654, %rd11653, %rd11651;
	ld.u16 	%rs3459, [%rd11654];
	setp.ne.s16	%p688, %rs3459, 0;
	not.pred 	%p689, %p688;
	@%p689 bra 	BB46_696;
	bra.uni 	BB46_695;

BB46_695:
	.loc	1 466 1
tmp1695:
	cvt.u32.u16	%r12125, %rs1;
	cvt.u32.u16	%r12126, %rs30;
	mul.lo.s32 	%r12127, %r12125, %r12126;
	ld.u16 	%rs3460, [%SP+42];
	cvt.u32.u16	%r12128, %rs3460;
	mul.lo.s32 	%r12129, %r12128, 28;
	add.s32 	%r12130, %r12127, %r12129;
	cvt.u64.u16	%rd11655, %rs4;
	mov.u64 	%rd11656, cSegToComp;
	cvta.const.u64 	%rd11657, %rd11656;
	shl.b64 	%rd11658, %rd11655, 1;
	add.s64 	%rd11659, %rd11657, %rd11658;
	ld.u16 	%rs3461, [%rd11659];
	cvt.u32.u16	%r12131, %rs3461;
	add.s32 	%r12132, %r12130, %r12131;
	cvt.s64.s32	%rd11660, %r12132;
	shl.b64 	%rd11661, %rd11660, 2;
	add.s64 	%rd11662, %rd13, %rd11661;
	ld.f32 	%f1858, [%rd11662];
	cvt.u32.u16	%r12133, %rs1;
	cvt.u32.u16	%r12134, %rs30;
	mul.lo.s32 	%r12135, %r12133, %r12134;
	ld.u16 	%rs3462, [%SP+42];
	cvt.u32.u16	%r12136, %rs3462;
	mul.lo.s32 	%r12137, %r12136, 29;
	add.s32 	%r12138, %r12135, %r12137;
	cvt.u64.u16	%rd11663, %rs4;
	shl.b64 	%rd11664, %rd11663, 1;
	add.s64 	%rd11665, %rd11657, %rd11664;
	ld.u16 	%rs3463, [%rd11665];
	cvt.u32.u16	%r12139, %rs3463;
	add.s32 	%r12140, %r12138, %r12139;
	cvt.s64.s32	%rd11666, %r12140;
	shl.b64 	%rd11667, %rd11666, 2;
	add.s64 	%rd11668, %rd13, %rd11667;
	ld.f32 	%f1859, [%rd11668];
	// Callseq Start 333
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2196;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1858;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1859;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 333
tmp1696:

BB46_696:
	.loc	1 466 1
	cvt.u32.u16	%r12141, %rs5;
	ld.u16 	%rs3464, [%SP+16];
	cvt.u32.u16	%r12142, %rs3464;
	mul.lo.s32 	%r12143, %r12142, 0;
	add.s32 	%r12144, %r12141, %r12143;
	cvt.s64.s32	%rd11669, %r12144;
	shl.b64 	%rd11670, %rd11669, 1;
	mov.u64 	%rd11671, cBoolModel;
	cvta.const.u64 	%rd11672, %rd11671;
	add.s64 	%rd11673, %rd11672, %rd11670;
	ld.u16 	%rs3465, [%rd11673];
	setp.ne.s16	%p690, %rs3465, 0;
	not.pred 	%p691, %p690;
	@%p691 bra 	BB46_698;
	bra.uni 	BB46_697;

BB46_697:
	add.u64 	%rd11674, %SP, 420;
	.loc	1 466 1
tmp1697:
	add.s64 	%rd11675, %rd11674, 4;
	cvt.u32.u16	%r12145, %rs1;
	cvt.u32.u16	%r12146, %rs30;
	mul.lo.s32 	%r12147, %r12145, %r12146;
	ld.u16 	%rs3466, [%SP+42];
	cvt.u32.u16	%r12148, %rs3466;
	mul.lo.s32 	%r12149, %r12148, 0;
	add.s32 	%r12150, %r12147, %r12149;
	cvt.u64.u16	%rd11676, %rs5;
	mov.u64 	%rd11677, cSegToComp;
	cvta.const.u64 	%rd11678, %rd11677;
	shl.b64 	%rd11679, %rd11676, 1;
	add.s64 	%rd11680, %rd11678, %rd11679;
	ld.u16 	%rs3467, [%rd11680];
	cvt.u32.u16	%r12151, %rs3467;
	add.s32 	%r12152, %r12150, %r12151;
	cvt.s64.s32	%rd11681, %r12152;
	shl.b64 	%rd11682, %rd11681, 2;
	add.s64 	%rd11683, %rd13, %rd11682;
	ld.f32 	%f1860, [%rd11683];
	cvt.u32.u16	%r12153, %rs1;
	cvt.u32.u16	%r12154, %rs30;
	mul.lo.s32 	%r12155, %r12153, %r12154;
	ld.u16 	%rs3468, [%SP+42];
	cvt.u32.u16	%r12156, %rs3468;
	mul.lo.s32 	%r12157, %r12156, 1;
	add.s32 	%r12158, %r12155, %r12157;
	cvt.u64.u16	%rd11684, %rs5;
	shl.b64 	%rd11685, %rd11684, 1;
	add.s64 	%rd11686, %rd11678, %rd11685;
	ld.u16 	%rs3469, [%rd11686];
	cvt.u32.u16	%r12159, %rs3469;
	add.s32 	%r12160, %r12158, %r12159;
	cvt.s64.s32	%rd11687, %r12160;
	shl.b64 	%rd11688, %rd11687, 2;
	add.s64 	%rd11689, %rd13, %rd11688;
	ld.f32 	%f1861, [%rd11689];
	ld.f32 	%f1862, [%SP+452];
	add.s64 	%rd11690, %rd11674, 36;
	// Callseq Start 334
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11674;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11675;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1860;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1861;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1862;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11690;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 334
tmp1698:

BB46_698:
	.loc	1 466 1
	cvt.u32.u16	%r12161, %rs5;
	ld.u16 	%rs3470, [%SP+16];
	cvt.u32.u16	%r12162, %rs3470;
	mul.lo.s32 	%r12163, %r12162, 1;
	add.s32 	%r12164, %r12161, %r12163;
	cvt.s64.s32	%rd11691, %r12164;
	shl.b64 	%rd11692, %rd11691, 1;
	mov.u64 	%rd11693, cBoolModel;
	cvta.const.u64 	%rd11694, %rd11693;
	add.s64 	%rd11695, %rd11694, %rd11692;
	ld.u16 	%rs3471, [%rd11695];
	setp.ne.s16	%p692, %rs3471, 0;
	not.pred 	%p693, %p692;
	@%p693 bra 	BB46_700;
	bra.uni 	BB46_699;

BB46_699:
	add.u64 	%rd11696, %SP, 420;
	.loc	1 466 1
tmp1699:
	add.s64 	%rd11697, %rd11696, 8;
	ld.f32 	%f1863, [%SP+456];
	add.s64 	%rd11698, %rd11696, 32;
	// Callseq Start 335
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11697;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1863;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11698;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 335
tmp1700:

BB46_700:
	.loc	1 466 1
	cvt.u32.u16	%r12165, %rs5;
	ld.u16 	%rs3472, [%SP+16];
	cvt.u32.u16	%r12166, %rs3472;
	mul.lo.s32 	%r12167, %r12166, 2;
	add.s32 	%r12168, %r12165, %r12167;
	cvt.s64.s32	%rd11699, %r12168;
	shl.b64 	%rd11700, %rd11699, 1;
	mov.u64 	%rd11701, cBoolModel;
	cvta.const.u64 	%rd11702, %rd11701;
	add.s64 	%rd11703, %rd11702, %rd11700;
	ld.u16 	%rs3473, [%rd11703];
	setp.ne.s16	%p694, %rs3473, 0;
	not.pred 	%p695, %p694;
	@%p695 bra 	BB46_702;
	bra.uni 	BB46_701;

BB46_701:
	add.u64 	%rd11704, %SP, 420;
	.loc	1 466 1
tmp1701:
	add.s64 	%rd11705, %rd11704, 12;
	cvt.u32.u16	%r12169, %rs1;
	cvt.u32.u16	%r12170, %rs30;
	mul.lo.s32 	%r12171, %r12169, %r12170;
	ld.u16 	%rs3474, [%SP+42];
	cvt.u32.u16	%r12172, %rs3474;
	mul.lo.s32 	%r12173, %r12172, 2;
	add.s32 	%r12174, %r12171, %r12173;
	cvt.u64.u16	%rd11706, %rs5;
	mov.u64 	%rd11707, cSegToComp;
	cvta.const.u64 	%rd11708, %rd11707;
	shl.b64 	%rd11709, %rd11706, 1;
	add.s64 	%rd11710, %rd11708, %rd11709;
	ld.u16 	%rs3475, [%rd11710];
	cvt.u32.u16	%r12175, %rs3475;
	add.s32 	%r12176, %r12174, %r12175;
	cvt.s64.s32	%rd11711, %r12176;
	shl.b64 	%rd11712, %rd11711, 2;
	add.s64 	%rd11713, %rd13, %rd11712;
	ld.f32 	%f1864, [%rd11713];
	cvt.u32.u16	%r12177, %rs1;
	cvt.u32.u16	%r12178, %rs30;
	mul.lo.s32 	%r12179, %r12177, %r12178;
	ld.u16 	%rs3476, [%SP+42];
	cvt.u32.u16	%r12180, %rs3476;
	mul.lo.s32 	%r12181, %r12180, 3;
	add.s32 	%r12182, %r12179, %r12181;
	cvt.u64.u16	%rd11714, %rs5;
	shl.b64 	%rd11715, %rd11714, 1;
	add.s64 	%rd11716, %rd11708, %rd11715;
	ld.u16 	%rs3477, [%rd11716];
	cvt.u32.u16	%r12183, %rs3477;
	add.s32 	%r12184, %r12182, %r12183;
	cvt.s64.s32	%rd11717, %r12184;
	shl.b64 	%rd11718, %rd11717, 2;
	add.s64 	%rd11719, %rd13, %rd11718;
	ld.f32 	%f1865, [%rd11719];
	cvt.u32.u16	%r12185, %rs1;
	cvt.u32.u16	%r12186, %rs30;
	mul.lo.s32 	%r12187, %r12185, %r12186;
	ld.u16 	%rs3478, [%SP+42];
	cvt.u32.u16	%r12188, %rs3478;
	mul.lo.s32 	%r12189, %r12188, 4;
	add.s32 	%r12190, %r12187, %r12189;
	cvt.u64.u16	%rd11720, %rs5;
	shl.b64 	%rd11721, %rd11720, 1;
	add.s64 	%rd11722, %rd11708, %rd11721;
	ld.u16 	%rs3479, [%rd11722];
	cvt.u32.u16	%r12191, %rs3479;
	add.s32 	%r12192, %r12190, %r12191;
	cvt.s64.s32	%rd11723, %r12192;
	shl.b64 	%rd11724, %rd11723, 2;
	add.s64 	%rd11725, %rd13, %rd11724;
	ld.f32 	%f1866, [%rd11725];
	cvt.u32.u16	%r12193, %rs1;
	cvt.u32.u16	%r12194, %rs30;
	mul.lo.s32 	%r12195, %r12193, %r12194;
	ld.u16 	%rs3480, [%SP+42];
	cvt.u32.u16	%r12196, %rs3480;
	mul.lo.s32 	%r12197, %r12196, 5;
	add.s32 	%r12198, %r12195, %r12197;
	cvt.u64.u16	%rd11726, %rs5;
	shl.b64 	%rd11727, %rd11726, 1;
	add.s64 	%rd11728, %rd11708, %rd11727;
	ld.u16 	%rs3481, [%rd11728];
	cvt.u32.u16	%r12199, %rs3481;
	add.s32 	%r12200, %r12198, %r12199;
	cvt.s64.s32	%rd11729, %r12200;
	shl.b64 	%rd11730, %rd11729, 2;
	add.s64 	%rd11731, %rd13, %rd11730;
	ld.f32 	%f1867, [%rd11731];
	ld.f32 	%f1868, [%SP+452];
	// Callseq Start 336
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11705;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1864;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1865;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1866;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1867;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1868;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 336
tmp1702:

BB46_702:
	.loc	1 466 1
	cvt.u32.u16	%r12201, %rs5;
	ld.u16 	%rs3482, [%SP+16];
	cvt.u32.u16	%r12202, %rs3482;
	mul.lo.s32 	%r12203, %r12202, 3;
	add.s32 	%r12204, %r12201, %r12203;
	cvt.s64.s32	%rd11732, %r12204;
	shl.b64 	%rd11733, %rd11732, 1;
	mov.u64 	%rd11734, cBoolModel;
	cvta.const.u64 	%rd11735, %rd11734;
	add.s64 	%rd11736, %rd11735, %rd11733;
	ld.u16 	%rs3483, [%rd11736];
	setp.ne.s16	%p696, %rs3483, 0;
	not.pred 	%p697, %p696;
	@%p697 bra 	BB46_704;
	bra.uni 	BB46_703;

BB46_703:
	add.u64 	%rd11737, %SP, 420;
	.loc	1 466 1
tmp1703:
	add.s64 	%rd11738, %rd11737, 16;
	cvt.u32.u16	%r12205, %rs1;
	cvt.u32.u16	%r12206, %rs30;
	mul.lo.s32 	%r12207, %r12205, %r12206;
	ld.u16 	%rs3484, [%SP+42];
	cvt.u32.u16	%r12208, %rs3484;
	mul.lo.s32 	%r12209, %r12208, 6;
	add.s32 	%r12210, %r12207, %r12209;
	cvt.u64.u16	%rd11739, %rs5;
	mov.u64 	%rd11740, cSegToComp;
	cvta.const.u64 	%rd11741, %rd11740;
	shl.b64 	%rd11742, %rd11739, 1;
	add.s64 	%rd11743, %rd11741, %rd11742;
	ld.u16 	%rs3485, [%rd11743];
	cvt.u32.u16	%r12211, %rs3485;
	add.s32 	%r12212, %r12210, %r12211;
	cvt.s64.s32	%rd11744, %r12212;
	shl.b64 	%rd11745, %rd11744, 2;
	add.s64 	%rd11746, %rd13, %rd11745;
	ld.f32 	%f1869, [%rd11746];
	cvt.u32.u16	%r12213, %rs1;
	cvt.u32.u16	%r12214, %rs30;
	mul.lo.s32 	%r12215, %r12213, %r12214;
	ld.u16 	%rs3486, [%SP+42];
	cvt.u32.u16	%r12216, %rs3486;
	mul.lo.s32 	%r12217, %r12216, 7;
	add.s32 	%r12218, %r12215, %r12217;
	cvt.u64.u16	%rd11747, %rs5;
	shl.b64 	%rd11748, %rd11747, 1;
	add.s64 	%rd11749, %rd11741, %rd11748;
	ld.u16 	%rs3487, [%rd11749];
	cvt.u32.u16	%r12219, %rs3487;
	add.s32 	%r12220, %r12218, %r12219;
	cvt.s64.s32	%rd11750, %r12220;
	shl.b64 	%rd11751, %rd11750, 2;
	add.s64 	%rd11752, %rd13, %rd11751;
	ld.f32 	%f1870, [%rd11752];
	cvt.u32.u16	%r12221, %rs1;
	cvt.u32.u16	%r12222, %rs30;
	mul.lo.s32 	%r12223, %r12221, %r12222;
	ld.u16 	%rs3488, [%SP+42];
	cvt.u32.u16	%r12224, %rs3488;
	mul.lo.s32 	%r12225, %r12224, 8;
	add.s32 	%r12226, %r12223, %r12225;
	cvt.u64.u16	%rd11753, %rs5;
	shl.b64 	%rd11754, %rd11753, 1;
	add.s64 	%rd11755, %rd11741, %rd11754;
	ld.u16 	%rs3489, [%rd11755];
	cvt.u32.u16	%r12227, %rs3489;
	add.s32 	%r12228, %r12226, %r12227;
	cvt.s64.s32	%rd11756, %r12228;
	shl.b64 	%rd11757, %rd11756, 2;
	add.s64 	%rd11758, %rd13, %rd11757;
	ld.f32 	%f1871, [%rd11758];
	cvt.u32.u16	%r12229, %rs1;
	cvt.u32.u16	%r12230, %rs30;
	mul.lo.s32 	%r12231, %r12229, %r12230;
	ld.u16 	%rs3490, [%SP+42];
	cvt.u32.u16	%r12232, %rs3490;
	mul.lo.s32 	%r12233, %r12232, 9;
	add.s32 	%r12234, %r12231, %r12233;
	cvt.u64.u16	%rd11759, %rs5;
	shl.b64 	%rd11760, %rd11759, 1;
	add.s64 	%rd11761, %rd11741, %rd11760;
	ld.u16 	%rs3491, [%rd11761];
	cvt.u32.u16	%r12235, %rs3491;
	add.s32 	%r12236, %r12234, %r12235;
	cvt.s64.s32	%rd11762, %r12236;
	shl.b64 	%rd11763, %rd11762, 2;
	add.s64 	%rd11764, %rd13, %rd11763;
	ld.f32 	%f1872, [%rd11764];
	cvt.u32.u16	%r12237, %rs1;
	cvt.u32.u16	%r12238, %rs30;
	mul.lo.s32 	%r12239, %r12237, %r12238;
	ld.u16 	%rs3492, [%SP+42];
	cvt.u32.u16	%r12240, %rs3492;
	mul.lo.s32 	%r12241, %r12240, 10;
	add.s32 	%r12242, %r12239, %r12241;
	cvt.u64.u16	%rd11765, %rs5;
	shl.b64 	%rd11766, %rd11765, 1;
	add.s64 	%rd11767, %rd11741, %rd11766;
	ld.u16 	%rs3493, [%rd11767];
	cvt.u32.u16	%r12243, %rs3493;
	add.s32 	%r12244, %r12242, %r12243;
	cvt.s64.s32	%rd11768, %r12244;
	shl.b64 	%rd11769, %rd11768, 2;
	add.s64 	%rd11770, %rd13, %rd11769;
	ld.f32 	%f1873, [%rd11770];
	// Callseq Start 337
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11738;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1869;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1870;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1871;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1872;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1873;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 337
tmp1704:

BB46_704:
	.loc	1 466 1
	cvt.u32.u16	%r12245, %rs5;
	ld.u16 	%rs3494, [%SP+16];
	cvt.u32.u16	%r12246, %rs3494;
	mul.lo.s32 	%r12247, %r12246, 4;
	add.s32 	%r12248, %r12245, %r12247;
	cvt.s64.s32	%rd11771, %r12248;
	shl.b64 	%rd11772, %rd11771, 1;
	mov.u64 	%rd11773, cBoolModel;
	cvta.const.u64 	%rd11774, %rd11773;
	add.s64 	%rd11775, %rd11774, %rd11772;
	ld.u16 	%rs3495, [%rd11775];
	setp.ne.s16	%p698, %rs3495, 0;
	not.pred 	%p699, %p698;
	@%p699 bra 	BB46_706;
	bra.uni 	BB46_705;

BB46_705:
	add.u64 	%rd11776, %SP, 420;
	.loc	1 466 1
tmp1705:
	add.s64 	%rd11777, %rd11776, 20;
	cvt.u32.u16	%r12249, %rs1;
	cvt.u32.u16	%r12250, %rs30;
	mul.lo.s32 	%r12251, %r12249, %r12250;
	ld.u16 	%rs3496, [%SP+42];
	cvt.u32.u16	%r12252, %rs3496;
	mul.lo.s32 	%r12253, %r12252, 11;
	add.s32 	%r12254, %r12251, %r12253;
	cvt.u64.u16	%rd11778, %rs5;
	mov.u64 	%rd11779, cSegToComp;
	cvta.const.u64 	%rd11780, %rd11779;
	shl.b64 	%rd11781, %rd11778, 1;
	add.s64 	%rd11782, %rd11780, %rd11781;
	ld.u16 	%rs3497, [%rd11782];
	cvt.u32.u16	%r12255, %rs3497;
	add.s32 	%r12256, %r12254, %r12255;
	cvt.s64.s32	%rd11783, %r12256;
	shl.b64 	%rd11784, %rd11783, 2;
	add.s64 	%rd11785, %rd13, %rd11784;
	ld.f32 	%f1874, [%rd11785];
	cvt.u32.u16	%r12257, %rs1;
	cvt.u32.u16	%r12258, %rs30;
	mul.lo.s32 	%r12259, %r12257, %r12258;
	ld.u16 	%rs3498, [%SP+42];
	cvt.u32.u16	%r12260, %rs3498;
	mul.lo.s32 	%r12261, %r12260, 12;
	add.s32 	%r12262, %r12259, %r12261;
	cvt.u64.u16	%rd11786, %rs5;
	shl.b64 	%rd11787, %rd11786, 1;
	add.s64 	%rd11788, %rd11780, %rd11787;
	ld.u16 	%rs3499, [%rd11788];
	cvt.u32.u16	%r12263, %rs3499;
	add.s32 	%r12264, %r12262, %r12263;
	cvt.s64.s32	%rd11789, %r12264;
	shl.b64 	%rd11790, %rd11789, 2;
	add.s64 	%rd11791, %rd13, %rd11790;
	ld.f32 	%f1875, [%rd11791];
	cvt.u32.u16	%r12265, %rs1;
	cvt.u32.u16	%r12266, %rs30;
	mul.lo.s32 	%r12267, %r12265, %r12266;
	ld.u16 	%rs3500, [%SP+42];
	cvt.u32.u16	%r12268, %rs3500;
	mul.lo.s32 	%r12269, %r12268, 13;
	add.s32 	%r12270, %r12267, %r12269;
	cvt.u64.u16	%rd11792, %rs5;
	shl.b64 	%rd11793, %rd11792, 1;
	add.s64 	%rd11794, %rd11780, %rd11793;
	ld.u16 	%rs3501, [%rd11794];
	cvt.u32.u16	%r12271, %rs3501;
	add.s32 	%r12272, %r12270, %r12271;
	cvt.s64.s32	%rd11795, %r12272;
	shl.b64 	%rd11796, %rd11795, 2;
	add.s64 	%rd11797, %rd13, %rd11796;
	ld.f32 	%f1876, [%rd11797];
	cvt.u32.u16	%r12273, %rs1;
	cvt.u32.u16	%r12274, %rs30;
	mul.lo.s32 	%r12275, %r12273, %r12274;
	ld.u16 	%rs3502, [%SP+42];
	cvt.u32.u16	%r12276, %rs3502;
	mul.lo.s32 	%r12277, %r12276, 14;
	add.s32 	%r12278, %r12275, %r12277;
	cvt.u64.u16	%rd11798, %rs5;
	shl.b64 	%rd11799, %rd11798, 1;
	add.s64 	%rd11800, %rd11780, %rd11799;
	ld.u16 	%rs3503, [%rd11800];
	cvt.u32.u16	%r12279, %rs3503;
	add.s32 	%r12280, %r12278, %r12279;
	cvt.s64.s32	%rd11801, %r12280;
	shl.b64 	%rd11802, %rd11801, 2;
	add.s64 	%rd11803, %rd13, %rd11802;
	ld.f32 	%f1877, [%rd11803];
	cvt.u32.u16	%r12281, %rs1;
	cvt.u32.u16	%r12282, %rs30;
	mul.lo.s32 	%r12283, %r12281, %r12282;
	ld.u16 	%rs3504, [%SP+42];
	cvt.u32.u16	%r12284, %rs3504;
	mul.lo.s32 	%r12285, %r12284, 15;
	add.s32 	%r12286, %r12283, %r12285;
	cvt.u64.u16	%rd11804, %rs5;
	shl.b64 	%rd11805, %rd11804, 1;
	add.s64 	%rd11806, %rd11780, %rd11805;
	ld.u16 	%rs3505, [%rd11806];
	cvt.u32.u16	%r12287, %rs3505;
	add.s32 	%r12288, %r12286, %r12287;
	cvt.s64.s32	%rd11807, %r12288;
	shl.b64 	%rd11808, %rd11807, 2;
	add.s64 	%rd11809, %rd13, %rd11808;
	ld.f32 	%f1878, [%rd11809];
	// Callseq Start 338
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11777;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1874;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1875;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1876;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1877;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1878;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 338
tmp1706:

BB46_706:
	.loc	1 466 1
	cvt.u32.u16	%r12289, %rs5;
	ld.u16 	%rs3506, [%SP+16];
	cvt.u32.u16	%r12290, %rs3506;
	mul.lo.s32 	%r12291, %r12290, 5;
	add.s32 	%r12292, %r12289, %r12291;
	cvt.s64.s32	%rd11810, %r12292;
	shl.b64 	%rd11811, %rd11810, 1;
	mov.u64 	%rd11812, cBoolModel;
	cvta.const.u64 	%rd11813, %rd11812;
	add.s64 	%rd11814, %rd11813, %rd11811;
	ld.u16 	%rs3507, [%rd11814];
	setp.ne.s16	%p700, %rs3507, 0;
	not.pred 	%p701, %p700;
	@%p701 bra 	BB46_708;
	bra.uni 	BB46_707;

BB46_707:
	add.u64 	%rd11815, %SP, 420;
	.loc	1 466 1
tmp1707:
	add.s64 	%rd11816, %rd11815, 24;
	add.s64 	%rd11817, %rd11815, 28;
	cvt.u32.u16	%r12293, %rs1;
	cvt.u32.u16	%r12294, %rs30;
	mul.lo.s32 	%r12295, %r12293, %r12294;
	ld.u16 	%rs3508, [%SP+42];
	cvt.u32.u16	%r12296, %rs3508;
	mul.lo.s32 	%r12297, %r12296, 16;
	add.s32 	%r12298, %r12295, %r12297;
	cvt.u64.u16	%rd11818, %rs5;
	mov.u64 	%rd11819, cSegToComp;
	cvta.const.u64 	%rd11820, %rd11819;
	shl.b64 	%rd11821, %rd11818, 1;
	add.s64 	%rd11822, %rd11820, %rd11821;
	ld.u16 	%rs3509, [%rd11822];
	cvt.u32.u16	%r12299, %rs3509;
	add.s32 	%r12300, %r12298, %r12299;
	cvt.s64.s32	%rd11823, %r12300;
	shl.b64 	%rd11824, %rd11823, 2;
	add.s64 	%rd11825, %rd13, %rd11824;
	ld.f32 	%f1879, [%rd11825];
	cvt.u32.u16	%r12301, %rs1;
	cvt.u32.u16	%r12302, %rs30;
	mul.lo.s32 	%r12303, %r12301, %r12302;
	ld.u16 	%rs3510, [%SP+42];
	cvt.u32.u16	%r12304, %rs3510;
	mul.lo.s32 	%r12305, %r12304, 17;
	add.s32 	%r12306, %r12303, %r12305;
	cvt.u64.u16	%rd11826, %rs5;
	shl.b64 	%rd11827, %rd11826, 1;
	add.s64 	%rd11828, %rd11820, %rd11827;
	ld.u16 	%rs3511, [%rd11828];
	cvt.u32.u16	%r12307, %rs3511;
	add.s32 	%r12308, %r12306, %r12307;
	cvt.s64.s32	%rd11829, %r12308;
	shl.b64 	%rd11830, %rd11829, 2;
	add.s64 	%rd11831, %rd13, %rd11830;
	ld.f32 	%f1880, [%rd11831];
	cvt.u32.u16	%r12309, %rs1;
	cvt.u32.u16	%r12310, %rs30;
	mul.lo.s32 	%r12311, %r12309, %r12310;
	ld.u16 	%rs3512, [%SP+42];
	cvt.u32.u16	%r12312, %rs3512;
	mul.lo.s32 	%r12313, %r12312, 18;
	add.s32 	%r12314, %r12311, %r12313;
	cvt.u64.u16	%rd11832, %rs5;
	shl.b64 	%rd11833, %rd11832, 1;
	add.s64 	%rd11834, %rd11820, %rd11833;
	ld.u16 	%rs3513, [%rd11834];
	cvt.u32.u16	%r12315, %rs3513;
	add.s32 	%r12316, %r12314, %r12315;
	cvt.s64.s32	%rd11835, %r12316;
	shl.b64 	%rd11836, %rd11835, 2;
	add.s64 	%rd11837, %rd13, %rd11836;
	ld.f32 	%f1881, [%rd11837];
	cvt.u32.u16	%r12317, %rs1;
	cvt.u32.u16	%r12318, %rs30;
	mul.lo.s32 	%r12319, %r12317, %r12318;
	ld.u16 	%rs3514, [%SP+42];
	cvt.u32.u16	%r12320, %rs3514;
	mul.lo.s32 	%r12321, %r12320, 19;
	add.s32 	%r12322, %r12319, %r12321;
	cvt.u64.u16	%rd11838, %rs5;
	shl.b64 	%rd11839, %rd11838, 1;
	add.s64 	%rd11840, %rd11820, %rd11839;
	ld.u16 	%rs3515, [%rd11840];
	cvt.u32.u16	%r12323, %rs3515;
	add.s32 	%r12324, %r12322, %r12323;
	cvt.s64.s32	%rd11841, %r12324;
	shl.b64 	%rd11842, %rd11841, 2;
	add.s64 	%rd11843, %rd13, %rd11842;
	ld.f32 	%f1882, [%rd11843];
	cvt.u32.u16	%r12325, %rs1;
	cvt.u32.u16	%r12326, %rs30;
	mul.lo.s32 	%r12327, %r12325, %r12326;
	ld.u16 	%rs3516, [%SP+42];
	cvt.u32.u16	%r12328, %rs3516;
	mul.lo.s32 	%r12329, %r12328, 20;
	add.s32 	%r12330, %r12327, %r12329;
	cvt.u64.u16	%rd11844, %rs5;
	shl.b64 	%rd11845, %rd11844, 1;
	add.s64 	%rd11846, %rd11820, %rd11845;
	ld.u16 	%rs3517, [%rd11846];
	cvt.u32.u16	%r12331, %rs3517;
	add.s32 	%r12332, %r12330, %r12331;
	cvt.s64.s32	%rd11847, %r12332;
	shl.b64 	%rd11848, %rd11847, 2;
	add.s64 	%rd11849, %rd13, %rd11848;
	ld.f32 	%f1883, [%rd11849];
	cvt.u32.u16	%r12333, %rs1;
	cvt.u32.u16	%r12334, %rs30;
	mul.lo.s32 	%r12335, %r12333, %r12334;
	ld.u16 	%rs3518, [%SP+42];
	cvt.u32.u16	%r12336, %rs3518;
	mul.lo.s32 	%r12337, %r12336, 21;
	add.s32 	%r12338, %r12335, %r12337;
	cvt.u64.u16	%rd11850, %rs5;
	shl.b64 	%rd11851, %rd11850, 1;
	add.s64 	%rd11852, %rd11820, %rd11851;
	ld.u16 	%rs3519, [%rd11852];
	cvt.u32.u16	%r12339, %rs3519;
	add.s32 	%r12340, %r12338, %r12339;
	cvt.s64.s32	%rd11853, %r12340;
	shl.b64 	%rd11854, %rd11853, 2;
	add.s64 	%rd11855, %rd13, %rd11854;
	ld.f32 	%f1884, [%rd11855];
	cvt.u32.u16	%r12341, %rs1;
	cvt.u32.u16	%r12342, %rs30;
	mul.lo.s32 	%r12343, %r12341, %r12342;
	ld.u16 	%rs3520, [%SP+42];
	cvt.u32.u16	%r12344, %rs3520;
	mul.lo.s32 	%r12345, %r12344, 22;
	add.s32 	%r12346, %r12343, %r12345;
	cvt.u64.u16	%rd11856, %rs5;
	shl.b64 	%rd11857, %rd11856, 1;
	add.s64 	%rd11858, %rd11820, %rd11857;
	ld.u16 	%rs3521, [%rd11858];
	cvt.u32.u16	%r12347, %rs3521;
	add.s32 	%r12348, %r12346, %r12347;
	cvt.s64.s32	%rd11859, %r12348;
	shl.b64 	%rd11860, %rd11859, 2;
	add.s64 	%rd11861, %rd13, %rd11860;
	ld.f32 	%f1885, [%rd11861];
	cvt.u32.u16	%r12349, %rs1;
	cvt.u32.u16	%r12350, %rs30;
	mul.lo.s32 	%r12351, %r12349, %r12350;
	ld.u16 	%rs3522, [%SP+42];
	cvt.u32.u16	%r12352, %rs3522;
	mul.lo.s32 	%r12353, %r12352, 23;
	add.s32 	%r12354, %r12351, %r12353;
	cvt.u64.u16	%rd11862, %rs5;
	shl.b64 	%rd11863, %rd11862, 1;
	add.s64 	%rd11864, %rd11820, %rd11863;
	ld.u16 	%rs3523, [%rd11864];
	cvt.u32.u16	%r12355, %rs3523;
	add.s32 	%r12356, %r12354, %r12355;
	cvt.s64.s32	%rd11865, %r12356;
	shl.b64 	%rd11866, %rd11865, 2;
	add.s64 	%rd11867, %rd13, %rd11866;
	ld.f32 	%f1886, [%rd11867];
	cvt.u32.u16	%r12357, %rs1;
	cvt.u32.u16	%r12358, %rs30;
	mul.lo.s32 	%r12359, %r12357, %r12358;
	ld.u16 	%rs3524, [%SP+42];
	cvt.u32.u16	%r12360, %rs3524;
	mul.lo.s32 	%r12361, %r12360, 24;
	add.s32 	%r12362, %r12359, %r12361;
	cvt.u64.u16	%rd11868, %rs5;
	shl.b64 	%rd11869, %rd11868, 1;
	add.s64 	%rd11870, %rd11820, %rd11869;
	ld.u16 	%rs3525, [%rd11870];
	cvt.u32.u16	%r12363, %rs3525;
	add.s32 	%r12364, %r12362, %r12363;
	cvt.s64.s32	%rd11871, %r12364;
	shl.b64 	%rd11872, %rd11871, 2;
	add.s64 	%rd11873, %rd13, %rd11872;
	ld.f32 	%f1887, [%rd11873];
	cvt.u32.u16	%r12365, %rs1;
	cvt.u32.u16	%r12366, %rs30;
	mul.lo.s32 	%r12367, %r12365, %r12366;
	ld.u16 	%rs3526, [%SP+42];
	cvt.u32.u16	%r12368, %rs3526;
	mul.lo.s32 	%r12369, %r12368, 25;
	add.s32 	%r12370, %r12367, %r12369;
	cvt.u64.u16	%rd11874, %rs5;
	shl.b64 	%rd11875, %rd11874, 1;
	add.s64 	%rd11876, %rd11820, %rd11875;
	ld.u16 	%rs3527, [%rd11876];
	cvt.u32.u16	%r12371, %rs3527;
	add.s32 	%r12372, %r12370, %r12371;
	cvt.s64.s32	%rd11877, %r12372;
	shl.b64 	%rd11878, %rd11877, 2;
	add.s64 	%rd11879, %rd13, %rd11878;
	ld.f32 	%f1888, [%rd11879];
	cvt.u32.u16	%r12373, %rs1;
	cvt.u32.u16	%r12374, %rs30;
	mul.lo.s32 	%r12375, %r12373, %r12374;
	ld.u16 	%rs3528, [%SP+42];
	cvt.u32.u16	%r12376, %rs3528;
	mul.lo.s32 	%r12377, %r12376, 26;
	add.s32 	%r12378, %r12375, %r12377;
	cvt.u64.u16	%rd11880, %rs5;
	shl.b64 	%rd11881, %rd11880, 1;
	add.s64 	%rd11882, %rd11820, %rd11881;
	ld.u16 	%rs3529, [%rd11882];
	cvt.u32.u16	%r12379, %rs3529;
	add.s32 	%r12380, %r12378, %r12379;
	cvt.s64.s32	%rd11883, %r12380;
	shl.b64 	%rd11884, %rd11883, 2;
	add.s64 	%rd11885, %rd13, %rd11884;
	ld.f32 	%f1889, [%rd11885];
	cvt.u32.u16	%r12381, %rs1;
	cvt.u32.u16	%r12382, %rs30;
	mul.lo.s32 	%r12383, %r12381, %r12382;
	ld.u16 	%rs3530, [%SP+42];
	cvt.u32.u16	%r12384, %rs3530;
	mul.lo.s32 	%r12385, %r12384, 27;
	add.s32 	%r12386, %r12383, %r12385;
	cvt.u64.u16	%rd11886, %rs5;
	shl.b64 	%rd11887, %rd11886, 1;
	add.s64 	%rd11888, %rd11820, %rd11887;
	ld.u16 	%rs3531, [%rd11888];
	cvt.u32.u16	%r12387, %rs3531;
	add.s32 	%r12388, %r12386, %r12387;
	cvt.s64.s32	%rd11889, %r12388;
	shl.b64 	%rd11890, %rd11889, 2;
	add.s64 	%rd11891, %rd13, %rd11890;
	ld.f32 	%f1890, [%rd11891];
	// Callseq Start 339
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11816;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11817;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1879;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1880;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1881;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1882;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1883;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1884;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1885;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1886;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1887;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1888;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1889;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1890;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 339
tmp1708:

BB46_708:
	.loc	1 466 1
	cvt.u32.u16	%r12389, %rs5;
	ld.u16 	%rs3532, [%SP+16];
	cvt.u32.u16	%r12390, %rs3532;
	mul.lo.s32 	%r12391, %r12390, 6;
	add.s32 	%r12392, %r12389, %r12391;
	cvt.s64.s32	%rd11892, %r12392;
	shl.b64 	%rd11893, %rd11892, 1;
	mov.u64 	%rd11894, cBoolModel;
	cvta.const.u64 	%rd11895, %rd11894;
	add.s64 	%rd11896, %rd11895, %rd11893;
	ld.u16 	%rs3533, [%rd11896];
	setp.ne.s16	%p702, %rs3533, 0;
	not.pred 	%p703, %p702;
	@%p703 bra 	BB46_710;
	bra.uni 	BB46_709;

BB46_709:
	.loc	1 466 1
tmp1709:
	cvt.u32.u16	%r12393, %rs1;
	cvt.u32.u16	%r12394, %rs30;
	mul.lo.s32 	%r12395, %r12393, %r12394;
	ld.u16 	%rs3534, [%SP+42];
	cvt.u32.u16	%r12396, %rs3534;
	mul.lo.s32 	%r12397, %r12396, 28;
	add.s32 	%r12398, %r12395, %r12397;
	cvt.u64.u16	%rd11897, %rs5;
	mov.u64 	%rd11898, cSegToComp;
	cvta.const.u64 	%rd11899, %rd11898;
	shl.b64 	%rd11900, %rd11897, 1;
	add.s64 	%rd11901, %rd11899, %rd11900;
	ld.u16 	%rs3535, [%rd11901];
	cvt.u32.u16	%r12399, %rs3535;
	add.s32 	%r12400, %r12398, %r12399;
	cvt.s64.s32	%rd11902, %r12400;
	shl.b64 	%rd11903, %rd11902, 2;
	add.s64 	%rd11904, %rd13, %rd11903;
	ld.f32 	%f1891, [%rd11904];
	cvt.u32.u16	%r12401, %rs1;
	cvt.u32.u16	%r12402, %rs30;
	mul.lo.s32 	%r12403, %r12401, %r12402;
	ld.u16 	%rs3536, [%SP+42];
	cvt.u32.u16	%r12404, %rs3536;
	mul.lo.s32 	%r12405, %r12404, 29;
	add.s32 	%r12406, %r12403, %r12405;
	cvt.u64.u16	%rd11905, %rs5;
	shl.b64 	%rd11906, %rd11905, 1;
	add.s64 	%rd11907, %rd11899, %rd11906;
	ld.u16 	%rs3537, [%rd11907];
	cvt.u32.u16	%r12407, %rs3537;
	add.s32 	%r12408, %r12406, %r12407;
	cvt.s64.s32	%rd11908, %r12408;
	shl.b64 	%rd11909, %rd11908, 2;
	add.s64 	%rd11910, %rd13, %rd11909;
	ld.f32 	%f1892, [%rd11910];
	// Callseq Start 340
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2198;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1891;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1892;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 340
tmp1710:

BB46_710:
	.loc	1 466 1
	cvt.u32.u16	%r12409, %rs6;
	ld.u16 	%rs3538, [%SP+16];
	cvt.u32.u16	%r12410, %rs3538;
	mul.lo.s32 	%r12411, %r12410, 0;
	add.s32 	%r12412, %r12409, %r12411;
	cvt.s64.s32	%rd11911, %r12412;
	shl.b64 	%rd11912, %rd11911, 1;
	mov.u64 	%rd11913, cBoolModel;
	cvta.const.u64 	%rd11914, %rd11913;
	add.s64 	%rd11915, %rd11914, %rd11912;
	ld.u16 	%rs3539, [%rd11915];
	setp.ne.s16	%p704, %rs3539, 0;
	not.pred 	%p705, %p704;
	@%p705 bra 	BB46_712;
	bra.uni 	BB46_711;

BB46_711:
	add.u64 	%rd11916, %SP, 460;
	.loc	1 466 1
tmp1711:
	add.s64 	%rd11917, %rd11916, 4;
	cvt.u32.u16	%r12413, %rs1;
	cvt.u32.u16	%r12414, %rs30;
	mul.lo.s32 	%r12415, %r12413, %r12414;
	ld.u16 	%rs3540, [%SP+42];
	cvt.u32.u16	%r12416, %rs3540;
	mul.lo.s32 	%r12417, %r12416, 0;
	add.s32 	%r12418, %r12415, %r12417;
	cvt.u64.u16	%rd11918, %rs6;
	mov.u64 	%rd11919, cSegToComp;
	cvta.const.u64 	%rd11920, %rd11919;
	shl.b64 	%rd11921, %rd11918, 1;
	add.s64 	%rd11922, %rd11920, %rd11921;
	ld.u16 	%rs3541, [%rd11922];
	cvt.u32.u16	%r12419, %rs3541;
	add.s32 	%r12420, %r12418, %r12419;
	cvt.s64.s32	%rd11923, %r12420;
	shl.b64 	%rd11924, %rd11923, 2;
	add.s64 	%rd11925, %rd13, %rd11924;
	ld.f32 	%f1893, [%rd11925];
	cvt.u32.u16	%r12421, %rs1;
	cvt.u32.u16	%r12422, %rs30;
	mul.lo.s32 	%r12423, %r12421, %r12422;
	ld.u16 	%rs3542, [%SP+42];
	cvt.u32.u16	%r12424, %rs3542;
	mul.lo.s32 	%r12425, %r12424, 1;
	add.s32 	%r12426, %r12423, %r12425;
	cvt.u64.u16	%rd11926, %rs6;
	shl.b64 	%rd11927, %rd11926, 1;
	add.s64 	%rd11928, %rd11920, %rd11927;
	ld.u16 	%rs3543, [%rd11928];
	cvt.u32.u16	%r12427, %rs3543;
	add.s32 	%r12428, %r12426, %r12427;
	cvt.s64.s32	%rd11929, %r12428;
	shl.b64 	%rd11930, %rd11929, 2;
	add.s64 	%rd11931, %rd13, %rd11930;
	ld.f32 	%f1894, [%rd11931];
	ld.f32 	%f1895, [%SP+492];
	add.s64 	%rd11932, %rd11916, 36;
	// Callseq Start 341
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11916;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11917;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1893;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1894;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1895;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11932;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 341
tmp1712:

BB46_712:
	.loc	1 466 1
	cvt.u32.u16	%r12429, %rs6;
	ld.u16 	%rs3544, [%SP+16];
	cvt.u32.u16	%r12430, %rs3544;
	mul.lo.s32 	%r12431, %r12430, 1;
	add.s32 	%r12432, %r12429, %r12431;
	cvt.s64.s32	%rd11933, %r12432;
	shl.b64 	%rd11934, %rd11933, 1;
	mov.u64 	%rd11935, cBoolModel;
	cvta.const.u64 	%rd11936, %rd11935;
	add.s64 	%rd11937, %rd11936, %rd11934;
	ld.u16 	%rs3545, [%rd11937];
	setp.ne.s16	%p706, %rs3545, 0;
	not.pred 	%p707, %p706;
	@%p707 bra 	BB46_714;
	bra.uni 	BB46_713;

BB46_713:
	add.u64 	%rd11938, %SP, 460;
	.loc	1 466 1
tmp1713:
	add.s64 	%rd11939, %rd11938, 8;
	ld.f32 	%f1896, [%SP+496];
	add.s64 	%rd11940, %rd11938, 32;
	// Callseq Start 342
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11939;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1896;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11940;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 342
tmp1714:

BB46_714:
	.loc	1 466 1
	cvt.u32.u16	%r12433, %rs6;
	ld.u16 	%rs3546, [%SP+16];
	cvt.u32.u16	%r12434, %rs3546;
	mul.lo.s32 	%r12435, %r12434, 2;
	add.s32 	%r12436, %r12433, %r12435;
	cvt.s64.s32	%rd11941, %r12436;
	shl.b64 	%rd11942, %rd11941, 1;
	mov.u64 	%rd11943, cBoolModel;
	cvta.const.u64 	%rd11944, %rd11943;
	add.s64 	%rd11945, %rd11944, %rd11942;
	ld.u16 	%rs3547, [%rd11945];
	setp.ne.s16	%p708, %rs3547, 0;
	not.pred 	%p709, %p708;
	@%p709 bra 	BB46_716;
	bra.uni 	BB46_715;

BB46_715:
	add.u64 	%rd11946, %SP, 460;
	.loc	1 466 1
tmp1715:
	add.s64 	%rd11947, %rd11946, 12;
	cvt.u32.u16	%r12437, %rs1;
	cvt.u32.u16	%r12438, %rs30;
	mul.lo.s32 	%r12439, %r12437, %r12438;
	ld.u16 	%rs3548, [%SP+42];
	cvt.u32.u16	%r12440, %rs3548;
	mul.lo.s32 	%r12441, %r12440, 2;
	add.s32 	%r12442, %r12439, %r12441;
	cvt.u64.u16	%rd11948, %rs6;
	mov.u64 	%rd11949, cSegToComp;
	cvta.const.u64 	%rd11950, %rd11949;
	shl.b64 	%rd11951, %rd11948, 1;
	add.s64 	%rd11952, %rd11950, %rd11951;
	ld.u16 	%rs3549, [%rd11952];
	cvt.u32.u16	%r12443, %rs3549;
	add.s32 	%r12444, %r12442, %r12443;
	cvt.s64.s32	%rd11953, %r12444;
	shl.b64 	%rd11954, %rd11953, 2;
	add.s64 	%rd11955, %rd13, %rd11954;
	ld.f32 	%f1897, [%rd11955];
	cvt.u32.u16	%r12445, %rs1;
	cvt.u32.u16	%r12446, %rs30;
	mul.lo.s32 	%r12447, %r12445, %r12446;
	ld.u16 	%rs3550, [%SP+42];
	cvt.u32.u16	%r12448, %rs3550;
	mul.lo.s32 	%r12449, %r12448, 3;
	add.s32 	%r12450, %r12447, %r12449;
	cvt.u64.u16	%rd11956, %rs6;
	shl.b64 	%rd11957, %rd11956, 1;
	add.s64 	%rd11958, %rd11950, %rd11957;
	ld.u16 	%rs3551, [%rd11958];
	cvt.u32.u16	%r12451, %rs3551;
	add.s32 	%r12452, %r12450, %r12451;
	cvt.s64.s32	%rd11959, %r12452;
	shl.b64 	%rd11960, %rd11959, 2;
	add.s64 	%rd11961, %rd13, %rd11960;
	ld.f32 	%f1898, [%rd11961];
	cvt.u32.u16	%r12453, %rs1;
	cvt.u32.u16	%r12454, %rs30;
	mul.lo.s32 	%r12455, %r12453, %r12454;
	ld.u16 	%rs3552, [%SP+42];
	cvt.u32.u16	%r12456, %rs3552;
	mul.lo.s32 	%r12457, %r12456, 4;
	add.s32 	%r12458, %r12455, %r12457;
	cvt.u64.u16	%rd11962, %rs6;
	shl.b64 	%rd11963, %rd11962, 1;
	add.s64 	%rd11964, %rd11950, %rd11963;
	ld.u16 	%rs3553, [%rd11964];
	cvt.u32.u16	%r12459, %rs3553;
	add.s32 	%r12460, %r12458, %r12459;
	cvt.s64.s32	%rd11965, %r12460;
	shl.b64 	%rd11966, %rd11965, 2;
	add.s64 	%rd11967, %rd13, %rd11966;
	ld.f32 	%f1899, [%rd11967];
	cvt.u32.u16	%r12461, %rs1;
	cvt.u32.u16	%r12462, %rs30;
	mul.lo.s32 	%r12463, %r12461, %r12462;
	ld.u16 	%rs3554, [%SP+42];
	cvt.u32.u16	%r12464, %rs3554;
	mul.lo.s32 	%r12465, %r12464, 5;
	add.s32 	%r12466, %r12463, %r12465;
	cvt.u64.u16	%rd11968, %rs6;
	shl.b64 	%rd11969, %rd11968, 1;
	add.s64 	%rd11970, %rd11950, %rd11969;
	ld.u16 	%rs3555, [%rd11970];
	cvt.u32.u16	%r12467, %rs3555;
	add.s32 	%r12468, %r12466, %r12467;
	cvt.s64.s32	%rd11971, %r12468;
	shl.b64 	%rd11972, %rd11971, 2;
	add.s64 	%rd11973, %rd13, %rd11972;
	ld.f32 	%f1900, [%rd11973];
	ld.f32 	%f1901, [%SP+492];
	// Callseq Start 343
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11947;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1897;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1898;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1899;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1900;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1901;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 343
tmp1716:

BB46_716:
	.loc	1 466 1
	cvt.u32.u16	%r12469, %rs6;
	ld.u16 	%rs3556, [%SP+16];
	cvt.u32.u16	%r12470, %rs3556;
	mul.lo.s32 	%r12471, %r12470, 3;
	add.s32 	%r12472, %r12469, %r12471;
	cvt.s64.s32	%rd11974, %r12472;
	shl.b64 	%rd11975, %rd11974, 1;
	mov.u64 	%rd11976, cBoolModel;
	cvta.const.u64 	%rd11977, %rd11976;
	add.s64 	%rd11978, %rd11977, %rd11975;
	ld.u16 	%rs3557, [%rd11978];
	setp.ne.s16	%p710, %rs3557, 0;
	not.pred 	%p711, %p710;
	@%p711 bra 	BB46_718;
	bra.uni 	BB46_717;

BB46_717:
	add.u64 	%rd11979, %SP, 460;
	.loc	1 466 1
tmp1717:
	add.s64 	%rd11980, %rd11979, 16;
	cvt.u32.u16	%r12473, %rs1;
	cvt.u32.u16	%r12474, %rs30;
	mul.lo.s32 	%r12475, %r12473, %r12474;
	ld.u16 	%rs3558, [%SP+42];
	cvt.u32.u16	%r12476, %rs3558;
	mul.lo.s32 	%r12477, %r12476, 6;
	add.s32 	%r12478, %r12475, %r12477;
	cvt.u64.u16	%rd11981, %rs6;
	mov.u64 	%rd11982, cSegToComp;
	cvta.const.u64 	%rd11983, %rd11982;
	shl.b64 	%rd11984, %rd11981, 1;
	add.s64 	%rd11985, %rd11983, %rd11984;
	ld.u16 	%rs3559, [%rd11985];
	cvt.u32.u16	%r12479, %rs3559;
	add.s32 	%r12480, %r12478, %r12479;
	cvt.s64.s32	%rd11986, %r12480;
	shl.b64 	%rd11987, %rd11986, 2;
	add.s64 	%rd11988, %rd13, %rd11987;
	ld.f32 	%f1902, [%rd11988];
	cvt.u32.u16	%r12481, %rs1;
	cvt.u32.u16	%r12482, %rs30;
	mul.lo.s32 	%r12483, %r12481, %r12482;
	ld.u16 	%rs3560, [%SP+42];
	cvt.u32.u16	%r12484, %rs3560;
	mul.lo.s32 	%r12485, %r12484, 7;
	add.s32 	%r12486, %r12483, %r12485;
	cvt.u64.u16	%rd11989, %rs6;
	shl.b64 	%rd11990, %rd11989, 1;
	add.s64 	%rd11991, %rd11983, %rd11990;
	ld.u16 	%rs3561, [%rd11991];
	cvt.u32.u16	%r12487, %rs3561;
	add.s32 	%r12488, %r12486, %r12487;
	cvt.s64.s32	%rd11992, %r12488;
	shl.b64 	%rd11993, %rd11992, 2;
	add.s64 	%rd11994, %rd13, %rd11993;
	ld.f32 	%f1903, [%rd11994];
	cvt.u32.u16	%r12489, %rs1;
	cvt.u32.u16	%r12490, %rs30;
	mul.lo.s32 	%r12491, %r12489, %r12490;
	ld.u16 	%rs3562, [%SP+42];
	cvt.u32.u16	%r12492, %rs3562;
	mul.lo.s32 	%r12493, %r12492, 8;
	add.s32 	%r12494, %r12491, %r12493;
	cvt.u64.u16	%rd11995, %rs6;
	shl.b64 	%rd11996, %rd11995, 1;
	add.s64 	%rd11997, %rd11983, %rd11996;
	ld.u16 	%rs3563, [%rd11997];
	cvt.u32.u16	%r12495, %rs3563;
	add.s32 	%r12496, %r12494, %r12495;
	cvt.s64.s32	%rd11998, %r12496;
	shl.b64 	%rd11999, %rd11998, 2;
	add.s64 	%rd12000, %rd13, %rd11999;
	ld.f32 	%f1904, [%rd12000];
	cvt.u32.u16	%r12497, %rs1;
	cvt.u32.u16	%r12498, %rs30;
	mul.lo.s32 	%r12499, %r12497, %r12498;
	ld.u16 	%rs3564, [%SP+42];
	cvt.u32.u16	%r12500, %rs3564;
	mul.lo.s32 	%r12501, %r12500, 9;
	add.s32 	%r12502, %r12499, %r12501;
	cvt.u64.u16	%rd12001, %rs6;
	shl.b64 	%rd12002, %rd12001, 1;
	add.s64 	%rd12003, %rd11983, %rd12002;
	ld.u16 	%rs3565, [%rd12003];
	cvt.u32.u16	%r12503, %rs3565;
	add.s32 	%r12504, %r12502, %r12503;
	cvt.s64.s32	%rd12004, %r12504;
	shl.b64 	%rd12005, %rd12004, 2;
	add.s64 	%rd12006, %rd13, %rd12005;
	ld.f32 	%f1905, [%rd12006];
	cvt.u32.u16	%r12505, %rs1;
	cvt.u32.u16	%r12506, %rs30;
	mul.lo.s32 	%r12507, %r12505, %r12506;
	ld.u16 	%rs3566, [%SP+42];
	cvt.u32.u16	%r12508, %rs3566;
	mul.lo.s32 	%r12509, %r12508, 10;
	add.s32 	%r12510, %r12507, %r12509;
	cvt.u64.u16	%rd12007, %rs6;
	shl.b64 	%rd12008, %rd12007, 1;
	add.s64 	%rd12009, %rd11983, %rd12008;
	ld.u16 	%rs3567, [%rd12009];
	cvt.u32.u16	%r12511, %rs3567;
	add.s32 	%r12512, %r12510, %r12511;
	cvt.s64.s32	%rd12010, %r12512;
	shl.b64 	%rd12011, %rd12010, 2;
	add.s64 	%rd12012, %rd13, %rd12011;
	ld.f32 	%f1906, [%rd12012];
	// Callseq Start 344
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11980;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1902;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1903;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1904;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1905;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1906;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 344
tmp1718:

BB46_718:
	.loc	1 466 1
	cvt.u32.u16	%r12513, %rs6;
	ld.u16 	%rs3568, [%SP+16];
	cvt.u32.u16	%r12514, %rs3568;
	mul.lo.s32 	%r12515, %r12514, 4;
	add.s32 	%r12516, %r12513, %r12515;
	cvt.s64.s32	%rd12013, %r12516;
	shl.b64 	%rd12014, %rd12013, 1;
	mov.u64 	%rd12015, cBoolModel;
	cvta.const.u64 	%rd12016, %rd12015;
	add.s64 	%rd12017, %rd12016, %rd12014;
	ld.u16 	%rs3569, [%rd12017];
	setp.ne.s16	%p712, %rs3569, 0;
	not.pred 	%p713, %p712;
	@%p713 bra 	BB46_720;
	bra.uni 	BB46_719;

BB46_719:
	add.u64 	%rd12018, %SP, 460;
	.loc	1 466 1
tmp1719:
	add.s64 	%rd12019, %rd12018, 20;
	cvt.u32.u16	%r12517, %rs1;
	cvt.u32.u16	%r12518, %rs30;
	mul.lo.s32 	%r12519, %r12517, %r12518;
	ld.u16 	%rs3570, [%SP+42];
	cvt.u32.u16	%r12520, %rs3570;
	mul.lo.s32 	%r12521, %r12520, 11;
	add.s32 	%r12522, %r12519, %r12521;
	cvt.u64.u16	%rd12020, %rs6;
	mov.u64 	%rd12021, cSegToComp;
	cvta.const.u64 	%rd12022, %rd12021;
	shl.b64 	%rd12023, %rd12020, 1;
	add.s64 	%rd12024, %rd12022, %rd12023;
	ld.u16 	%rs3571, [%rd12024];
	cvt.u32.u16	%r12523, %rs3571;
	add.s32 	%r12524, %r12522, %r12523;
	cvt.s64.s32	%rd12025, %r12524;
	shl.b64 	%rd12026, %rd12025, 2;
	add.s64 	%rd12027, %rd13, %rd12026;
	ld.f32 	%f1907, [%rd12027];
	cvt.u32.u16	%r12525, %rs1;
	cvt.u32.u16	%r12526, %rs30;
	mul.lo.s32 	%r12527, %r12525, %r12526;
	ld.u16 	%rs3572, [%SP+42];
	cvt.u32.u16	%r12528, %rs3572;
	mul.lo.s32 	%r12529, %r12528, 12;
	add.s32 	%r12530, %r12527, %r12529;
	cvt.u64.u16	%rd12028, %rs6;
	shl.b64 	%rd12029, %rd12028, 1;
	add.s64 	%rd12030, %rd12022, %rd12029;
	ld.u16 	%rs3573, [%rd12030];
	cvt.u32.u16	%r12531, %rs3573;
	add.s32 	%r12532, %r12530, %r12531;
	cvt.s64.s32	%rd12031, %r12532;
	shl.b64 	%rd12032, %rd12031, 2;
	add.s64 	%rd12033, %rd13, %rd12032;
	ld.f32 	%f1908, [%rd12033];
	cvt.u32.u16	%r12533, %rs1;
	cvt.u32.u16	%r12534, %rs30;
	mul.lo.s32 	%r12535, %r12533, %r12534;
	ld.u16 	%rs3574, [%SP+42];
	cvt.u32.u16	%r12536, %rs3574;
	mul.lo.s32 	%r12537, %r12536, 13;
	add.s32 	%r12538, %r12535, %r12537;
	cvt.u64.u16	%rd12034, %rs6;
	shl.b64 	%rd12035, %rd12034, 1;
	add.s64 	%rd12036, %rd12022, %rd12035;
	ld.u16 	%rs3575, [%rd12036];
	cvt.u32.u16	%r12539, %rs3575;
	add.s32 	%r12540, %r12538, %r12539;
	cvt.s64.s32	%rd12037, %r12540;
	shl.b64 	%rd12038, %rd12037, 2;
	add.s64 	%rd12039, %rd13, %rd12038;
	ld.f32 	%f1909, [%rd12039];
	cvt.u32.u16	%r12541, %rs1;
	cvt.u32.u16	%r12542, %rs30;
	mul.lo.s32 	%r12543, %r12541, %r12542;
	ld.u16 	%rs3576, [%SP+42];
	cvt.u32.u16	%r12544, %rs3576;
	mul.lo.s32 	%r12545, %r12544, 14;
	add.s32 	%r12546, %r12543, %r12545;
	cvt.u64.u16	%rd12040, %rs6;
	shl.b64 	%rd12041, %rd12040, 1;
	add.s64 	%rd12042, %rd12022, %rd12041;
	ld.u16 	%rs3577, [%rd12042];
	cvt.u32.u16	%r12547, %rs3577;
	add.s32 	%r12548, %r12546, %r12547;
	cvt.s64.s32	%rd12043, %r12548;
	shl.b64 	%rd12044, %rd12043, 2;
	add.s64 	%rd12045, %rd13, %rd12044;
	ld.f32 	%f1910, [%rd12045];
	cvt.u32.u16	%r12549, %rs1;
	cvt.u32.u16	%r12550, %rs30;
	mul.lo.s32 	%r12551, %r12549, %r12550;
	ld.u16 	%rs3578, [%SP+42];
	cvt.u32.u16	%r12552, %rs3578;
	mul.lo.s32 	%r12553, %r12552, 15;
	add.s32 	%r12554, %r12551, %r12553;
	cvt.u64.u16	%rd12046, %rs6;
	shl.b64 	%rd12047, %rd12046, 1;
	add.s64 	%rd12048, %rd12022, %rd12047;
	ld.u16 	%rs3579, [%rd12048];
	cvt.u32.u16	%r12555, %rs3579;
	add.s32 	%r12556, %r12554, %r12555;
	cvt.s64.s32	%rd12049, %r12556;
	shl.b64 	%rd12050, %rd12049, 2;
	add.s64 	%rd12051, %rd13, %rd12050;
	ld.f32 	%f1911, [%rd12051];
	// Callseq Start 345
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12019;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1907;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1908;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1909;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1910;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1911;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 345
tmp1720:

BB46_720:
	.loc	1 466 1
	cvt.u32.u16	%r12557, %rs6;
	ld.u16 	%rs3580, [%SP+16];
	cvt.u32.u16	%r12558, %rs3580;
	mul.lo.s32 	%r12559, %r12558, 5;
	add.s32 	%r12560, %r12557, %r12559;
	cvt.s64.s32	%rd12052, %r12560;
	shl.b64 	%rd12053, %rd12052, 1;
	mov.u64 	%rd12054, cBoolModel;
	cvta.const.u64 	%rd12055, %rd12054;
	add.s64 	%rd12056, %rd12055, %rd12053;
	ld.u16 	%rs3581, [%rd12056];
	setp.ne.s16	%p714, %rs3581, 0;
	not.pred 	%p715, %p714;
	@%p715 bra 	BB46_722;
	bra.uni 	BB46_721;

BB46_721:
	add.u64 	%rd12057, %SP, 460;
	.loc	1 466 1
tmp1721:
	add.s64 	%rd12058, %rd12057, 24;
	add.s64 	%rd12059, %rd12057, 28;
	cvt.u32.u16	%r12561, %rs1;
	cvt.u32.u16	%r12562, %rs30;
	mul.lo.s32 	%r12563, %r12561, %r12562;
	ld.u16 	%rs3582, [%SP+42];
	cvt.u32.u16	%r12564, %rs3582;
	mul.lo.s32 	%r12565, %r12564, 16;
	add.s32 	%r12566, %r12563, %r12565;
	cvt.u64.u16	%rd12060, %rs6;
	mov.u64 	%rd12061, cSegToComp;
	cvta.const.u64 	%rd12062, %rd12061;
	shl.b64 	%rd12063, %rd12060, 1;
	add.s64 	%rd12064, %rd12062, %rd12063;
	ld.u16 	%rs3583, [%rd12064];
	cvt.u32.u16	%r12567, %rs3583;
	add.s32 	%r12568, %r12566, %r12567;
	cvt.s64.s32	%rd12065, %r12568;
	shl.b64 	%rd12066, %rd12065, 2;
	add.s64 	%rd12067, %rd13, %rd12066;
	ld.f32 	%f1912, [%rd12067];
	cvt.u32.u16	%r12569, %rs1;
	cvt.u32.u16	%r12570, %rs30;
	mul.lo.s32 	%r12571, %r12569, %r12570;
	ld.u16 	%rs3584, [%SP+42];
	cvt.u32.u16	%r12572, %rs3584;
	mul.lo.s32 	%r12573, %r12572, 17;
	add.s32 	%r12574, %r12571, %r12573;
	cvt.u64.u16	%rd12068, %rs6;
	shl.b64 	%rd12069, %rd12068, 1;
	add.s64 	%rd12070, %rd12062, %rd12069;
	ld.u16 	%rs3585, [%rd12070];
	cvt.u32.u16	%r12575, %rs3585;
	add.s32 	%r12576, %r12574, %r12575;
	cvt.s64.s32	%rd12071, %r12576;
	shl.b64 	%rd12072, %rd12071, 2;
	add.s64 	%rd12073, %rd13, %rd12072;
	ld.f32 	%f1913, [%rd12073];
	cvt.u32.u16	%r12577, %rs1;
	cvt.u32.u16	%r12578, %rs30;
	mul.lo.s32 	%r12579, %r12577, %r12578;
	ld.u16 	%rs3586, [%SP+42];
	cvt.u32.u16	%r12580, %rs3586;
	mul.lo.s32 	%r12581, %r12580, 18;
	add.s32 	%r12582, %r12579, %r12581;
	cvt.u64.u16	%rd12074, %rs6;
	shl.b64 	%rd12075, %rd12074, 1;
	add.s64 	%rd12076, %rd12062, %rd12075;
	ld.u16 	%rs3587, [%rd12076];
	cvt.u32.u16	%r12583, %rs3587;
	add.s32 	%r12584, %r12582, %r12583;
	cvt.s64.s32	%rd12077, %r12584;
	shl.b64 	%rd12078, %rd12077, 2;
	add.s64 	%rd12079, %rd13, %rd12078;
	ld.f32 	%f1914, [%rd12079];
	cvt.u32.u16	%r12585, %rs1;
	cvt.u32.u16	%r12586, %rs30;
	mul.lo.s32 	%r12587, %r12585, %r12586;
	ld.u16 	%rs3588, [%SP+42];
	cvt.u32.u16	%r12588, %rs3588;
	mul.lo.s32 	%r12589, %r12588, 19;
	add.s32 	%r12590, %r12587, %r12589;
	cvt.u64.u16	%rd12080, %rs6;
	shl.b64 	%rd12081, %rd12080, 1;
	add.s64 	%rd12082, %rd12062, %rd12081;
	ld.u16 	%rs3589, [%rd12082];
	cvt.u32.u16	%r12591, %rs3589;
	add.s32 	%r12592, %r12590, %r12591;
	cvt.s64.s32	%rd12083, %r12592;
	shl.b64 	%rd12084, %rd12083, 2;
	add.s64 	%rd12085, %rd13, %rd12084;
	ld.f32 	%f1915, [%rd12085];
	cvt.u32.u16	%r12593, %rs1;
	cvt.u32.u16	%r12594, %rs30;
	mul.lo.s32 	%r12595, %r12593, %r12594;
	ld.u16 	%rs3590, [%SP+42];
	cvt.u32.u16	%r12596, %rs3590;
	mul.lo.s32 	%r12597, %r12596, 20;
	add.s32 	%r12598, %r12595, %r12597;
	cvt.u64.u16	%rd12086, %rs6;
	shl.b64 	%rd12087, %rd12086, 1;
	add.s64 	%rd12088, %rd12062, %rd12087;
	ld.u16 	%rs3591, [%rd12088];
	cvt.u32.u16	%r12599, %rs3591;
	add.s32 	%r12600, %r12598, %r12599;
	cvt.s64.s32	%rd12089, %r12600;
	shl.b64 	%rd12090, %rd12089, 2;
	add.s64 	%rd12091, %rd13, %rd12090;
	ld.f32 	%f1916, [%rd12091];
	cvt.u32.u16	%r12601, %rs1;
	cvt.u32.u16	%r12602, %rs30;
	mul.lo.s32 	%r12603, %r12601, %r12602;
	ld.u16 	%rs3592, [%SP+42];
	cvt.u32.u16	%r12604, %rs3592;
	mul.lo.s32 	%r12605, %r12604, 21;
	add.s32 	%r12606, %r12603, %r12605;
	cvt.u64.u16	%rd12092, %rs6;
	shl.b64 	%rd12093, %rd12092, 1;
	add.s64 	%rd12094, %rd12062, %rd12093;
	ld.u16 	%rs3593, [%rd12094];
	cvt.u32.u16	%r12607, %rs3593;
	add.s32 	%r12608, %r12606, %r12607;
	cvt.s64.s32	%rd12095, %r12608;
	shl.b64 	%rd12096, %rd12095, 2;
	add.s64 	%rd12097, %rd13, %rd12096;
	ld.f32 	%f1917, [%rd12097];
	cvt.u32.u16	%r12609, %rs1;
	cvt.u32.u16	%r12610, %rs30;
	mul.lo.s32 	%r12611, %r12609, %r12610;
	ld.u16 	%rs3594, [%SP+42];
	cvt.u32.u16	%r12612, %rs3594;
	mul.lo.s32 	%r12613, %r12612, 22;
	add.s32 	%r12614, %r12611, %r12613;
	cvt.u64.u16	%rd12098, %rs6;
	shl.b64 	%rd12099, %rd12098, 1;
	add.s64 	%rd12100, %rd12062, %rd12099;
	ld.u16 	%rs3595, [%rd12100];
	cvt.u32.u16	%r12615, %rs3595;
	add.s32 	%r12616, %r12614, %r12615;
	cvt.s64.s32	%rd12101, %r12616;
	shl.b64 	%rd12102, %rd12101, 2;
	add.s64 	%rd12103, %rd13, %rd12102;
	ld.f32 	%f1918, [%rd12103];
	cvt.u32.u16	%r12617, %rs1;
	cvt.u32.u16	%r12618, %rs30;
	mul.lo.s32 	%r12619, %r12617, %r12618;
	ld.u16 	%rs3596, [%SP+42];
	cvt.u32.u16	%r12620, %rs3596;
	mul.lo.s32 	%r12621, %r12620, 23;
	add.s32 	%r12622, %r12619, %r12621;
	cvt.u64.u16	%rd12104, %rs6;
	shl.b64 	%rd12105, %rd12104, 1;
	add.s64 	%rd12106, %rd12062, %rd12105;
	ld.u16 	%rs3597, [%rd12106];
	cvt.u32.u16	%r12623, %rs3597;
	add.s32 	%r12624, %r12622, %r12623;
	cvt.s64.s32	%rd12107, %r12624;
	shl.b64 	%rd12108, %rd12107, 2;
	add.s64 	%rd12109, %rd13, %rd12108;
	ld.f32 	%f1919, [%rd12109];
	cvt.u32.u16	%r12625, %rs1;
	cvt.u32.u16	%r12626, %rs30;
	mul.lo.s32 	%r12627, %r12625, %r12626;
	ld.u16 	%rs3598, [%SP+42];
	cvt.u32.u16	%r12628, %rs3598;
	mul.lo.s32 	%r12629, %r12628, 24;
	add.s32 	%r12630, %r12627, %r12629;
	cvt.u64.u16	%rd12110, %rs6;
	shl.b64 	%rd12111, %rd12110, 1;
	add.s64 	%rd12112, %rd12062, %rd12111;
	ld.u16 	%rs3599, [%rd12112];
	cvt.u32.u16	%r12631, %rs3599;
	add.s32 	%r12632, %r12630, %r12631;
	cvt.s64.s32	%rd12113, %r12632;
	shl.b64 	%rd12114, %rd12113, 2;
	add.s64 	%rd12115, %rd13, %rd12114;
	ld.f32 	%f1920, [%rd12115];
	cvt.u32.u16	%r12633, %rs1;
	cvt.u32.u16	%r12634, %rs30;
	mul.lo.s32 	%r12635, %r12633, %r12634;
	ld.u16 	%rs3600, [%SP+42];
	cvt.u32.u16	%r12636, %rs3600;
	mul.lo.s32 	%r12637, %r12636, 25;
	add.s32 	%r12638, %r12635, %r12637;
	cvt.u64.u16	%rd12116, %rs6;
	shl.b64 	%rd12117, %rd12116, 1;
	add.s64 	%rd12118, %rd12062, %rd12117;
	ld.u16 	%rs3601, [%rd12118];
	cvt.u32.u16	%r12639, %rs3601;
	add.s32 	%r12640, %r12638, %r12639;
	cvt.s64.s32	%rd12119, %r12640;
	shl.b64 	%rd12120, %rd12119, 2;
	add.s64 	%rd12121, %rd13, %rd12120;
	ld.f32 	%f1921, [%rd12121];
	cvt.u32.u16	%r12641, %rs1;
	cvt.u32.u16	%r12642, %rs30;
	mul.lo.s32 	%r12643, %r12641, %r12642;
	ld.u16 	%rs3602, [%SP+42];
	cvt.u32.u16	%r12644, %rs3602;
	mul.lo.s32 	%r12645, %r12644, 26;
	add.s32 	%r12646, %r12643, %r12645;
	cvt.u64.u16	%rd12122, %rs6;
	shl.b64 	%rd12123, %rd12122, 1;
	add.s64 	%rd12124, %rd12062, %rd12123;
	ld.u16 	%rs3603, [%rd12124];
	cvt.u32.u16	%r12647, %rs3603;
	add.s32 	%r12648, %r12646, %r12647;
	cvt.s64.s32	%rd12125, %r12648;
	shl.b64 	%rd12126, %rd12125, 2;
	add.s64 	%rd12127, %rd13, %rd12126;
	ld.f32 	%f1922, [%rd12127];
	cvt.u32.u16	%r12649, %rs1;
	cvt.u32.u16	%r12650, %rs30;
	mul.lo.s32 	%r12651, %r12649, %r12650;
	ld.u16 	%rs3604, [%SP+42];
	cvt.u32.u16	%r12652, %rs3604;
	mul.lo.s32 	%r12653, %r12652, 27;
	add.s32 	%r12654, %r12651, %r12653;
	cvt.u64.u16	%rd12128, %rs6;
	shl.b64 	%rd12129, %rd12128, 1;
	add.s64 	%rd12130, %rd12062, %rd12129;
	ld.u16 	%rs3605, [%rd12130];
	cvt.u32.u16	%r12655, %rs3605;
	add.s32 	%r12656, %r12654, %r12655;
	cvt.s64.s32	%rd12131, %r12656;
	shl.b64 	%rd12132, %rd12131, 2;
	add.s64 	%rd12133, %rd13, %rd12132;
	ld.f32 	%f1923, [%rd12133];
	// Callseq Start 346
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12058;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12059;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1912;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1913;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1914;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1915;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1916;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1917;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1918;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1919;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1920;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1921;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1922;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1923;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 346
tmp1722:

BB46_722:
	.loc	1 466 1
	cvt.u32.u16	%r12657, %rs6;
	ld.u16 	%rs3606, [%SP+16];
	cvt.u32.u16	%r12658, %rs3606;
	mul.lo.s32 	%r12659, %r12658, 6;
	add.s32 	%r12660, %r12657, %r12659;
	cvt.s64.s32	%rd12134, %r12660;
	shl.b64 	%rd12135, %rd12134, 1;
	mov.u64 	%rd12136, cBoolModel;
	cvta.const.u64 	%rd12137, %rd12136;
	add.s64 	%rd12138, %rd12137, %rd12135;
	ld.u16 	%rs3607, [%rd12138];
	setp.ne.s16	%p716, %rs3607, 0;
	not.pred 	%p717, %p716;
	@%p717 bra 	BB46_724;
	bra.uni 	BB46_723;

BB46_723:
	.loc	1 466 1
tmp1723:
	cvt.u32.u16	%r12661, %rs1;
	cvt.u32.u16	%r12662, %rs30;
	mul.lo.s32 	%r12663, %r12661, %r12662;
	ld.u16 	%rs3608, [%SP+42];
	cvt.u32.u16	%r12664, %rs3608;
	mul.lo.s32 	%r12665, %r12664, 28;
	add.s32 	%r12666, %r12663, %r12665;
	cvt.u64.u16	%rd12139, %rs6;
	mov.u64 	%rd12140, cSegToComp;
	cvta.const.u64 	%rd12141, %rd12140;
	shl.b64 	%rd12142, %rd12139, 1;
	add.s64 	%rd12143, %rd12141, %rd12142;
	ld.u16 	%rs3609, [%rd12143];
	cvt.u32.u16	%r12667, %rs3609;
	add.s32 	%r12668, %r12666, %r12667;
	cvt.s64.s32	%rd12144, %r12668;
	shl.b64 	%rd12145, %rd12144, 2;
	add.s64 	%rd12146, %rd13, %rd12145;
	ld.f32 	%f1924, [%rd12146];
	cvt.u32.u16	%r12669, %rs1;
	cvt.u32.u16	%r12670, %rs30;
	mul.lo.s32 	%r12671, %r12669, %r12670;
	ld.u16 	%rs3610, [%SP+42];
	cvt.u32.u16	%r12672, %rs3610;
	mul.lo.s32 	%r12673, %r12672, 29;
	add.s32 	%r12674, %r12671, %r12673;
	cvt.u64.u16	%rd12147, %rs6;
	shl.b64 	%rd12148, %rd12147, 1;
	add.s64 	%rd12149, %rd12141, %rd12148;
	ld.u16 	%rs3611, [%rd12149];
	cvt.u32.u16	%r12675, %rs3611;
	add.s32 	%r12676, %r12674, %r12675;
	cvt.s64.s32	%rd12150, %r12676;
	shl.b64 	%rd12151, %rd12150, 2;
	add.s64 	%rd12152, %rd13, %rd12151;
	ld.f32 	%f1925, [%rd12152];
	// Callseq Start 347
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2200;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1925;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 347
tmp1724:

BB46_724:
	.loc	1 466 1
	cvt.u32.u16	%r12677, %rs7;
	ld.u16 	%rs3612, [%SP+16];
	cvt.u32.u16	%r12678, %rs3612;
	mul.lo.s32 	%r12679, %r12678, 0;
	add.s32 	%r12680, %r12677, %r12679;
	cvt.s64.s32	%rd12153, %r12680;
	shl.b64 	%rd12154, %rd12153, 1;
	mov.u64 	%rd12155, cBoolModel;
	cvta.const.u64 	%rd12156, %rd12155;
	add.s64 	%rd12157, %rd12156, %rd12154;
	ld.u16 	%rs3613, [%rd12157];
	setp.ne.s16	%p718, %rs3613, 0;
	not.pred 	%p719, %p718;
	@%p719 bra 	BB46_726;
	bra.uni 	BB46_725;

BB46_725:
	add.u64 	%rd12158, %SP, 500;
	.loc	1 466 1
tmp1725:
	add.s64 	%rd12159, %rd12158, 4;
	cvt.u32.u16	%r12681, %rs1;
	cvt.u32.u16	%r12682, %rs30;
	mul.lo.s32 	%r12683, %r12681, %r12682;
	ld.u16 	%rs3614, [%SP+42];
	cvt.u32.u16	%r12684, %rs3614;
	mul.lo.s32 	%r12685, %r12684, 0;
	add.s32 	%r12686, %r12683, %r12685;
	cvt.u64.u16	%rd12160, %rs7;
	mov.u64 	%rd12161, cSegToComp;
	cvta.const.u64 	%rd12162, %rd12161;
	shl.b64 	%rd12163, %rd12160, 1;
	add.s64 	%rd12164, %rd12162, %rd12163;
	ld.u16 	%rs3615, [%rd12164];
	cvt.u32.u16	%r12687, %rs3615;
	add.s32 	%r12688, %r12686, %r12687;
	cvt.s64.s32	%rd12165, %r12688;
	shl.b64 	%rd12166, %rd12165, 2;
	add.s64 	%rd12167, %rd13, %rd12166;
	ld.f32 	%f1926, [%rd12167];
	cvt.u32.u16	%r12689, %rs1;
	cvt.u32.u16	%r12690, %rs30;
	mul.lo.s32 	%r12691, %r12689, %r12690;
	ld.u16 	%rs3616, [%SP+42];
	cvt.u32.u16	%r12692, %rs3616;
	mul.lo.s32 	%r12693, %r12692, 1;
	add.s32 	%r12694, %r12691, %r12693;
	cvt.u64.u16	%rd12168, %rs7;
	shl.b64 	%rd12169, %rd12168, 1;
	add.s64 	%rd12170, %rd12162, %rd12169;
	ld.u16 	%rs3617, [%rd12170];
	cvt.u32.u16	%r12695, %rs3617;
	add.s32 	%r12696, %r12694, %r12695;
	cvt.s64.s32	%rd12171, %r12696;
	shl.b64 	%rd12172, %rd12171, 2;
	add.s64 	%rd12173, %rd13, %rd12172;
	ld.f32 	%f1927, [%rd12173];
	ld.f32 	%f1928, [%SP+532];
	add.s64 	%rd12174, %rd12158, 36;
	// Callseq Start 348
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12158;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12159;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1926;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1927;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1928;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd12174;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 348
tmp1726:

BB46_726:
	.loc	1 466 1
	cvt.u32.u16	%r12697, %rs7;
	ld.u16 	%rs3618, [%SP+16];
	cvt.u32.u16	%r12698, %rs3618;
	mul.lo.s32 	%r12699, %r12698, 1;
	add.s32 	%r12700, %r12697, %r12699;
	cvt.s64.s32	%rd12175, %r12700;
	shl.b64 	%rd12176, %rd12175, 1;
	mov.u64 	%rd12177, cBoolModel;
	cvta.const.u64 	%rd12178, %rd12177;
	add.s64 	%rd12179, %rd12178, %rd12176;
	ld.u16 	%rs3619, [%rd12179];
	setp.ne.s16	%p720, %rs3619, 0;
	not.pred 	%p721, %p720;
	@%p721 bra 	BB46_728;
	bra.uni 	BB46_727;

BB46_727:
	add.u64 	%rd12180, %SP, 500;
	.loc	1 466 1
tmp1727:
	add.s64 	%rd12181, %rd12180, 8;
	ld.f32 	%f1929, [%SP+536];
	add.s64 	%rd12182, %rd12180, 32;
	// Callseq Start 349
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12181;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1929;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12182;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 349
tmp1728:

BB46_728:
	.loc	1 466 1
	cvt.u32.u16	%r12701, %rs7;
	ld.u16 	%rs3620, [%SP+16];
	cvt.u32.u16	%r12702, %rs3620;
	mul.lo.s32 	%r12703, %r12702, 2;
	add.s32 	%r12704, %r12701, %r12703;
	cvt.s64.s32	%rd12183, %r12704;
	shl.b64 	%rd12184, %rd12183, 1;
	mov.u64 	%rd12185, cBoolModel;
	cvta.const.u64 	%rd12186, %rd12185;
	add.s64 	%rd12187, %rd12186, %rd12184;
	ld.u16 	%rs3621, [%rd12187];
	setp.ne.s16	%p722, %rs3621, 0;
	not.pred 	%p723, %p722;
	@%p723 bra 	BB46_730;
	bra.uni 	BB46_729;

BB46_729:
	add.u64 	%rd12188, %SP, 500;
	.loc	1 466 1
tmp1729:
	add.s64 	%rd12189, %rd12188, 12;
	cvt.u32.u16	%r12705, %rs1;
	cvt.u32.u16	%r12706, %rs30;
	mul.lo.s32 	%r12707, %r12705, %r12706;
	ld.u16 	%rs3622, [%SP+42];
	cvt.u32.u16	%r12708, %rs3622;
	mul.lo.s32 	%r12709, %r12708, 2;
	add.s32 	%r12710, %r12707, %r12709;
	cvt.u64.u16	%rd12190, %rs7;
	mov.u64 	%rd12191, cSegToComp;
	cvta.const.u64 	%rd12192, %rd12191;
	shl.b64 	%rd12193, %rd12190, 1;
	add.s64 	%rd12194, %rd12192, %rd12193;
	ld.u16 	%rs3623, [%rd12194];
	cvt.u32.u16	%r12711, %rs3623;
	add.s32 	%r12712, %r12710, %r12711;
	cvt.s64.s32	%rd12195, %r12712;
	shl.b64 	%rd12196, %rd12195, 2;
	add.s64 	%rd12197, %rd13, %rd12196;
	ld.f32 	%f1930, [%rd12197];
	cvt.u32.u16	%r12713, %rs1;
	cvt.u32.u16	%r12714, %rs30;
	mul.lo.s32 	%r12715, %r12713, %r12714;
	ld.u16 	%rs3624, [%SP+42];
	cvt.u32.u16	%r12716, %rs3624;
	mul.lo.s32 	%r12717, %r12716, 3;
	add.s32 	%r12718, %r12715, %r12717;
	cvt.u64.u16	%rd12198, %rs7;
	shl.b64 	%rd12199, %rd12198, 1;
	add.s64 	%rd12200, %rd12192, %rd12199;
	ld.u16 	%rs3625, [%rd12200];
	cvt.u32.u16	%r12719, %rs3625;
	add.s32 	%r12720, %r12718, %r12719;
	cvt.s64.s32	%rd12201, %r12720;
	shl.b64 	%rd12202, %rd12201, 2;
	add.s64 	%rd12203, %rd13, %rd12202;
	ld.f32 	%f1931, [%rd12203];
	cvt.u32.u16	%r12721, %rs1;
	cvt.u32.u16	%r12722, %rs30;
	mul.lo.s32 	%r12723, %r12721, %r12722;
	ld.u16 	%rs3626, [%SP+42];
	cvt.u32.u16	%r12724, %rs3626;
	mul.lo.s32 	%r12725, %r12724, 4;
	add.s32 	%r12726, %r12723, %r12725;
	cvt.u64.u16	%rd12204, %rs7;
	shl.b64 	%rd12205, %rd12204, 1;
	add.s64 	%rd12206, %rd12192, %rd12205;
	ld.u16 	%rs3627, [%rd12206];
	cvt.u32.u16	%r12727, %rs3627;
	add.s32 	%r12728, %r12726, %r12727;
	cvt.s64.s32	%rd12207, %r12728;
	shl.b64 	%rd12208, %rd12207, 2;
	add.s64 	%rd12209, %rd13, %rd12208;
	ld.f32 	%f1932, [%rd12209];
	cvt.u32.u16	%r12729, %rs1;
	cvt.u32.u16	%r12730, %rs30;
	mul.lo.s32 	%r12731, %r12729, %r12730;
	ld.u16 	%rs3628, [%SP+42];
	cvt.u32.u16	%r12732, %rs3628;
	mul.lo.s32 	%r12733, %r12732, 5;
	add.s32 	%r12734, %r12731, %r12733;
	cvt.u64.u16	%rd12210, %rs7;
	shl.b64 	%rd12211, %rd12210, 1;
	add.s64 	%rd12212, %rd12192, %rd12211;
	ld.u16 	%rs3629, [%rd12212];
	cvt.u32.u16	%r12735, %rs3629;
	add.s32 	%r12736, %r12734, %r12735;
	cvt.s64.s32	%rd12213, %r12736;
	shl.b64 	%rd12214, %rd12213, 2;
	add.s64 	%rd12215, %rd13, %rd12214;
	ld.f32 	%f1933, [%rd12215];
	ld.f32 	%f1934, [%SP+532];
	// Callseq Start 350
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12189;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1930;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1931;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1932;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1933;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1934;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 350
tmp1730:

BB46_730:
	.loc	1 466 1
	cvt.u32.u16	%r12737, %rs7;
	ld.u16 	%rs3630, [%SP+16];
	cvt.u32.u16	%r12738, %rs3630;
	mul.lo.s32 	%r12739, %r12738, 3;
	add.s32 	%r12740, %r12737, %r12739;
	cvt.s64.s32	%rd12216, %r12740;
	shl.b64 	%rd12217, %rd12216, 1;
	mov.u64 	%rd12218, cBoolModel;
	cvta.const.u64 	%rd12219, %rd12218;
	add.s64 	%rd12220, %rd12219, %rd12217;
	ld.u16 	%rs3631, [%rd12220];
	setp.ne.s16	%p724, %rs3631, 0;
	not.pred 	%p725, %p724;
	@%p725 bra 	BB46_732;
	bra.uni 	BB46_731;

BB46_731:
	add.u64 	%rd12221, %SP, 500;
	.loc	1 466 1
tmp1731:
	add.s64 	%rd12222, %rd12221, 16;
	cvt.u32.u16	%r12741, %rs1;
	cvt.u32.u16	%r12742, %rs30;
	mul.lo.s32 	%r12743, %r12741, %r12742;
	ld.u16 	%rs3632, [%SP+42];
	cvt.u32.u16	%r12744, %rs3632;
	mul.lo.s32 	%r12745, %r12744, 6;
	add.s32 	%r12746, %r12743, %r12745;
	cvt.u64.u16	%rd12223, %rs7;
	mov.u64 	%rd12224, cSegToComp;
	cvta.const.u64 	%rd12225, %rd12224;
	shl.b64 	%rd12226, %rd12223, 1;
	add.s64 	%rd12227, %rd12225, %rd12226;
	ld.u16 	%rs3633, [%rd12227];
	cvt.u32.u16	%r12747, %rs3633;
	add.s32 	%r12748, %r12746, %r12747;
	cvt.s64.s32	%rd12228, %r12748;
	shl.b64 	%rd12229, %rd12228, 2;
	add.s64 	%rd12230, %rd13, %rd12229;
	ld.f32 	%f1935, [%rd12230];
	cvt.u32.u16	%r12749, %rs1;
	cvt.u32.u16	%r12750, %rs30;
	mul.lo.s32 	%r12751, %r12749, %r12750;
	ld.u16 	%rs3634, [%SP+42];
	cvt.u32.u16	%r12752, %rs3634;
	mul.lo.s32 	%r12753, %r12752, 7;
	add.s32 	%r12754, %r12751, %r12753;
	cvt.u64.u16	%rd12231, %rs7;
	shl.b64 	%rd12232, %rd12231, 1;
	add.s64 	%rd12233, %rd12225, %rd12232;
	ld.u16 	%rs3635, [%rd12233];
	cvt.u32.u16	%r12755, %rs3635;
	add.s32 	%r12756, %r12754, %r12755;
	cvt.s64.s32	%rd12234, %r12756;
	shl.b64 	%rd12235, %rd12234, 2;
	add.s64 	%rd12236, %rd13, %rd12235;
	ld.f32 	%f1936, [%rd12236];
	cvt.u32.u16	%r12757, %rs1;
	cvt.u32.u16	%r12758, %rs30;
	mul.lo.s32 	%r12759, %r12757, %r12758;
	ld.u16 	%rs3636, [%SP+42];
	cvt.u32.u16	%r12760, %rs3636;
	mul.lo.s32 	%r12761, %r12760, 8;
	add.s32 	%r12762, %r12759, %r12761;
	cvt.u64.u16	%rd12237, %rs7;
	shl.b64 	%rd12238, %rd12237, 1;
	add.s64 	%rd12239, %rd12225, %rd12238;
	ld.u16 	%rs3637, [%rd12239];
	cvt.u32.u16	%r12763, %rs3637;
	add.s32 	%r12764, %r12762, %r12763;
	cvt.s64.s32	%rd12240, %r12764;
	shl.b64 	%rd12241, %rd12240, 2;
	add.s64 	%rd12242, %rd13, %rd12241;
	ld.f32 	%f1937, [%rd12242];
	cvt.u32.u16	%r12765, %rs1;
	cvt.u32.u16	%r12766, %rs30;
	mul.lo.s32 	%r12767, %r12765, %r12766;
	ld.u16 	%rs3638, [%SP+42];
	cvt.u32.u16	%r12768, %rs3638;
	mul.lo.s32 	%r12769, %r12768, 9;
	add.s32 	%r12770, %r12767, %r12769;
	cvt.u64.u16	%rd12243, %rs7;
	shl.b64 	%rd12244, %rd12243, 1;
	add.s64 	%rd12245, %rd12225, %rd12244;
	ld.u16 	%rs3639, [%rd12245];
	cvt.u32.u16	%r12771, %rs3639;
	add.s32 	%r12772, %r12770, %r12771;
	cvt.s64.s32	%rd12246, %r12772;
	shl.b64 	%rd12247, %rd12246, 2;
	add.s64 	%rd12248, %rd13, %rd12247;
	ld.f32 	%f1938, [%rd12248];
	cvt.u32.u16	%r12773, %rs1;
	cvt.u32.u16	%r12774, %rs30;
	mul.lo.s32 	%r12775, %r12773, %r12774;
	ld.u16 	%rs3640, [%SP+42];
	cvt.u32.u16	%r12776, %rs3640;
	mul.lo.s32 	%r12777, %r12776, 10;
	add.s32 	%r12778, %r12775, %r12777;
	cvt.u64.u16	%rd12249, %rs7;
	shl.b64 	%rd12250, %rd12249, 1;
	add.s64 	%rd12251, %rd12225, %rd12250;
	ld.u16 	%rs3641, [%rd12251];
	cvt.u32.u16	%r12779, %rs3641;
	add.s32 	%r12780, %r12778, %r12779;
	cvt.s64.s32	%rd12252, %r12780;
	shl.b64 	%rd12253, %rd12252, 2;
	add.s64 	%rd12254, %rd13, %rd12253;
	ld.f32 	%f1939, [%rd12254];
	// Callseq Start 351
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12222;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1935;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1936;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1937;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1938;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1939;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 351
tmp1732:

BB46_732:
	.loc	1 466 1
	cvt.u32.u16	%r12781, %rs7;
	ld.u16 	%rs3642, [%SP+16];
	cvt.u32.u16	%r12782, %rs3642;
	mul.lo.s32 	%r12783, %r12782, 4;
	add.s32 	%r12784, %r12781, %r12783;
	cvt.s64.s32	%rd12255, %r12784;
	shl.b64 	%rd12256, %rd12255, 1;
	mov.u64 	%rd12257, cBoolModel;
	cvta.const.u64 	%rd12258, %rd12257;
	add.s64 	%rd12259, %rd12258, %rd12256;
	ld.u16 	%rs3643, [%rd12259];
	setp.ne.s16	%p726, %rs3643, 0;
	not.pred 	%p727, %p726;
	@%p727 bra 	BB46_734;
	bra.uni 	BB46_733;

BB46_733:
	add.u64 	%rd12260, %SP, 500;
	.loc	1 466 1
tmp1733:
	add.s64 	%rd12261, %rd12260, 20;
	cvt.u32.u16	%r12785, %rs1;
	cvt.u32.u16	%r12786, %rs30;
	mul.lo.s32 	%r12787, %r12785, %r12786;
	ld.u16 	%rs3644, [%SP+42];
	cvt.u32.u16	%r12788, %rs3644;
	mul.lo.s32 	%r12789, %r12788, 11;
	add.s32 	%r12790, %r12787, %r12789;
	cvt.u64.u16	%rd12262, %rs7;
	mov.u64 	%rd12263, cSegToComp;
	cvta.const.u64 	%rd12264, %rd12263;
	shl.b64 	%rd12265, %rd12262, 1;
	add.s64 	%rd12266, %rd12264, %rd12265;
	ld.u16 	%rs3645, [%rd12266];
	cvt.u32.u16	%r12791, %rs3645;
	add.s32 	%r12792, %r12790, %r12791;
	cvt.s64.s32	%rd12267, %r12792;
	shl.b64 	%rd12268, %rd12267, 2;
	add.s64 	%rd12269, %rd13, %rd12268;
	ld.f32 	%f1940, [%rd12269];
	cvt.u32.u16	%r12793, %rs1;
	cvt.u32.u16	%r12794, %rs30;
	mul.lo.s32 	%r12795, %r12793, %r12794;
	ld.u16 	%rs3646, [%SP+42];
	cvt.u32.u16	%r12796, %rs3646;
	mul.lo.s32 	%r12797, %r12796, 12;
	add.s32 	%r12798, %r12795, %r12797;
	cvt.u64.u16	%rd12270, %rs7;
	shl.b64 	%rd12271, %rd12270, 1;
	add.s64 	%rd12272, %rd12264, %rd12271;
	ld.u16 	%rs3647, [%rd12272];
	cvt.u32.u16	%r12799, %rs3647;
	add.s32 	%r12800, %r12798, %r12799;
	cvt.s64.s32	%rd12273, %r12800;
	shl.b64 	%rd12274, %rd12273, 2;
	add.s64 	%rd12275, %rd13, %rd12274;
	ld.f32 	%f1941, [%rd12275];
	cvt.u32.u16	%r12801, %rs1;
	cvt.u32.u16	%r12802, %rs30;
	mul.lo.s32 	%r12803, %r12801, %r12802;
	ld.u16 	%rs3648, [%SP+42];
	cvt.u32.u16	%r12804, %rs3648;
	mul.lo.s32 	%r12805, %r12804, 13;
	add.s32 	%r12806, %r12803, %r12805;
	cvt.u64.u16	%rd12276, %rs7;
	shl.b64 	%rd12277, %rd12276, 1;
	add.s64 	%rd12278, %rd12264, %rd12277;
	ld.u16 	%rs3649, [%rd12278];
	cvt.u32.u16	%r12807, %rs3649;
	add.s32 	%r12808, %r12806, %r12807;
	cvt.s64.s32	%rd12279, %r12808;
	shl.b64 	%rd12280, %rd12279, 2;
	add.s64 	%rd12281, %rd13, %rd12280;
	ld.f32 	%f1942, [%rd12281];
	cvt.u32.u16	%r12809, %rs1;
	cvt.u32.u16	%r12810, %rs30;
	mul.lo.s32 	%r12811, %r12809, %r12810;
	ld.u16 	%rs3650, [%SP+42];
	cvt.u32.u16	%r12812, %rs3650;
	mul.lo.s32 	%r12813, %r12812, 14;
	add.s32 	%r12814, %r12811, %r12813;
	cvt.u64.u16	%rd12282, %rs7;
	shl.b64 	%rd12283, %rd12282, 1;
	add.s64 	%rd12284, %rd12264, %rd12283;
	ld.u16 	%rs3651, [%rd12284];
	cvt.u32.u16	%r12815, %rs3651;
	add.s32 	%r12816, %r12814, %r12815;
	cvt.s64.s32	%rd12285, %r12816;
	shl.b64 	%rd12286, %rd12285, 2;
	add.s64 	%rd12287, %rd13, %rd12286;
	ld.f32 	%f1943, [%rd12287];
	cvt.u32.u16	%r12817, %rs1;
	cvt.u32.u16	%r12818, %rs30;
	mul.lo.s32 	%r12819, %r12817, %r12818;
	ld.u16 	%rs3652, [%SP+42];
	cvt.u32.u16	%r12820, %rs3652;
	mul.lo.s32 	%r12821, %r12820, 15;
	add.s32 	%r12822, %r12819, %r12821;
	cvt.u64.u16	%rd12288, %rs7;
	shl.b64 	%rd12289, %rd12288, 1;
	add.s64 	%rd12290, %rd12264, %rd12289;
	ld.u16 	%rs3653, [%rd12290];
	cvt.u32.u16	%r12823, %rs3653;
	add.s32 	%r12824, %r12822, %r12823;
	cvt.s64.s32	%rd12291, %r12824;
	shl.b64 	%rd12292, %rd12291, 2;
	add.s64 	%rd12293, %rd13, %rd12292;
	ld.f32 	%f1944, [%rd12293];
	// Callseq Start 352
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12261;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1940;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1941;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1942;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1943;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1944;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 352
tmp1734:

BB46_734:
	.loc	1 466 1
	cvt.u32.u16	%r12825, %rs7;
	ld.u16 	%rs3654, [%SP+16];
	cvt.u32.u16	%r12826, %rs3654;
	mul.lo.s32 	%r12827, %r12826, 5;
	add.s32 	%r12828, %r12825, %r12827;
	cvt.s64.s32	%rd12294, %r12828;
	shl.b64 	%rd12295, %rd12294, 1;
	mov.u64 	%rd12296, cBoolModel;
	cvta.const.u64 	%rd12297, %rd12296;
	add.s64 	%rd12298, %rd12297, %rd12295;
	ld.u16 	%rs3655, [%rd12298];
	setp.ne.s16	%p728, %rs3655, 0;
	not.pred 	%p729, %p728;
	@%p729 bra 	BB46_736;
	bra.uni 	BB46_735;

BB46_735:
	add.u64 	%rd12299, %SP, 500;
	.loc	1 466 1
tmp1735:
	add.s64 	%rd12300, %rd12299, 24;
	add.s64 	%rd12301, %rd12299, 28;
	cvt.u32.u16	%r12829, %rs1;
	cvt.u32.u16	%r12830, %rs30;
	mul.lo.s32 	%r12831, %r12829, %r12830;
	ld.u16 	%rs3656, [%SP+42];
	cvt.u32.u16	%r12832, %rs3656;
	mul.lo.s32 	%r12833, %r12832, 16;
	add.s32 	%r12834, %r12831, %r12833;
	cvt.u64.u16	%rd12302, %rs7;
	mov.u64 	%rd12303, cSegToComp;
	cvta.const.u64 	%rd12304, %rd12303;
	shl.b64 	%rd12305, %rd12302, 1;
	add.s64 	%rd12306, %rd12304, %rd12305;
	ld.u16 	%rs3657, [%rd12306];
	cvt.u32.u16	%r12835, %rs3657;
	add.s32 	%r12836, %r12834, %r12835;
	cvt.s64.s32	%rd12307, %r12836;
	shl.b64 	%rd12308, %rd12307, 2;
	add.s64 	%rd12309, %rd13, %rd12308;
	ld.f32 	%f1945, [%rd12309];
	cvt.u32.u16	%r12837, %rs1;
	cvt.u32.u16	%r12838, %rs30;
	mul.lo.s32 	%r12839, %r12837, %r12838;
	ld.u16 	%rs3658, [%SP+42];
	cvt.u32.u16	%r12840, %rs3658;
	mul.lo.s32 	%r12841, %r12840, 17;
	add.s32 	%r12842, %r12839, %r12841;
	cvt.u64.u16	%rd12310, %rs7;
	shl.b64 	%rd12311, %rd12310, 1;
	add.s64 	%rd12312, %rd12304, %rd12311;
	ld.u16 	%rs3659, [%rd12312];
	cvt.u32.u16	%r12843, %rs3659;
	add.s32 	%r12844, %r12842, %r12843;
	cvt.s64.s32	%rd12313, %r12844;
	shl.b64 	%rd12314, %rd12313, 2;
	add.s64 	%rd12315, %rd13, %rd12314;
	ld.f32 	%f1946, [%rd12315];
	cvt.u32.u16	%r12845, %rs1;
	cvt.u32.u16	%r12846, %rs30;
	mul.lo.s32 	%r12847, %r12845, %r12846;
	ld.u16 	%rs3660, [%SP+42];
	cvt.u32.u16	%r12848, %rs3660;
	mul.lo.s32 	%r12849, %r12848, 18;
	add.s32 	%r12850, %r12847, %r12849;
	cvt.u64.u16	%rd12316, %rs7;
	shl.b64 	%rd12317, %rd12316, 1;
	add.s64 	%rd12318, %rd12304, %rd12317;
	ld.u16 	%rs3661, [%rd12318];
	cvt.u32.u16	%r12851, %rs3661;
	add.s32 	%r12852, %r12850, %r12851;
	cvt.s64.s32	%rd12319, %r12852;
	shl.b64 	%rd12320, %rd12319, 2;
	add.s64 	%rd12321, %rd13, %rd12320;
	ld.f32 	%f1947, [%rd12321];
	cvt.u32.u16	%r12853, %rs1;
	cvt.u32.u16	%r12854, %rs30;
	mul.lo.s32 	%r12855, %r12853, %r12854;
	ld.u16 	%rs3662, [%SP+42];
	cvt.u32.u16	%r12856, %rs3662;
	mul.lo.s32 	%r12857, %r12856, 19;
	add.s32 	%r12858, %r12855, %r12857;
	cvt.u64.u16	%rd12322, %rs7;
	shl.b64 	%rd12323, %rd12322, 1;
	add.s64 	%rd12324, %rd12304, %rd12323;
	ld.u16 	%rs3663, [%rd12324];
	cvt.u32.u16	%r12859, %rs3663;
	add.s32 	%r12860, %r12858, %r12859;
	cvt.s64.s32	%rd12325, %r12860;
	shl.b64 	%rd12326, %rd12325, 2;
	add.s64 	%rd12327, %rd13, %rd12326;
	ld.f32 	%f1948, [%rd12327];
	cvt.u32.u16	%r12861, %rs1;
	cvt.u32.u16	%r12862, %rs30;
	mul.lo.s32 	%r12863, %r12861, %r12862;
	ld.u16 	%rs3664, [%SP+42];
	cvt.u32.u16	%r12864, %rs3664;
	mul.lo.s32 	%r12865, %r12864, 20;
	add.s32 	%r12866, %r12863, %r12865;
	cvt.u64.u16	%rd12328, %rs7;
	shl.b64 	%rd12329, %rd12328, 1;
	add.s64 	%rd12330, %rd12304, %rd12329;
	ld.u16 	%rs3665, [%rd12330];
	cvt.u32.u16	%r12867, %rs3665;
	add.s32 	%r12868, %r12866, %r12867;
	cvt.s64.s32	%rd12331, %r12868;
	shl.b64 	%rd12332, %rd12331, 2;
	add.s64 	%rd12333, %rd13, %rd12332;
	ld.f32 	%f1949, [%rd12333];
	cvt.u32.u16	%r12869, %rs1;
	cvt.u32.u16	%r12870, %rs30;
	mul.lo.s32 	%r12871, %r12869, %r12870;
	ld.u16 	%rs3666, [%SP+42];
	cvt.u32.u16	%r12872, %rs3666;
	mul.lo.s32 	%r12873, %r12872, 21;
	add.s32 	%r12874, %r12871, %r12873;
	cvt.u64.u16	%rd12334, %rs7;
	shl.b64 	%rd12335, %rd12334, 1;
	add.s64 	%rd12336, %rd12304, %rd12335;
	ld.u16 	%rs3667, [%rd12336];
	cvt.u32.u16	%r12875, %rs3667;
	add.s32 	%r12876, %r12874, %r12875;
	cvt.s64.s32	%rd12337, %r12876;
	shl.b64 	%rd12338, %rd12337, 2;
	add.s64 	%rd12339, %rd13, %rd12338;
	ld.f32 	%f1950, [%rd12339];
	cvt.u32.u16	%r12877, %rs1;
	cvt.u32.u16	%r12878, %rs30;
	mul.lo.s32 	%r12879, %r12877, %r12878;
	ld.u16 	%rs3668, [%SP+42];
	cvt.u32.u16	%r12880, %rs3668;
	mul.lo.s32 	%r12881, %r12880, 22;
	add.s32 	%r12882, %r12879, %r12881;
	cvt.u64.u16	%rd12340, %rs7;
	shl.b64 	%rd12341, %rd12340, 1;
	add.s64 	%rd12342, %rd12304, %rd12341;
	ld.u16 	%rs3669, [%rd12342];
	cvt.u32.u16	%r12883, %rs3669;
	add.s32 	%r12884, %r12882, %r12883;
	cvt.s64.s32	%rd12343, %r12884;
	shl.b64 	%rd12344, %rd12343, 2;
	add.s64 	%rd12345, %rd13, %rd12344;
	ld.f32 	%f1951, [%rd12345];
	cvt.u32.u16	%r12885, %rs1;
	cvt.u32.u16	%r12886, %rs30;
	mul.lo.s32 	%r12887, %r12885, %r12886;
	ld.u16 	%rs3670, [%SP+42];
	cvt.u32.u16	%r12888, %rs3670;
	mul.lo.s32 	%r12889, %r12888, 23;
	add.s32 	%r12890, %r12887, %r12889;
	cvt.u64.u16	%rd12346, %rs7;
	shl.b64 	%rd12347, %rd12346, 1;
	add.s64 	%rd12348, %rd12304, %rd12347;
	ld.u16 	%rs3671, [%rd12348];
	cvt.u32.u16	%r12891, %rs3671;
	add.s32 	%r12892, %r12890, %r12891;
	cvt.s64.s32	%rd12349, %r12892;
	shl.b64 	%rd12350, %rd12349, 2;
	add.s64 	%rd12351, %rd13, %rd12350;
	ld.f32 	%f1952, [%rd12351];
	cvt.u32.u16	%r12893, %rs1;
	cvt.u32.u16	%r12894, %rs30;
	mul.lo.s32 	%r12895, %r12893, %r12894;
	ld.u16 	%rs3672, [%SP+42];
	cvt.u32.u16	%r12896, %rs3672;
	mul.lo.s32 	%r12897, %r12896, 24;
	add.s32 	%r12898, %r12895, %r12897;
	cvt.u64.u16	%rd12352, %rs7;
	shl.b64 	%rd12353, %rd12352, 1;
	add.s64 	%rd12354, %rd12304, %rd12353;
	ld.u16 	%rs3673, [%rd12354];
	cvt.u32.u16	%r12899, %rs3673;
	add.s32 	%r12900, %r12898, %r12899;
	cvt.s64.s32	%rd12355, %r12900;
	shl.b64 	%rd12356, %rd12355, 2;
	add.s64 	%rd12357, %rd13, %rd12356;
	ld.f32 	%f1953, [%rd12357];
	cvt.u32.u16	%r12901, %rs1;
	cvt.u32.u16	%r12902, %rs30;
	mul.lo.s32 	%r12903, %r12901, %r12902;
	ld.u16 	%rs3674, [%SP+42];
	cvt.u32.u16	%r12904, %rs3674;
	mul.lo.s32 	%r12905, %r12904, 25;
	add.s32 	%r12906, %r12903, %r12905;
	cvt.u64.u16	%rd12358, %rs7;
	shl.b64 	%rd12359, %rd12358, 1;
	add.s64 	%rd12360, %rd12304, %rd12359;
	ld.u16 	%rs3675, [%rd12360];
	cvt.u32.u16	%r12907, %rs3675;
	add.s32 	%r12908, %r12906, %r12907;
	cvt.s64.s32	%rd12361, %r12908;
	shl.b64 	%rd12362, %rd12361, 2;
	add.s64 	%rd12363, %rd13, %rd12362;
	ld.f32 	%f1954, [%rd12363];
	cvt.u32.u16	%r12909, %rs1;
	cvt.u32.u16	%r12910, %rs30;
	mul.lo.s32 	%r12911, %r12909, %r12910;
	ld.u16 	%rs3676, [%SP+42];
	cvt.u32.u16	%r12912, %rs3676;
	mul.lo.s32 	%r12913, %r12912, 26;
	add.s32 	%r12914, %r12911, %r12913;
	cvt.u64.u16	%rd12364, %rs7;
	shl.b64 	%rd12365, %rd12364, 1;
	add.s64 	%rd12366, %rd12304, %rd12365;
	ld.u16 	%rs3677, [%rd12366];
	cvt.u32.u16	%r12915, %rs3677;
	add.s32 	%r12916, %r12914, %r12915;
	cvt.s64.s32	%rd12367, %r12916;
	shl.b64 	%rd12368, %rd12367, 2;
	add.s64 	%rd12369, %rd13, %rd12368;
	ld.f32 	%f1955, [%rd12369];
	cvt.u32.u16	%r12917, %rs1;
	cvt.u32.u16	%r12918, %rs30;
	mul.lo.s32 	%r12919, %r12917, %r12918;
	ld.u16 	%rs3678, [%SP+42];
	cvt.u32.u16	%r12920, %rs3678;
	mul.lo.s32 	%r12921, %r12920, 27;
	add.s32 	%r12922, %r12919, %r12921;
	cvt.u64.u16	%rd12370, %rs7;
	shl.b64 	%rd12371, %rd12370, 1;
	add.s64 	%rd12372, %rd12304, %rd12371;
	ld.u16 	%rs3679, [%rd12372];
	cvt.u32.u16	%r12923, %rs3679;
	add.s32 	%r12924, %r12922, %r12923;
	cvt.s64.s32	%rd12373, %r12924;
	shl.b64 	%rd12374, %rd12373, 2;
	add.s64 	%rd12375, %rd13, %rd12374;
	ld.f32 	%f1956, [%rd12375];
	// Callseq Start 353
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12300;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12301;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1945;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1946;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1947;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1948;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1949;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1950;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1951;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1952;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1953;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1954;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1955;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1956;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 353
tmp1736:

BB46_736:
	.loc	1 466 1
	cvt.u32.u16	%r12925, %rs7;
	ld.u16 	%rs3680, [%SP+16];
	cvt.u32.u16	%r12926, %rs3680;
	mul.lo.s32 	%r12927, %r12926, 6;
	add.s32 	%r12928, %r12925, %r12927;
	cvt.s64.s32	%rd12376, %r12928;
	shl.b64 	%rd12377, %rd12376, 1;
	mov.u64 	%rd12378, cBoolModel;
	cvta.const.u64 	%rd12379, %rd12378;
	add.s64 	%rd12380, %rd12379, %rd12377;
	ld.u16 	%rs3681, [%rd12380];
	setp.ne.s16	%p730, %rs3681, 0;
	not.pred 	%p731, %p730;
	@%p731 bra 	BB46_738;
	bra.uni 	BB46_737;

BB46_737:
	.loc	1 466 1
tmp1737:
	cvt.u32.u16	%r12929, %rs1;
	cvt.u32.u16	%r12930, %rs30;
	mul.lo.s32 	%r12931, %r12929, %r12930;
	ld.u16 	%rs3682, [%SP+42];
	cvt.u32.u16	%r12932, %rs3682;
	mul.lo.s32 	%r12933, %r12932, 28;
	add.s32 	%r12934, %r12931, %r12933;
	cvt.u64.u16	%rd12381, %rs7;
	mov.u64 	%rd12382, cSegToComp;
	cvta.const.u64 	%rd12383, %rd12382;
	shl.b64 	%rd12384, %rd12381, 1;
	add.s64 	%rd12385, %rd12383, %rd12384;
	ld.u16 	%rs3683, [%rd12385];
	cvt.u32.u16	%r12935, %rs3683;
	add.s32 	%r12936, %r12934, %r12935;
	cvt.s64.s32	%rd12386, %r12936;
	shl.b64 	%rd12387, %rd12386, 2;
	add.s64 	%rd12388, %rd13, %rd12387;
	ld.f32 	%f1957, [%rd12388];
	cvt.u32.u16	%r12937, %rs1;
	cvt.u32.u16	%r12938, %rs30;
	mul.lo.s32 	%r12939, %r12937, %r12938;
	ld.u16 	%rs3684, [%SP+42];
	cvt.u32.u16	%r12940, %rs3684;
	mul.lo.s32 	%r12941, %r12940, 29;
	add.s32 	%r12942, %r12939, %r12941;
	cvt.u64.u16	%rd12389, %rs7;
	shl.b64 	%rd12390, %rd12389, 1;
	add.s64 	%rd12391, %rd12383, %rd12390;
	ld.u16 	%rs3685, [%rd12391];
	cvt.u32.u16	%r12943, %rs3685;
	add.s32 	%r12944, %r12942, %r12943;
	cvt.s64.s32	%rd12392, %r12944;
	shl.b64 	%rd12393, %rd12392, 2;
	add.s64 	%rd12394, %rd13, %rd12393;
	ld.f32 	%f1958, [%rd12394];
	// Callseq Start 354
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2202;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1957;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1958;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 354
tmp1738:

BB46_738:
	.loc	1 466 1
	cvt.u32.u16	%r12945, %rs8;
	ld.u16 	%rs3686, [%SP+16];
	cvt.u32.u16	%r12946, %rs3686;
	mul.lo.s32 	%r12947, %r12946, 0;
	add.s32 	%r12948, %r12945, %r12947;
	cvt.s64.s32	%rd12395, %r12948;
	shl.b64 	%rd12396, %rd12395, 1;
	mov.u64 	%rd12397, cBoolModel;
	cvta.const.u64 	%rd12398, %rd12397;
	add.s64 	%rd12399, %rd12398, %rd12396;
	ld.u16 	%rs3687, [%rd12399];
	setp.ne.s16	%p732, %rs3687, 0;
	not.pred 	%p733, %p732;
	@%p733 bra 	BB46_740;
	bra.uni 	BB46_739;

BB46_739:
	add.u64 	%rd12400, %SP, 540;
	.loc	1 466 1
tmp1739:
	add.s64 	%rd12401, %rd12400, 4;
	cvt.u32.u16	%r12949, %rs1;
	cvt.u32.u16	%r12950, %rs30;
	mul.lo.s32 	%r12951, %r12949, %r12950;
	ld.u16 	%rs3688, [%SP+42];
	cvt.u32.u16	%r12952, %rs3688;
	mul.lo.s32 	%r12953, %r12952, 0;
	add.s32 	%r12954, %r12951, %r12953;
	cvt.u64.u16	%rd12402, %rs8;
	mov.u64 	%rd12403, cSegToComp;
	cvta.const.u64 	%rd12404, %rd12403;
	shl.b64 	%rd12405, %rd12402, 1;
	add.s64 	%rd12406, %rd12404, %rd12405;
	ld.u16 	%rs3689, [%rd12406];
	cvt.u32.u16	%r12955, %rs3689;
	add.s32 	%r12956, %r12954, %r12955;
	cvt.s64.s32	%rd12407, %r12956;
	shl.b64 	%rd12408, %rd12407, 2;
	add.s64 	%rd12409, %rd13, %rd12408;
	ld.f32 	%f1959, [%rd12409];
	cvt.u32.u16	%r12957, %rs1;
	cvt.u32.u16	%r12958, %rs30;
	mul.lo.s32 	%r12959, %r12957, %r12958;
	ld.u16 	%rs3690, [%SP+42];
	cvt.u32.u16	%r12960, %rs3690;
	mul.lo.s32 	%r12961, %r12960, 1;
	add.s32 	%r12962, %r12959, %r12961;
	cvt.u64.u16	%rd12410, %rs8;
	shl.b64 	%rd12411, %rd12410, 1;
	add.s64 	%rd12412, %rd12404, %rd12411;
	ld.u16 	%rs3691, [%rd12412];
	cvt.u32.u16	%r12963, %rs3691;
	add.s32 	%r12964, %r12962, %r12963;
	cvt.s64.s32	%rd12413, %r12964;
	shl.b64 	%rd12414, %rd12413, 2;
	add.s64 	%rd12415, %rd13, %rd12414;
	ld.f32 	%f1960, [%rd12415];
	ld.f32 	%f1961, [%SP+572];
	add.s64 	%rd12416, %rd12400, 36;
	// Callseq Start 355
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12400;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12401;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1959;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1960;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1961;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd12416;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 355
tmp1740:

BB46_740:
	.loc	1 466 1
	cvt.u32.u16	%r12965, %rs8;
	ld.u16 	%rs3692, [%SP+16];
	cvt.u32.u16	%r12966, %rs3692;
	mul.lo.s32 	%r12967, %r12966, 1;
	add.s32 	%r12968, %r12965, %r12967;
	cvt.s64.s32	%rd12417, %r12968;
	shl.b64 	%rd12418, %rd12417, 1;
	mov.u64 	%rd12419, cBoolModel;
	cvta.const.u64 	%rd12420, %rd12419;
	add.s64 	%rd12421, %rd12420, %rd12418;
	ld.u16 	%rs3693, [%rd12421];
	setp.ne.s16	%p734, %rs3693, 0;
	not.pred 	%p735, %p734;
	@%p735 bra 	BB46_742;
	bra.uni 	BB46_741;

BB46_741:
	add.u64 	%rd12422, %SP, 540;
	.loc	1 466 1
tmp1741:
	add.s64 	%rd12423, %rd12422, 8;
	ld.f32 	%f1962, [%SP+576];
	add.s64 	%rd12424, %rd12422, 32;
	// Callseq Start 356
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12423;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1962;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12424;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 356
tmp1742:

BB46_742:
	.loc	1 466 1
	cvt.u32.u16	%r12969, %rs8;
	ld.u16 	%rs3694, [%SP+16];
	cvt.u32.u16	%r12970, %rs3694;
	mul.lo.s32 	%r12971, %r12970, 2;
	add.s32 	%r12972, %r12969, %r12971;
	cvt.s64.s32	%rd12425, %r12972;
	shl.b64 	%rd12426, %rd12425, 1;
	mov.u64 	%rd12427, cBoolModel;
	cvta.const.u64 	%rd12428, %rd12427;
	add.s64 	%rd12429, %rd12428, %rd12426;
	ld.u16 	%rs3695, [%rd12429];
	setp.ne.s16	%p736, %rs3695, 0;
	not.pred 	%p737, %p736;
	@%p737 bra 	BB46_744;
	bra.uni 	BB46_743;

BB46_743:
	add.u64 	%rd12430, %SP, 540;
	.loc	1 466 1
tmp1743:
	add.s64 	%rd12431, %rd12430, 12;
	cvt.u32.u16	%r12973, %rs1;
	cvt.u32.u16	%r12974, %rs30;
	mul.lo.s32 	%r12975, %r12973, %r12974;
	ld.u16 	%rs3696, [%SP+42];
	cvt.u32.u16	%r12976, %rs3696;
	mul.lo.s32 	%r12977, %r12976, 2;
	add.s32 	%r12978, %r12975, %r12977;
	cvt.u64.u16	%rd12432, %rs8;
	mov.u64 	%rd12433, cSegToComp;
	cvta.const.u64 	%rd12434, %rd12433;
	shl.b64 	%rd12435, %rd12432, 1;
	add.s64 	%rd12436, %rd12434, %rd12435;
	ld.u16 	%rs3697, [%rd12436];
	cvt.u32.u16	%r12979, %rs3697;
	add.s32 	%r12980, %r12978, %r12979;
	cvt.s64.s32	%rd12437, %r12980;
	shl.b64 	%rd12438, %rd12437, 2;
	add.s64 	%rd12439, %rd13, %rd12438;
	ld.f32 	%f1963, [%rd12439];
	cvt.u32.u16	%r12981, %rs1;
	cvt.u32.u16	%r12982, %rs30;
	mul.lo.s32 	%r12983, %r12981, %r12982;
	ld.u16 	%rs3698, [%SP+42];
	cvt.u32.u16	%r12984, %rs3698;
	mul.lo.s32 	%r12985, %r12984, 3;
	add.s32 	%r12986, %r12983, %r12985;
	cvt.u64.u16	%rd12440, %rs8;
	shl.b64 	%rd12441, %rd12440, 1;
	add.s64 	%rd12442, %rd12434, %rd12441;
	ld.u16 	%rs3699, [%rd12442];
	cvt.u32.u16	%r12987, %rs3699;
	add.s32 	%r12988, %r12986, %r12987;
	cvt.s64.s32	%rd12443, %r12988;
	shl.b64 	%rd12444, %rd12443, 2;
	add.s64 	%rd12445, %rd13, %rd12444;
	ld.f32 	%f1964, [%rd12445];
	cvt.u32.u16	%r12989, %rs1;
	cvt.u32.u16	%r12990, %rs30;
	mul.lo.s32 	%r12991, %r12989, %r12990;
	ld.u16 	%rs3700, [%SP+42];
	cvt.u32.u16	%r12992, %rs3700;
	mul.lo.s32 	%r12993, %r12992, 4;
	add.s32 	%r12994, %r12991, %r12993;
	cvt.u64.u16	%rd12446, %rs8;
	shl.b64 	%rd12447, %rd12446, 1;
	add.s64 	%rd12448, %rd12434, %rd12447;
	ld.u16 	%rs3701, [%rd12448];
	cvt.u32.u16	%r12995, %rs3701;
	add.s32 	%r12996, %r12994, %r12995;
	cvt.s64.s32	%rd12449, %r12996;
	shl.b64 	%rd12450, %rd12449, 2;
	add.s64 	%rd12451, %rd13, %rd12450;
	ld.f32 	%f1965, [%rd12451];
	cvt.u32.u16	%r12997, %rs1;
	cvt.u32.u16	%r12998, %rs30;
	mul.lo.s32 	%r12999, %r12997, %r12998;
	ld.u16 	%rs3702, [%SP+42];
	cvt.u32.u16	%r13000, %rs3702;
	mul.lo.s32 	%r13001, %r13000, 5;
	add.s32 	%r13002, %r12999, %r13001;
	cvt.u64.u16	%rd12452, %rs8;
	shl.b64 	%rd12453, %rd12452, 1;
	add.s64 	%rd12454, %rd12434, %rd12453;
	ld.u16 	%rs3703, [%rd12454];
	cvt.u32.u16	%r13003, %rs3703;
	add.s32 	%r13004, %r13002, %r13003;
	cvt.s64.s32	%rd12455, %r13004;
	shl.b64 	%rd12456, %rd12455, 2;
	add.s64 	%rd12457, %rd13, %rd12456;
	ld.f32 	%f1966, [%rd12457];
	ld.f32 	%f1967, [%SP+572];
	// Callseq Start 357
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12431;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1963;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1964;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1965;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1966;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1967;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 357
tmp1744:

BB46_744:
	.loc	1 466 1
	cvt.u32.u16	%r13005, %rs8;
	ld.u16 	%rs3704, [%SP+16];
	cvt.u32.u16	%r13006, %rs3704;
	mul.lo.s32 	%r13007, %r13006, 3;
	add.s32 	%r13008, %r13005, %r13007;
	cvt.s64.s32	%rd12458, %r13008;
	shl.b64 	%rd12459, %rd12458, 1;
	mov.u64 	%rd12460, cBoolModel;
	cvta.const.u64 	%rd12461, %rd12460;
	add.s64 	%rd12462, %rd12461, %rd12459;
	ld.u16 	%rs3705, [%rd12462];
	setp.ne.s16	%p738, %rs3705, 0;
	not.pred 	%p739, %p738;
	@%p739 bra 	BB46_746;
	bra.uni 	BB46_745;

BB46_745:
	add.u64 	%rd12463, %SP, 540;
	.loc	1 466 1
tmp1745:
	add.s64 	%rd12464, %rd12463, 16;
	cvt.u32.u16	%r13009, %rs1;
	cvt.u32.u16	%r13010, %rs30;
	mul.lo.s32 	%r13011, %r13009, %r13010;
	ld.u16 	%rs3706, [%SP+42];
	cvt.u32.u16	%r13012, %rs3706;
	mul.lo.s32 	%r13013, %r13012, 6;
	add.s32 	%r13014, %r13011, %r13013;
	cvt.u64.u16	%rd12465, %rs8;
	mov.u64 	%rd12466, cSegToComp;
	cvta.const.u64 	%rd12467, %rd12466;
	shl.b64 	%rd12468, %rd12465, 1;
	add.s64 	%rd12469, %rd12467, %rd12468;
	ld.u16 	%rs3707, [%rd12469];
	cvt.u32.u16	%r13015, %rs3707;
	add.s32 	%r13016, %r13014, %r13015;
	cvt.s64.s32	%rd12470, %r13016;
	shl.b64 	%rd12471, %rd12470, 2;
	add.s64 	%rd12472, %rd13, %rd12471;
	ld.f32 	%f1968, [%rd12472];
	cvt.u32.u16	%r13017, %rs1;
	cvt.u32.u16	%r13018, %rs30;
	mul.lo.s32 	%r13019, %r13017, %r13018;
	ld.u16 	%rs3708, [%SP+42];
	cvt.u32.u16	%r13020, %rs3708;
	mul.lo.s32 	%r13021, %r13020, 7;
	add.s32 	%r13022, %r13019, %r13021;
	cvt.u64.u16	%rd12473, %rs8;
	shl.b64 	%rd12474, %rd12473, 1;
	add.s64 	%rd12475, %rd12467, %rd12474;
	ld.u16 	%rs3709, [%rd12475];
	cvt.u32.u16	%r13023, %rs3709;
	add.s32 	%r13024, %r13022, %r13023;
	cvt.s64.s32	%rd12476, %r13024;
	shl.b64 	%rd12477, %rd12476, 2;
	add.s64 	%rd12478, %rd13, %rd12477;
	ld.f32 	%f1969, [%rd12478];
	cvt.u32.u16	%r13025, %rs1;
	cvt.u32.u16	%r13026, %rs30;
	mul.lo.s32 	%r13027, %r13025, %r13026;
	ld.u16 	%rs3710, [%SP+42];
	cvt.u32.u16	%r13028, %rs3710;
	mul.lo.s32 	%r13029, %r13028, 8;
	add.s32 	%r13030, %r13027, %r13029;
	cvt.u64.u16	%rd12479, %rs8;
	shl.b64 	%rd12480, %rd12479, 1;
	add.s64 	%rd12481, %rd12467, %rd12480;
	ld.u16 	%rs3711, [%rd12481];
	cvt.u32.u16	%r13031, %rs3711;
	add.s32 	%r13032, %r13030, %r13031;
	cvt.s64.s32	%rd12482, %r13032;
	shl.b64 	%rd12483, %rd12482, 2;
	add.s64 	%rd12484, %rd13, %rd12483;
	ld.f32 	%f1970, [%rd12484];
	cvt.u32.u16	%r13033, %rs1;
	cvt.u32.u16	%r13034, %rs30;
	mul.lo.s32 	%r13035, %r13033, %r13034;
	ld.u16 	%rs3712, [%SP+42];
	cvt.u32.u16	%r13036, %rs3712;
	mul.lo.s32 	%r13037, %r13036, 9;
	add.s32 	%r13038, %r13035, %r13037;
	cvt.u64.u16	%rd12485, %rs8;
	shl.b64 	%rd12486, %rd12485, 1;
	add.s64 	%rd12487, %rd12467, %rd12486;
	ld.u16 	%rs3713, [%rd12487];
	cvt.u32.u16	%r13039, %rs3713;
	add.s32 	%r13040, %r13038, %r13039;
	cvt.s64.s32	%rd12488, %r13040;
	shl.b64 	%rd12489, %rd12488, 2;
	add.s64 	%rd12490, %rd13, %rd12489;
	ld.f32 	%f1971, [%rd12490];
	cvt.u32.u16	%r13041, %rs1;
	cvt.u32.u16	%r13042, %rs30;
	mul.lo.s32 	%r13043, %r13041, %r13042;
	ld.u16 	%rs3714, [%SP+42];
	cvt.u32.u16	%r13044, %rs3714;
	mul.lo.s32 	%r13045, %r13044, 10;
	add.s32 	%r13046, %r13043, %r13045;
	cvt.u64.u16	%rd12491, %rs8;
	shl.b64 	%rd12492, %rd12491, 1;
	add.s64 	%rd12493, %rd12467, %rd12492;
	ld.u16 	%rs3715, [%rd12493];
	cvt.u32.u16	%r13047, %rs3715;
	add.s32 	%r13048, %r13046, %r13047;
	cvt.s64.s32	%rd12494, %r13048;
	shl.b64 	%rd12495, %rd12494, 2;
	add.s64 	%rd12496, %rd13, %rd12495;
	ld.f32 	%f1972, [%rd12496];
	// Callseq Start 358
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12464;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1968;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1969;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1970;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1971;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1972;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 358
tmp1746:

BB46_746:
	.loc	1 466 1
	cvt.u32.u16	%r13049, %rs8;
	ld.u16 	%rs3716, [%SP+16];
	cvt.u32.u16	%r13050, %rs3716;
	mul.lo.s32 	%r13051, %r13050, 4;
	add.s32 	%r13052, %r13049, %r13051;
	cvt.s64.s32	%rd12497, %r13052;
	shl.b64 	%rd12498, %rd12497, 1;
	mov.u64 	%rd12499, cBoolModel;
	cvta.const.u64 	%rd12500, %rd12499;
	add.s64 	%rd12501, %rd12500, %rd12498;
	ld.u16 	%rs3717, [%rd12501];
	setp.ne.s16	%p740, %rs3717, 0;
	not.pred 	%p741, %p740;
	@%p741 bra 	BB46_748;
	bra.uni 	BB46_747;

BB46_747:
	add.u64 	%rd12502, %SP, 540;
	.loc	1 466 1
tmp1747:
	add.s64 	%rd12503, %rd12502, 20;
	cvt.u32.u16	%r13053, %rs1;
	cvt.u32.u16	%r13054, %rs30;
	mul.lo.s32 	%r13055, %r13053, %r13054;
	ld.u16 	%rs3718, [%SP+42];
	cvt.u32.u16	%r13056, %rs3718;
	mul.lo.s32 	%r13057, %r13056, 11;
	add.s32 	%r13058, %r13055, %r13057;
	cvt.u64.u16	%rd12504, %rs8;
	mov.u64 	%rd12505, cSegToComp;
	cvta.const.u64 	%rd12506, %rd12505;
	shl.b64 	%rd12507, %rd12504, 1;
	add.s64 	%rd12508, %rd12506, %rd12507;
	ld.u16 	%rs3719, [%rd12508];
	cvt.u32.u16	%r13059, %rs3719;
	add.s32 	%r13060, %r13058, %r13059;
	cvt.s64.s32	%rd12509, %r13060;
	shl.b64 	%rd12510, %rd12509, 2;
	add.s64 	%rd12511, %rd13, %rd12510;
	ld.f32 	%f1973, [%rd12511];
	cvt.u32.u16	%r13061, %rs1;
	cvt.u32.u16	%r13062, %rs30;
	mul.lo.s32 	%r13063, %r13061, %r13062;
	ld.u16 	%rs3720, [%SP+42];
	cvt.u32.u16	%r13064, %rs3720;
	mul.lo.s32 	%r13065, %r13064, 12;
	add.s32 	%r13066, %r13063, %r13065;
	cvt.u64.u16	%rd12512, %rs8;
	shl.b64 	%rd12513, %rd12512, 1;
	add.s64 	%rd12514, %rd12506, %rd12513;
	ld.u16 	%rs3721, [%rd12514];
	cvt.u32.u16	%r13067, %rs3721;
	add.s32 	%r13068, %r13066, %r13067;
	cvt.s64.s32	%rd12515, %r13068;
	shl.b64 	%rd12516, %rd12515, 2;
	add.s64 	%rd12517, %rd13, %rd12516;
	ld.f32 	%f1974, [%rd12517];
	cvt.u32.u16	%r13069, %rs1;
	cvt.u32.u16	%r13070, %rs30;
	mul.lo.s32 	%r13071, %r13069, %r13070;
	ld.u16 	%rs3722, [%SP+42];
	cvt.u32.u16	%r13072, %rs3722;
	mul.lo.s32 	%r13073, %r13072, 13;
	add.s32 	%r13074, %r13071, %r13073;
	cvt.u64.u16	%rd12518, %rs8;
	shl.b64 	%rd12519, %rd12518, 1;
	add.s64 	%rd12520, %rd12506, %rd12519;
	ld.u16 	%rs3723, [%rd12520];
	cvt.u32.u16	%r13075, %rs3723;
	add.s32 	%r13076, %r13074, %r13075;
	cvt.s64.s32	%rd12521, %r13076;
	shl.b64 	%rd12522, %rd12521, 2;
	add.s64 	%rd12523, %rd13, %rd12522;
	ld.f32 	%f1975, [%rd12523];
	cvt.u32.u16	%r13077, %rs1;
	cvt.u32.u16	%r13078, %rs30;
	mul.lo.s32 	%r13079, %r13077, %r13078;
	ld.u16 	%rs3724, [%SP+42];
	cvt.u32.u16	%r13080, %rs3724;
	mul.lo.s32 	%r13081, %r13080, 14;
	add.s32 	%r13082, %r13079, %r13081;
	cvt.u64.u16	%rd12524, %rs8;
	shl.b64 	%rd12525, %rd12524, 1;
	add.s64 	%rd12526, %rd12506, %rd12525;
	ld.u16 	%rs3725, [%rd12526];
	cvt.u32.u16	%r13083, %rs3725;
	add.s32 	%r13084, %r13082, %r13083;
	cvt.s64.s32	%rd12527, %r13084;
	shl.b64 	%rd12528, %rd12527, 2;
	add.s64 	%rd12529, %rd13, %rd12528;
	ld.f32 	%f1976, [%rd12529];
	cvt.u32.u16	%r13085, %rs1;
	cvt.u32.u16	%r13086, %rs30;
	mul.lo.s32 	%r13087, %r13085, %r13086;
	ld.u16 	%rs3726, [%SP+42];
	cvt.u32.u16	%r13088, %rs3726;
	mul.lo.s32 	%r13089, %r13088, 15;
	add.s32 	%r13090, %r13087, %r13089;
	cvt.u64.u16	%rd12530, %rs8;
	shl.b64 	%rd12531, %rd12530, 1;
	add.s64 	%rd12532, %rd12506, %rd12531;
	ld.u16 	%rs3727, [%rd12532];
	cvt.u32.u16	%r13091, %rs3727;
	add.s32 	%r13092, %r13090, %r13091;
	cvt.s64.s32	%rd12533, %r13092;
	shl.b64 	%rd12534, %rd12533, 2;
	add.s64 	%rd12535, %rd13, %rd12534;
	ld.f32 	%f1977, [%rd12535];
	// Callseq Start 359
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12503;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1973;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1974;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1975;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1976;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1977;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 359
tmp1748:

BB46_748:
	.loc	1 466 1
	cvt.u32.u16	%r13093, %rs8;
	ld.u16 	%rs3728, [%SP+16];
	cvt.u32.u16	%r13094, %rs3728;
	mul.lo.s32 	%r13095, %r13094, 5;
	add.s32 	%r13096, %r13093, %r13095;
	cvt.s64.s32	%rd12536, %r13096;
	shl.b64 	%rd12537, %rd12536, 1;
	mov.u64 	%rd12538, cBoolModel;
	cvta.const.u64 	%rd12539, %rd12538;
	add.s64 	%rd12540, %rd12539, %rd12537;
	ld.u16 	%rs3729, [%rd12540];
	setp.ne.s16	%p742, %rs3729, 0;
	not.pred 	%p743, %p742;
	@%p743 bra 	BB46_750;
	bra.uni 	BB46_749;

BB46_749:
	add.u64 	%rd12541, %SP, 540;
	.loc	1 466 1
tmp1749:
	add.s64 	%rd12542, %rd12541, 24;
	add.s64 	%rd12543, %rd12541, 28;
	cvt.u32.u16	%r13097, %rs1;
	cvt.u32.u16	%r13098, %rs30;
	mul.lo.s32 	%r13099, %r13097, %r13098;
	ld.u16 	%rs3730, [%SP+42];
	cvt.u32.u16	%r13100, %rs3730;
	mul.lo.s32 	%r13101, %r13100, 16;
	add.s32 	%r13102, %r13099, %r13101;
	cvt.u64.u16	%rd12544, %rs8;
	mov.u64 	%rd12545, cSegToComp;
	cvta.const.u64 	%rd12546, %rd12545;
	shl.b64 	%rd12547, %rd12544, 1;
	add.s64 	%rd12548, %rd12546, %rd12547;
	ld.u16 	%rs3731, [%rd12548];
	cvt.u32.u16	%r13103, %rs3731;
	add.s32 	%r13104, %r13102, %r13103;
	cvt.s64.s32	%rd12549, %r13104;
	shl.b64 	%rd12550, %rd12549, 2;
	add.s64 	%rd12551, %rd13, %rd12550;
	ld.f32 	%f1978, [%rd12551];
	cvt.u32.u16	%r13105, %rs1;
	cvt.u32.u16	%r13106, %rs30;
	mul.lo.s32 	%r13107, %r13105, %r13106;
	ld.u16 	%rs3732, [%SP+42];
	cvt.u32.u16	%r13108, %rs3732;
	mul.lo.s32 	%r13109, %r13108, 17;
	add.s32 	%r13110, %r13107, %r13109;
	cvt.u64.u16	%rd12552, %rs8;
	shl.b64 	%rd12553, %rd12552, 1;
	add.s64 	%rd12554, %rd12546, %rd12553;
	ld.u16 	%rs3733, [%rd12554];
	cvt.u32.u16	%r13111, %rs3733;
	add.s32 	%r13112, %r13110, %r13111;
	cvt.s64.s32	%rd12555, %r13112;
	shl.b64 	%rd12556, %rd12555, 2;
	add.s64 	%rd12557, %rd13, %rd12556;
	ld.f32 	%f1979, [%rd12557];
	cvt.u32.u16	%r13113, %rs1;
	cvt.u32.u16	%r13114, %rs30;
	mul.lo.s32 	%r13115, %r13113, %r13114;
	ld.u16 	%rs3734, [%SP+42];
	cvt.u32.u16	%r13116, %rs3734;
	mul.lo.s32 	%r13117, %r13116, 18;
	add.s32 	%r13118, %r13115, %r13117;
	cvt.u64.u16	%rd12558, %rs8;
	shl.b64 	%rd12559, %rd12558, 1;
	add.s64 	%rd12560, %rd12546, %rd12559;
	ld.u16 	%rs3735, [%rd12560];
	cvt.u32.u16	%r13119, %rs3735;
	add.s32 	%r13120, %r13118, %r13119;
	cvt.s64.s32	%rd12561, %r13120;
	shl.b64 	%rd12562, %rd12561, 2;
	add.s64 	%rd12563, %rd13, %rd12562;
	ld.f32 	%f1980, [%rd12563];
	cvt.u32.u16	%r13121, %rs1;
	cvt.u32.u16	%r13122, %rs30;
	mul.lo.s32 	%r13123, %r13121, %r13122;
	ld.u16 	%rs3736, [%SP+42];
	cvt.u32.u16	%r13124, %rs3736;
	mul.lo.s32 	%r13125, %r13124, 19;
	add.s32 	%r13126, %r13123, %r13125;
	cvt.u64.u16	%rd12564, %rs8;
	shl.b64 	%rd12565, %rd12564, 1;
	add.s64 	%rd12566, %rd12546, %rd12565;
	ld.u16 	%rs3737, [%rd12566];
	cvt.u32.u16	%r13127, %rs3737;
	add.s32 	%r13128, %r13126, %r13127;
	cvt.s64.s32	%rd12567, %r13128;
	shl.b64 	%rd12568, %rd12567, 2;
	add.s64 	%rd12569, %rd13, %rd12568;
	ld.f32 	%f1981, [%rd12569];
	cvt.u32.u16	%r13129, %rs1;
	cvt.u32.u16	%r13130, %rs30;
	mul.lo.s32 	%r13131, %r13129, %r13130;
	ld.u16 	%rs3738, [%SP+42];
	cvt.u32.u16	%r13132, %rs3738;
	mul.lo.s32 	%r13133, %r13132, 20;
	add.s32 	%r13134, %r13131, %r13133;
	cvt.u64.u16	%rd12570, %rs8;
	shl.b64 	%rd12571, %rd12570, 1;
	add.s64 	%rd12572, %rd12546, %rd12571;
	ld.u16 	%rs3739, [%rd12572];
	cvt.u32.u16	%r13135, %rs3739;
	add.s32 	%r13136, %r13134, %r13135;
	cvt.s64.s32	%rd12573, %r13136;
	shl.b64 	%rd12574, %rd12573, 2;
	add.s64 	%rd12575, %rd13, %rd12574;
	ld.f32 	%f1982, [%rd12575];
	cvt.u32.u16	%r13137, %rs1;
	cvt.u32.u16	%r13138, %rs30;
	mul.lo.s32 	%r13139, %r13137, %r13138;
	ld.u16 	%rs3740, [%SP+42];
	cvt.u32.u16	%r13140, %rs3740;
	mul.lo.s32 	%r13141, %r13140, 21;
	add.s32 	%r13142, %r13139, %r13141;
	cvt.u64.u16	%rd12576, %rs8;
	shl.b64 	%rd12577, %rd12576, 1;
	add.s64 	%rd12578, %rd12546, %rd12577;
	ld.u16 	%rs3741, [%rd12578];
	cvt.u32.u16	%r13143, %rs3741;
	add.s32 	%r13144, %r13142, %r13143;
	cvt.s64.s32	%rd12579, %r13144;
	shl.b64 	%rd12580, %rd12579, 2;
	add.s64 	%rd12581, %rd13, %rd12580;
	ld.f32 	%f1983, [%rd12581];
	cvt.u32.u16	%r13145, %rs1;
	cvt.u32.u16	%r13146, %rs30;
	mul.lo.s32 	%r13147, %r13145, %r13146;
	ld.u16 	%rs3742, [%SP+42];
	cvt.u32.u16	%r13148, %rs3742;
	mul.lo.s32 	%r13149, %r13148, 22;
	add.s32 	%r13150, %r13147, %r13149;
	cvt.u64.u16	%rd12582, %rs8;
	shl.b64 	%rd12583, %rd12582, 1;
	add.s64 	%rd12584, %rd12546, %rd12583;
	ld.u16 	%rs3743, [%rd12584];
	cvt.u32.u16	%r13151, %rs3743;
	add.s32 	%r13152, %r13150, %r13151;
	cvt.s64.s32	%rd12585, %r13152;
	shl.b64 	%rd12586, %rd12585, 2;
	add.s64 	%rd12587, %rd13, %rd12586;
	ld.f32 	%f1984, [%rd12587];
	cvt.u32.u16	%r13153, %rs1;
	cvt.u32.u16	%r13154, %rs30;
	mul.lo.s32 	%r13155, %r13153, %r13154;
	ld.u16 	%rs3744, [%SP+42];
	cvt.u32.u16	%r13156, %rs3744;
	mul.lo.s32 	%r13157, %r13156, 23;
	add.s32 	%r13158, %r13155, %r13157;
	cvt.u64.u16	%rd12588, %rs8;
	shl.b64 	%rd12589, %rd12588, 1;
	add.s64 	%rd12590, %rd12546, %rd12589;
	ld.u16 	%rs3745, [%rd12590];
	cvt.u32.u16	%r13159, %rs3745;
	add.s32 	%r13160, %r13158, %r13159;
	cvt.s64.s32	%rd12591, %r13160;
	shl.b64 	%rd12592, %rd12591, 2;
	add.s64 	%rd12593, %rd13, %rd12592;
	ld.f32 	%f1985, [%rd12593];
	cvt.u32.u16	%r13161, %rs1;
	cvt.u32.u16	%r13162, %rs30;
	mul.lo.s32 	%r13163, %r13161, %r13162;
	ld.u16 	%rs3746, [%SP+42];
	cvt.u32.u16	%r13164, %rs3746;
	mul.lo.s32 	%r13165, %r13164, 24;
	add.s32 	%r13166, %r13163, %r13165;
	cvt.u64.u16	%rd12594, %rs8;
	shl.b64 	%rd12595, %rd12594, 1;
	add.s64 	%rd12596, %rd12546, %rd12595;
	ld.u16 	%rs3747, [%rd12596];
	cvt.u32.u16	%r13167, %rs3747;
	add.s32 	%r13168, %r13166, %r13167;
	cvt.s64.s32	%rd12597, %r13168;
	shl.b64 	%rd12598, %rd12597, 2;
	add.s64 	%rd12599, %rd13, %rd12598;
	ld.f32 	%f1986, [%rd12599];
	cvt.u32.u16	%r13169, %rs1;
	cvt.u32.u16	%r13170, %rs30;
	mul.lo.s32 	%r13171, %r13169, %r13170;
	ld.u16 	%rs3748, [%SP+42];
	cvt.u32.u16	%r13172, %rs3748;
	mul.lo.s32 	%r13173, %r13172, 25;
	add.s32 	%r13174, %r13171, %r13173;
	cvt.u64.u16	%rd12600, %rs8;
	shl.b64 	%rd12601, %rd12600, 1;
	add.s64 	%rd12602, %rd12546, %rd12601;
	ld.u16 	%rs3749, [%rd12602];
	cvt.u32.u16	%r13175, %rs3749;
	add.s32 	%r13176, %r13174, %r13175;
	cvt.s64.s32	%rd12603, %r13176;
	shl.b64 	%rd12604, %rd12603, 2;
	add.s64 	%rd12605, %rd13, %rd12604;
	ld.f32 	%f1987, [%rd12605];
	cvt.u32.u16	%r13177, %rs1;
	cvt.u32.u16	%r13178, %rs30;
	mul.lo.s32 	%r13179, %r13177, %r13178;
	ld.u16 	%rs3750, [%SP+42];
	cvt.u32.u16	%r13180, %rs3750;
	mul.lo.s32 	%r13181, %r13180, 26;
	add.s32 	%r13182, %r13179, %r13181;
	cvt.u64.u16	%rd12606, %rs8;
	shl.b64 	%rd12607, %rd12606, 1;
	add.s64 	%rd12608, %rd12546, %rd12607;
	ld.u16 	%rs3751, [%rd12608];
	cvt.u32.u16	%r13183, %rs3751;
	add.s32 	%r13184, %r13182, %r13183;
	cvt.s64.s32	%rd12609, %r13184;
	shl.b64 	%rd12610, %rd12609, 2;
	add.s64 	%rd12611, %rd13, %rd12610;
	ld.f32 	%f1988, [%rd12611];
	cvt.u32.u16	%r13185, %rs1;
	cvt.u32.u16	%r13186, %rs30;
	mul.lo.s32 	%r13187, %r13185, %r13186;
	ld.u16 	%rs3752, [%SP+42];
	cvt.u32.u16	%r13188, %rs3752;
	mul.lo.s32 	%r13189, %r13188, 27;
	add.s32 	%r13190, %r13187, %r13189;
	cvt.u64.u16	%rd12612, %rs8;
	shl.b64 	%rd12613, %rd12612, 1;
	add.s64 	%rd12614, %rd12546, %rd12613;
	ld.u16 	%rs3753, [%rd12614];
	cvt.u32.u16	%r13191, %rs3753;
	add.s32 	%r13192, %r13190, %r13191;
	cvt.s64.s32	%rd12615, %r13192;
	shl.b64 	%rd12616, %rd12615, 2;
	add.s64 	%rd12617, %rd13, %rd12616;
	ld.f32 	%f1989, [%rd12617];
	// Callseq Start 360
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12542;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12543;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1978;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1979;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1980;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1981;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1982;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1983;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1984;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1985;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1986;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1987;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1988;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1989;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 360
tmp1750:

BB46_750:
	.loc	1 466 1
	cvt.u32.u16	%r13193, %rs8;
	ld.u16 	%rs3754, [%SP+16];
	cvt.u32.u16	%r13194, %rs3754;
	mul.lo.s32 	%r13195, %r13194, 6;
	add.s32 	%r13196, %r13193, %r13195;
	cvt.s64.s32	%rd12618, %r13196;
	shl.b64 	%rd12619, %rd12618, 1;
	mov.u64 	%rd12620, cBoolModel;
	cvta.const.u64 	%rd12621, %rd12620;
	add.s64 	%rd12622, %rd12621, %rd12619;
	ld.u16 	%rs3755, [%rd12622];
	setp.ne.s16	%p744, %rs3755, 0;
	not.pred 	%p745, %p744;
	@%p745 bra 	BB46_752;
	bra.uni 	BB46_751;

BB46_751:
	.loc	1 466 1
tmp1751:
	cvt.u32.u16	%r13197, %rs1;
	cvt.u32.u16	%r13198, %rs30;
	mul.lo.s32 	%r13199, %r13197, %r13198;
	ld.u16 	%rs3756, [%SP+42];
	cvt.u32.u16	%r13200, %rs3756;
	mul.lo.s32 	%r13201, %r13200, 28;
	add.s32 	%r13202, %r13199, %r13201;
	cvt.u64.u16	%rd12623, %rs8;
	mov.u64 	%rd12624, cSegToComp;
	cvta.const.u64 	%rd12625, %rd12624;
	shl.b64 	%rd12626, %rd12623, 1;
	add.s64 	%rd12627, %rd12625, %rd12626;
	ld.u16 	%rs3757, [%rd12627];
	cvt.u32.u16	%r13203, %rs3757;
	add.s32 	%r13204, %r13202, %r13203;
	cvt.s64.s32	%rd12628, %r13204;
	shl.b64 	%rd12629, %rd12628, 2;
	add.s64 	%rd12630, %rd13, %rd12629;
	ld.f32 	%f1990, [%rd12630];
	cvt.u32.u16	%r13205, %rs1;
	cvt.u32.u16	%r13206, %rs30;
	mul.lo.s32 	%r13207, %r13205, %r13206;
	ld.u16 	%rs3758, [%SP+42];
	cvt.u32.u16	%r13208, %rs3758;
	mul.lo.s32 	%r13209, %r13208, 29;
	add.s32 	%r13210, %r13207, %r13209;
	cvt.u64.u16	%rd12631, %rs8;
	shl.b64 	%rd12632, %rd12631, 1;
	add.s64 	%rd12633, %rd12625, %rd12632;
	ld.u16 	%rs3759, [%rd12633];
	cvt.u32.u16	%r13211, %rs3759;
	add.s32 	%r13212, %r13210, %r13211;
	cvt.s64.s32	%rd12634, %r13212;
	shl.b64 	%rd12635, %rd12634, 2;
	add.s64 	%rd12636, %rd13, %rd12635;
	ld.f32 	%f1991, [%rd12636];
	// Callseq Start 361
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2204;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1990;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1991;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 361
tmp1752:

BB46_752:
	.loc	1 466 1
	cvt.u32.u16	%r13213, %rs9;
	ld.u16 	%rs3760, [%SP+16];
	cvt.u32.u16	%r13214, %rs3760;
	mul.lo.s32 	%r13215, %r13214, 0;
	add.s32 	%r13216, %r13213, %r13215;
	cvt.s64.s32	%rd12637, %r13216;
	shl.b64 	%rd12638, %rd12637, 1;
	mov.u64 	%rd12639, cBoolModel;
	cvta.const.u64 	%rd12640, %rd12639;
	add.s64 	%rd12641, %rd12640, %rd12638;
	ld.u16 	%rs3761, [%rd12641];
	setp.ne.s16	%p746, %rs3761, 0;
	not.pred 	%p747, %p746;
	@%p747 bra 	BB46_754;
	bra.uni 	BB46_753;

BB46_753:
	add.u64 	%rd12642, %SP, 580;
	.loc	1 466 1
tmp1753:
	add.s64 	%rd12643, %rd12642, 4;
	cvt.u32.u16	%r13217, %rs1;
	cvt.u32.u16	%r13218, %rs30;
	mul.lo.s32 	%r13219, %r13217, %r13218;
	ld.u16 	%rs3762, [%SP+42];
	cvt.u32.u16	%r13220, %rs3762;
	mul.lo.s32 	%r13221, %r13220, 0;
	add.s32 	%r13222, %r13219, %r13221;
	cvt.u64.u16	%rd12644, %rs9;
	mov.u64 	%rd12645, cSegToComp;
	cvta.const.u64 	%rd12646, %rd12645;
	shl.b64 	%rd12647, %rd12644, 1;
	add.s64 	%rd12648, %rd12646, %rd12647;
	ld.u16 	%rs3763, [%rd12648];
	cvt.u32.u16	%r13223, %rs3763;
	add.s32 	%r13224, %r13222, %r13223;
	cvt.s64.s32	%rd12649, %r13224;
	shl.b64 	%rd12650, %rd12649, 2;
	add.s64 	%rd12651, %rd13, %rd12650;
	ld.f32 	%f1992, [%rd12651];
	cvt.u32.u16	%r13225, %rs1;
	cvt.u32.u16	%r13226, %rs30;
	mul.lo.s32 	%r13227, %r13225, %r13226;
	ld.u16 	%rs3764, [%SP+42];
	cvt.u32.u16	%r13228, %rs3764;
	mul.lo.s32 	%r13229, %r13228, 1;
	add.s32 	%r13230, %r13227, %r13229;
	cvt.u64.u16	%rd12652, %rs9;
	shl.b64 	%rd12653, %rd12652, 1;
	add.s64 	%rd12654, %rd12646, %rd12653;
	ld.u16 	%rs3765, [%rd12654];
	cvt.u32.u16	%r13231, %rs3765;
	add.s32 	%r13232, %r13230, %r13231;
	cvt.s64.s32	%rd12655, %r13232;
	shl.b64 	%rd12656, %rd12655, 2;
	add.s64 	%rd12657, %rd13, %rd12656;
	ld.f32 	%f1993, [%rd12657];
	ld.f32 	%f1994, [%SP+612];
	add.s64 	%rd12658, %rd12642, 36;
	// Callseq Start 362
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12642;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12643;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1992;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1993;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1994;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd12658;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 362
tmp1754:

BB46_754:
	.loc	1 466 1
	cvt.u32.u16	%r13233, %rs9;
	ld.u16 	%rs3766, [%SP+16];
	cvt.u32.u16	%r13234, %rs3766;
	mul.lo.s32 	%r13235, %r13234, 1;
	add.s32 	%r13236, %r13233, %r13235;
	cvt.s64.s32	%rd12659, %r13236;
	shl.b64 	%rd12660, %rd12659, 1;
	mov.u64 	%rd12661, cBoolModel;
	cvta.const.u64 	%rd12662, %rd12661;
	add.s64 	%rd12663, %rd12662, %rd12660;
	ld.u16 	%rs3767, [%rd12663];
	setp.ne.s16	%p748, %rs3767, 0;
	not.pred 	%p749, %p748;
	@%p749 bra 	BB46_756;
	bra.uni 	BB46_755;

BB46_755:
	add.u64 	%rd12664, %SP, 580;
	.loc	1 466 1
tmp1755:
	add.s64 	%rd12665, %rd12664, 8;
	ld.f32 	%f1995, [%SP+616];
	add.s64 	%rd12666, %rd12664, 32;
	// Callseq Start 363
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12665;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1995;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12666;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 363
tmp1756:

BB46_756:
	.loc	1 466 1
	cvt.u32.u16	%r13237, %rs9;
	ld.u16 	%rs3768, [%SP+16];
	cvt.u32.u16	%r13238, %rs3768;
	mul.lo.s32 	%r13239, %r13238, 2;
	add.s32 	%r13240, %r13237, %r13239;
	cvt.s64.s32	%rd12667, %r13240;
	shl.b64 	%rd12668, %rd12667, 1;
	mov.u64 	%rd12669, cBoolModel;
	cvta.const.u64 	%rd12670, %rd12669;
	add.s64 	%rd12671, %rd12670, %rd12668;
	ld.u16 	%rs3769, [%rd12671];
	setp.ne.s16	%p750, %rs3769, 0;
	not.pred 	%p751, %p750;
	@%p751 bra 	BB46_758;
	bra.uni 	BB46_757;

BB46_757:
	add.u64 	%rd12672, %SP, 580;
	.loc	1 466 1
tmp1757:
	add.s64 	%rd12673, %rd12672, 12;
	cvt.u32.u16	%r13241, %rs1;
	cvt.u32.u16	%r13242, %rs30;
	mul.lo.s32 	%r13243, %r13241, %r13242;
	ld.u16 	%rs3770, [%SP+42];
	cvt.u32.u16	%r13244, %rs3770;
	mul.lo.s32 	%r13245, %r13244, 2;
	add.s32 	%r13246, %r13243, %r13245;
	cvt.u64.u16	%rd12674, %rs9;
	mov.u64 	%rd12675, cSegToComp;
	cvta.const.u64 	%rd12676, %rd12675;
	shl.b64 	%rd12677, %rd12674, 1;
	add.s64 	%rd12678, %rd12676, %rd12677;
	ld.u16 	%rs3771, [%rd12678];
	cvt.u32.u16	%r13247, %rs3771;
	add.s32 	%r13248, %r13246, %r13247;
	cvt.s64.s32	%rd12679, %r13248;
	shl.b64 	%rd12680, %rd12679, 2;
	add.s64 	%rd12681, %rd13, %rd12680;
	ld.f32 	%f1996, [%rd12681];
	cvt.u32.u16	%r13249, %rs1;
	cvt.u32.u16	%r13250, %rs30;
	mul.lo.s32 	%r13251, %r13249, %r13250;
	ld.u16 	%rs3772, [%SP+42];
	cvt.u32.u16	%r13252, %rs3772;
	mul.lo.s32 	%r13253, %r13252, 3;
	add.s32 	%r13254, %r13251, %r13253;
	cvt.u64.u16	%rd12682, %rs9;
	shl.b64 	%rd12683, %rd12682, 1;
	add.s64 	%rd12684, %rd12676, %rd12683;
	ld.u16 	%rs3773, [%rd12684];
	cvt.u32.u16	%r13255, %rs3773;
	add.s32 	%r13256, %r13254, %r13255;
	cvt.s64.s32	%rd12685, %r13256;
	shl.b64 	%rd12686, %rd12685, 2;
	add.s64 	%rd12687, %rd13, %rd12686;
	ld.f32 	%f1997, [%rd12687];
	cvt.u32.u16	%r13257, %rs1;
	cvt.u32.u16	%r13258, %rs30;
	mul.lo.s32 	%r13259, %r13257, %r13258;
	ld.u16 	%rs3774, [%SP+42];
	cvt.u32.u16	%r13260, %rs3774;
	mul.lo.s32 	%r13261, %r13260, 4;
	add.s32 	%r13262, %r13259, %r13261;
	cvt.u64.u16	%rd12688, %rs9;
	shl.b64 	%rd12689, %rd12688, 1;
	add.s64 	%rd12690, %rd12676, %rd12689;
	ld.u16 	%rs3775, [%rd12690];
	cvt.u32.u16	%r13263, %rs3775;
	add.s32 	%r13264, %r13262, %r13263;
	cvt.s64.s32	%rd12691, %r13264;
	shl.b64 	%rd12692, %rd12691, 2;
	add.s64 	%rd12693, %rd13, %rd12692;
	ld.f32 	%f1998, [%rd12693];
	cvt.u32.u16	%r13265, %rs1;
	cvt.u32.u16	%r13266, %rs30;
	mul.lo.s32 	%r13267, %r13265, %r13266;
	ld.u16 	%rs3776, [%SP+42];
	cvt.u32.u16	%r13268, %rs3776;
	mul.lo.s32 	%r13269, %r13268, 5;
	add.s32 	%r13270, %r13267, %r13269;
	cvt.u64.u16	%rd12694, %rs9;
	shl.b64 	%rd12695, %rd12694, 1;
	add.s64 	%rd12696, %rd12676, %rd12695;
	ld.u16 	%rs3777, [%rd12696];
	cvt.u32.u16	%r13271, %rs3777;
	add.s32 	%r13272, %r13270, %r13271;
	cvt.s64.s32	%rd12697, %r13272;
	shl.b64 	%rd12698, %rd12697, 2;
	add.s64 	%rd12699, %rd13, %rd12698;
	ld.f32 	%f1999, [%rd12699];
	ld.f32 	%f2000, [%SP+612];
	// Callseq Start 364
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12673;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1996;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1997;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1998;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1999;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2000;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 364
tmp1758:

BB46_758:
	.loc	1 466 1
	cvt.u32.u16	%r13273, %rs9;
	ld.u16 	%rs3778, [%SP+16];
	cvt.u32.u16	%r13274, %rs3778;
	mul.lo.s32 	%r13275, %r13274, 3;
	add.s32 	%r13276, %r13273, %r13275;
	cvt.s64.s32	%rd12700, %r13276;
	shl.b64 	%rd12701, %rd12700, 1;
	mov.u64 	%rd12702, cBoolModel;
	cvta.const.u64 	%rd12703, %rd12702;
	add.s64 	%rd12704, %rd12703, %rd12701;
	ld.u16 	%rs3779, [%rd12704];
	setp.ne.s16	%p752, %rs3779, 0;
	not.pred 	%p753, %p752;
	@%p753 bra 	BB46_760;
	bra.uni 	BB46_759;

BB46_759:
	add.u64 	%rd12705, %SP, 580;
	.loc	1 466 1
tmp1759:
	add.s64 	%rd12706, %rd12705, 16;
	cvt.u32.u16	%r13277, %rs1;
	cvt.u32.u16	%r13278, %rs30;
	mul.lo.s32 	%r13279, %r13277, %r13278;
	ld.u16 	%rs3780, [%SP+42];
	cvt.u32.u16	%r13280, %rs3780;
	mul.lo.s32 	%r13281, %r13280, 6;
	add.s32 	%r13282, %r13279, %r13281;
	cvt.u64.u16	%rd12707, %rs9;
	mov.u64 	%rd12708, cSegToComp;
	cvta.const.u64 	%rd12709, %rd12708;
	shl.b64 	%rd12710, %rd12707, 1;
	add.s64 	%rd12711, %rd12709, %rd12710;
	ld.u16 	%rs3781, [%rd12711];
	cvt.u32.u16	%r13283, %rs3781;
	add.s32 	%r13284, %r13282, %r13283;
	cvt.s64.s32	%rd12712, %r13284;
	shl.b64 	%rd12713, %rd12712, 2;
	add.s64 	%rd12714, %rd13, %rd12713;
	ld.f32 	%f2001, [%rd12714];
	cvt.u32.u16	%r13285, %rs1;
	cvt.u32.u16	%r13286, %rs30;
	mul.lo.s32 	%r13287, %r13285, %r13286;
	ld.u16 	%rs3782, [%SP+42];
	cvt.u32.u16	%r13288, %rs3782;
	mul.lo.s32 	%r13289, %r13288, 7;
	add.s32 	%r13290, %r13287, %r13289;
	cvt.u64.u16	%rd12715, %rs9;
	shl.b64 	%rd12716, %rd12715, 1;
	add.s64 	%rd12717, %rd12709, %rd12716;
	ld.u16 	%rs3783, [%rd12717];
	cvt.u32.u16	%r13291, %rs3783;
	add.s32 	%r13292, %r13290, %r13291;
	cvt.s64.s32	%rd12718, %r13292;
	shl.b64 	%rd12719, %rd12718, 2;
	add.s64 	%rd12720, %rd13, %rd12719;
	ld.f32 	%f2002, [%rd12720];
	cvt.u32.u16	%r13293, %rs1;
	cvt.u32.u16	%r13294, %rs30;
	mul.lo.s32 	%r13295, %r13293, %r13294;
	ld.u16 	%rs3784, [%SP+42];
	cvt.u32.u16	%r13296, %rs3784;
	mul.lo.s32 	%r13297, %r13296, 8;
	add.s32 	%r13298, %r13295, %r13297;
	cvt.u64.u16	%rd12721, %rs9;
	shl.b64 	%rd12722, %rd12721, 1;
	add.s64 	%rd12723, %rd12709, %rd12722;
	ld.u16 	%rs3785, [%rd12723];
	cvt.u32.u16	%r13299, %rs3785;
	add.s32 	%r13300, %r13298, %r13299;
	cvt.s64.s32	%rd12724, %r13300;
	shl.b64 	%rd12725, %rd12724, 2;
	add.s64 	%rd12726, %rd13, %rd12725;
	ld.f32 	%f2003, [%rd12726];
	cvt.u32.u16	%r13301, %rs1;
	cvt.u32.u16	%r13302, %rs30;
	mul.lo.s32 	%r13303, %r13301, %r13302;
	ld.u16 	%rs3786, [%SP+42];
	cvt.u32.u16	%r13304, %rs3786;
	mul.lo.s32 	%r13305, %r13304, 9;
	add.s32 	%r13306, %r13303, %r13305;
	cvt.u64.u16	%rd12727, %rs9;
	shl.b64 	%rd12728, %rd12727, 1;
	add.s64 	%rd12729, %rd12709, %rd12728;
	ld.u16 	%rs3787, [%rd12729];
	cvt.u32.u16	%r13307, %rs3787;
	add.s32 	%r13308, %r13306, %r13307;
	cvt.s64.s32	%rd12730, %r13308;
	shl.b64 	%rd12731, %rd12730, 2;
	add.s64 	%rd12732, %rd13, %rd12731;
	ld.f32 	%f2004, [%rd12732];
	cvt.u32.u16	%r13309, %rs1;
	cvt.u32.u16	%r13310, %rs30;
	mul.lo.s32 	%r13311, %r13309, %r13310;
	ld.u16 	%rs3788, [%SP+42];
	cvt.u32.u16	%r13312, %rs3788;
	mul.lo.s32 	%r13313, %r13312, 10;
	add.s32 	%r13314, %r13311, %r13313;
	cvt.u64.u16	%rd12733, %rs9;
	shl.b64 	%rd12734, %rd12733, 1;
	add.s64 	%rd12735, %rd12709, %rd12734;
	ld.u16 	%rs3789, [%rd12735];
	cvt.u32.u16	%r13315, %rs3789;
	add.s32 	%r13316, %r13314, %r13315;
	cvt.s64.s32	%rd12736, %r13316;
	shl.b64 	%rd12737, %rd12736, 2;
	add.s64 	%rd12738, %rd13, %rd12737;
	ld.f32 	%f2005, [%rd12738];
	// Callseq Start 365
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12706;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2001;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2002;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2003;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2004;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2005;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 365
tmp1760:

BB46_760:
	.loc	1 466 1
	cvt.u32.u16	%r13317, %rs9;
	ld.u16 	%rs3790, [%SP+16];
	cvt.u32.u16	%r13318, %rs3790;
	mul.lo.s32 	%r13319, %r13318, 4;
	add.s32 	%r13320, %r13317, %r13319;
	cvt.s64.s32	%rd12739, %r13320;
	shl.b64 	%rd12740, %rd12739, 1;
	mov.u64 	%rd12741, cBoolModel;
	cvta.const.u64 	%rd12742, %rd12741;
	add.s64 	%rd12743, %rd12742, %rd12740;
	ld.u16 	%rs3791, [%rd12743];
	setp.ne.s16	%p754, %rs3791, 0;
	not.pred 	%p755, %p754;
	@%p755 bra 	BB46_762;
	bra.uni 	BB46_761;

BB46_761:
	add.u64 	%rd12744, %SP, 580;
	.loc	1 466 1
tmp1761:
	add.s64 	%rd12745, %rd12744, 20;
	cvt.u32.u16	%r13321, %rs1;
	cvt.u32.u16	%r13322, %rs30;
	mul.lo.s32 	%r13323, %r13321, %r13322;
	ld.u16 	%rs3792, [%SP+42];
	cvt.u32.u16	%r13324, %rs3792;
	mul.lo.s32 	%r13325, %r13324, 11;
	add.s32 	%r13326, %r13323, %r13325;
	cvt.u64.u16	%rd12746, %rs9;
	mov.u64 	%rd12747, cSegToComp;
	cvta.const.u64 	%rd12748, %rd12747;
	shl.b64 	%rd12749, %rd12746, 1;
	add.s64 	%rd12750, %rd12748, %rd12749;
	ld.u16 	%rs3793, [%rd12750];
	cvt.u32.u16	%r13327, %rs3793;
	add.s32 	%r13328, %r13326, %r13327;
	cvt.s64.s32	%rd12751, %r13328;
	shl.b64 	%rd12752, %rd12751, 2;
	add.s64 	%rd12753, %rd13, %rd12752;
	ld.f32 	%f2006, [%rd12753];
	cvt.u32.u16	%r13329, %rs1;
	cvt.u32.u16	%r13330, %rs30;
	mul.lo.s32 	%r13331, %r13329, %r13330;
	ld.u16 	%rs3794, [%SP+42];
	cvt.u32.u16	%r13332, %rs3794;
	mul.lo.s32 	%r13333, %r13332, 12;
	add.s32 	%r13334, %r13331, %r13333;
	cvt.u64.u16	%rd12754, %rs9;
	shl.b64 	%rd12755, %rd12754, 1;
	add.s64 	%rd12756, %rd12748, %rd12755;
	ld.u16 	%rs3795, [%rd12756];
	cvt.u32.u16	%r13335, %rs3795;
	add.s32 	%r13336, %r13334, %r13335;
	cvt.s64.s32	%rd12757, %r13336;
	shl.b64 	%rd12758, %rd12757, 2;
	add.s64 	%rd12759, %rd13, %rd12758;
	ld.f32 	%f2007, [%rd12759];
	cvt.u32.u16	%r13337, %rs1;
	cvt.u32.u16	%r13338, %rs30;
	mul.lo.s32 	%r13339, %r13337, %r13338;
	ld.u16 	%rs3796, [%SP+42];
	cvt.u32.u16	%r13340, %rs3796;
	mul.lo.s32 	%r13341, %r13340, 13;
	add.s32 	%r13342, %r13339, %r13341;
	cvt.u64.u16	%rd12760, %rs9;
	shl.b64 	%rd12761, %rd12760, 1;
	add.s64 	%rd12762, %rd12748, %rd12761;
	ld.u16 	%rs3797, [%rd12762];
	cvt.u32.u16	%r13343, %rs3797;
	add.s32 	%r13344, %r13342, %r13343;
	cvt.s64.s32	%rd12763, %r13344;
	shl.b64 	%rd12764, %rd12763, 2;
	add.s64 	%rd12765, %rd13, %rd12764;
	ld.f32 	%f2008, [%rd12765];
	cvt.u32.u16	%r13345, %rs1;
	cvt.u32.u16	%r13346, %rs30;
	mul.lo.s32 	%r13347, %r13345, %r13346;
	ld.u16 	%rs3798, [%SP+42];
	cvt.u32.u16	%r13348, %rs3798;
	mul.lo.s32 	%r13349, %r13348, 14;
	add.s32 	%r13350, %r13347, %r13349;
	cvt.u64.u16	%rd12766, %rs9;
	shl.b64 	%rd12767, %rd12766, 1;
	add.s64 	%rd12768, %rd12748, %rd12767;
	ld.u16 	%rs3799, [%rd12768];
	cvt.u32.u16	%r13351, %rs3799;
	add.s32 	%r13352, %r13350, %r13351;
	cvt.s64.s32	%rd12769, %r13352;
	shl.b64 	%rd12770, %rd12769, 2;
	add.s64 	%rd12771, %rd13, %rd12770;
	ld.f32 	%f2009, [%rd12771];
	cvt.u32.u16	%r13353, %rs1;
	cvt.u32.u16	%r13354, %rs30;
	mul.lo.s32 	%r13355, %r13353, %r13354;
	ld.u16 	%rs3800, [%SP+42];
	cvt.u32.u16	%r13356, %rs3800;
	mul.lo.s32 	%r13357, %r13356, 15;
	add.s32 	%r13358, %r13355, %r13357;
	cvt.u64.u16	%rd12772, %rs9;
	shl.b64 	%rd12773, %rd12772, 1;
	add.s64 	%rd12774, %rd12748, %rd12773;
	ld.u16 	%rs3801, [%rd12774];
	cvt.u32.u16	%r13359, %rs3801;
	add.s32 	%r13360, %r13358, %r13359;
	cvt.s64.s32	%rd12775, %r13360;
	shl.b64 	%rd12776, %rd12775, 2;
	add.s64 	%rd12777, %rd13, %rd12776;
	ld.f32 	%f2010, [%rd12777];
	// Callseq Start 366
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12745;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2006;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2007;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2008;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2009;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2010;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 366
tmp1762:

BB46_762:
	.loc	1 466 1
	cvt.u32.u16	%r13361, %rs9;
	ld.u16 	%rs3802, [%SP+16];
	cvt.u32.u16	%r13362, %rs3802;
	mul.lo.s32 	%r13363, %r13362, 5;
	add.s32 	%r13364, %r13361, %r13363;
	cvt.s64.s32	%rd12778, %r13364;
	shl.b64 	%rd12779, %rd12778, 1;
	mov.u64 	%rd12780, cBoolModel;
	cvta.const.u64 	%rd12781, %rd12780;
	add.s64 	%rd12782, %rd12781, %rd12779;
	ld.u16 	%rs3803, [%rd12782];
	setp.ne.s16	%p756, %rs3803, 0;
	not.pred 	%p757, %p756;
	@%p757 bra 	BB46_764;
	bra.uni 	BB46_763;

BB46_763:
	add.u64 	%rd12783, %SP, 580;
	.loc	1 466 1
tmp1763:
	add.s64 	%rd12784, %rd12783, 24;
	add.s64 	%rd12785, %rd12783, 28;
	cvt.u32.u16	%r13365, %rs1;
	cvt.u32.u16	%r13366, %rs30;
	mul.lo.s32 	%r13367, %r13365, %r13366;
	ld.u16 	%rs3804, [%SP+42];
	cvt.u32.u16	%r13368, %rs3804;
	mul.lo.s32 	%r13369, %r13368, 16;
	add.s32 	%r13370, %r13367, %r13369;
	cvt.u64.u16	%rd12786, %rs9;
	mov.u64 	%rd12787, cSegToComp;
	cvta.const.u64 	%rd12788, %rd12787;
	shl.b64 	%rd12789, %rd12786, 1;
	add.s64 	%rd12790, %rd12788, %rd12789;
	ld.u16 	%rs3805, [%rd12790];
	cvt.u32.u16	%r13371, %rs3805;
	add.s32 	%r13372, %r13370, %r13371;
	cvt.s64.s32	%rd12791, %r13372;
	shl.b64 	%rd12792, %rd12791, 2;
	add.s64 	%rd12793, %rd13, %rd12792;
	ld.f32 	%f2011, [%rd12793];
	cvt.u32.u16	%r13373, %rs1;
	cvt.u32.u16	%r13374, %rs30;
	mul.lo.s32 	%r13375, %r13373, %r13374;
	ld.u16 	%rs3806, [%SP+42];
	cvt.u32.u16	%r13376, %rs3806;
	mul.lo.s32 	%r13377, %r13376, 17;
	add.s32 	%r13378, %r13375, %r13377;
	cvt.u64.u16	%rd12794, %rs9;
	shl.b64 	%rd12795, %rd12794, 1;
	add.s64 	%rd12796, %rd12788, %rd12795;
	ld.u16 	%rs3807, [%rd12796];
	cvt.u32.u16	%r13379, %rs3807;
	add.s32 	%r13380, %r13378, %r13379;
	cvt.s64.s32	%rd12797, %r13380;
	shl.b64 	%rd12798, %rd12797, 2;
	add.s64 	%rd12799, %rd13, %rd12798;
	ld.f32 	%f2012, [%rd12799];
	cvt.u32.u16	%r13381, %rs1;
	cvt.u32.u16	%r13382, %rs30;
	mul.lo.s32 	%r13383, %r13381, %r13382;
	ld.u16 	%rs3808, [%SP+42];
	cvt.u32.u16	%r13384, %rs3808;
	mul.lo.s32 	%r13385, %r13384, 18;
	add.s32 	%r13386, %r13383, %r13385;
	cvt.u64.u16	%rd12800, %rs9;
	shl.b64 	%rd12801, %rd12800, 1;
	add.s64 	%rd12802, %rd12788, %rd12801;
	ld.u16 	%rs3809, [%rd12802];
	cvt.u32.u16	%r13387, %rs3809;
	add.s32 	%r13388, %r13386, %r13387;
	cvt.s64.s32	%rd12803, %r13388;
	shl.b64 	%rd12804, %rd12803, 2;
	add.s64 	%rd12805, %rd13, %rd12804;
	ld.f32 	%f2013, [%rd12805];
	cvt.u32.u16	%r13389, %rs1;
	cvt.u32.u16	%r13390, %rs30;
	mul.lo.s32 	%r13391, %r13389, %r13390;
	ld.u16 	%rs3810, [%SP+42];
	cvt.u32.u16	%r13392, %rs3810;
	mul.lo.s32 	%r13393, %r13392, 19;
	add.s32 	%r13394, %r13391, %r13393;
	cvt.u64.u16	%rd12806, %rs9;
	shl.b64 	%rd12807, %rd12806, 1;
	add.s64 	%rd12808, %rd12788, %rd12807;
	ld.u16 	%rs3811, [%rd12808];
	cvt.u32.u16	%r13395, %rs3811;
	add.s32 	%r13396, %r13394, %r13395;
	cvt.s64.s32	%rd12809, %r13396;
	shl.b64 	%rd12810, %rd12809, 2;
	add.s64 	%rd12811, %rd13, %rd12810;
	ld.f32 	%f2014, [%rd12811];
	cvt.u32.u16	%r13397, %rs1;
	cvt.u32.u16	%r13398, %rs30;
	mul.lo.s32 	%r13399, %r13397, %r13398;
	ld.u16 	%rs3812, [%SP+42];
	cvt.u32.u16	%r13400, %rs3812;
	mul.lo.s32 	%r13401, %r13400, 20;
	add.s32 	%r13402, %r13399, %r13401;
	cvt.u64.u16	%rd12812, %rs9;
	shl.b64 	%rd12813, %rd12812, 1;
	add.s64 	%rd12814, %rd12788, %rd12813;
	ld.u16 	%rs3813, [%rd12814];
	cvt.u32.u16	%r13403, %rs3813;
	add.s32 	%r13404, %r13402, %r13403;
	cvt.s64.s32	%rd12815, %r13404;
	shl.b64 	%rd12816, %rd12815, 2;
	add.s64 	%rd12817, %rd13, %rd12816;
	ld.f32 	%f2015, [%rd12817];
	cvt.u32.u16	%r13405, %rs1;
	cvt.u32.u16	%r13406, %rs30;
	mul.lo.s32 	%r13407, %r13405, %r13406;
	ld.u16 	%rs3814, [%SP+42];
	cvt.u32.u16	%r13408, %rs3814;
	mul.lo.s32 	%r13409, %r13408, 21;
	add.s32 	%r13410, %r13407, %r13409;
	cvt.u64.u16	%rd12818, %rs9;
	shl.b64 	%rd12819, %rd12818, 1;
	add.s64 	%rd12820, %rd12788, %rd12819;
	ld.u16 	%rs3815, [%rd12820];
	cvt.u32.u16	%r13411, %rs3815;
	add.s32 	%r13412, %r13410, %r13411;
	cvt.s64.s32	%rd12821, %r13412;
	shl.b64 	%rd12822, %rd12821, 2;
	add.s64 	%rd12823, %rd13, %rd12822;
	ld.f32 	%f2016, [%rd12823];
	cvt.u32.u16	%r13413, %rs1;
	cvt.u32.u16	%r13414, %rs30;
	mul.lo.s32 	%r13415, %r13413, %r13414;
	ld.u16 	%rs3816, [%SP+42];
	cvt.u32.u16	%r13416, %rs3816;
	mul.lo.s32 	%r13417, %r13416, 22;
	add.s32 	%r13418, %r13415, %r13417;
	cvt.u64.u16	%rd12824, %rs9;
	shl.b64 	%rd12825, %rd12824, 1;
	add.s64 	%rd12826, %rd12788, %rd12825;
	ld.u16 	%rs3817, [%rd12826];
	cvt.u32.u16	%r13419, %rs3817;
	add.s32 	%r13420, %r13418, %r13419;
	cvt.s64.s32	%rd12827, %r13420;
	shl.b64 	%rd12828, %rd12827, 2;
	add.s64 	%rd12829, %rd13, %rd12828;
	ld.f32 	%f2017, [%rd12829];
	cvt.u32.u16	%r13421, %rs1;
	cvt.u32.u16	%r13422, %rs30;
	mul.lo.s32 	%r13423, %r13421, %r13422;
	ld.u16 	%rs3818, [%SP+42];
	cvt.u32.u16	%r13424, %rs3818;
	mul.lo.s32 	%r13425, %r13424, 23;
	add.s32 	%r13426, %r13423, %r13425;
	cvt.u64.u16	%rd12830, %rs9;
	shl.b64 	%rd12831, %rd12830, 1;
	add.s64 	%rd12832, %rd12788, %rd12831;
	ld.u16 	%rs3819, [%rd12832];
	cvt.u32.u16	%r13427, %rs3819;
	add.s32 	%r13428, %r13426, %r13427;
	cvt.s64.s32	%rd12833, %r13428;
	shl.b64 	%rd12834, %rd12833, 2;
	add.s64 	%rd12835, %rd13, %rd12834;
	ld.f32 	%f2018, [%rd12835];
	cvt.u32.u16	%r13429, %rs1;
	cvt.u32.u16	%r13430, %rs30;
	mul.lo.s32 	%r13431, %r13429, %r13430;
	ld.u16 	%rs3820, [%SP+42];
	cvt.u32.u16	%r13432, %rs3820;
	mul.lo.s32 	%r13433, %r13432, 24;
	add.s32 	%r13434, %r13431, %r13433;
	cvt.u64.u16	%rd12836, %rs9;
	shl.b64 	%rd12837, %rd12836, 1;
	add.s64 	%rd12838, %rd12788, %rd12837;
	ld.u16 	%rs3821, [%rd12838];
	cvt.u32.u16	%r13435, %rs3821;
	add.s32 	%r13436, %r13434, %r13435;
	cvt.s64.s32	%rd12839, %r13436;
	shl.b64 	%rd12840, %rd12839, 2;
	add.s64 	%rd12841, %rd13, %rd12840;
	ld.f32 	%f2019, [%rd12841];
	cvt.u32.u16	%r13437, %rs1;
	cvt.u32.u16	%r13438, %rs30;
	mul.lo.s32 	%r13439, %r13437, %r13438;
	ld.u16 	%rs3822, [%SP+42];
	cvt.u32.u16	%r13440, %rs3822;
	mul.lo.s32 	%r13441, %r13440, 25;
	add.s32 	%r13442, %r13439, %r13441;
	cvt.u64.u16	%rd12842, %rs9;
	shl.b64 	%rd12843, %rd12842, 1;
	add.s64 	%rd12844, %rd12788, %rd12843;
	ld.u16 	%rs3823, [%rd12844];
	cvt.u32.u16	%r13443, %rs3823;
	add.s32 	%r13444, %r13442, %r13443;
	cvt.s64.s32	%rd12845, %r13444;
	shl.b64 	%rd12846, %rd12845, 2;
	add.s64 	%rd12847, %rd13, %rd12846;
	ld.f32 	%f2020, [%rd12847];
	cvt.u32.u16	%r13445, %rs1;
	cvt.u32.u16	%r13446, %rs30;
	mul.lo.s32 	%r13447, %r13445, %r13446;
	ld.u16 	%rs3824, [%SP+42];
	cvt.u32.u16	%r13448, %rs3824;
	mul.lo.s32 	%r13449, %r13448, 26;
	add.s32 	%r13450, %r13447, %r13449;
	cvt.u64.u16	%rd12848, %rs9;
	shl.b64 	%rd12849, %rd12848, 1;
	add.s64 	%rd12850, %rd12788, %rd12849;
	ld.u16 	%rs3825, [%rd12850];
	cvt.u32.u16	%r13451, %rs3825;
	add.s32 	%r13452, %r13450, %r13451;
	cvt.s64.s32	%rd12851, %r13452;
	shl.b64 	%rd12852, %rd12851, 2;
	add.s64 	%rd12853, %rd13, %rd12852;
	ld.f32 	%f2021, [%rd12853];
	cvt.u32.u16	%r13453, %rs1;
	cvt.u32.u16	%r13454, %rs30;
	mul.lo.s32 	%r13455, %r13453, %r13454;
	ld.u16 	%rs3826, [%SP+42];
	cvt.u32.u16	%r13456, %rs3826;
	mul.lo.s32 	%r13457, %r13456, 27;
	add.s32 	%r13458, %r13455, %r13457;
	cvt.u64.u16	%rd12854, %rs9;
	shl.b64 	%rd12855, %rd12854, 1;
	add.s64 	%rd12856, %rd12788, %rd12855;
	ld.u16 	%rs3827, [%rd12856];
	cvt.u32.u16	%r13459, %rs3827;
	add.s32 	%r13460, %r13458, %r13459;
	cvt.s64.s32	%rd12857, %r13460;
	shl.b64 	%rd12858, %rd12857, 2;
	add.s64 	%rd12859, %rd13, %rd12858;
	ld.f32 	%f2022, [%rd12859];
	// Callseq Start 367
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12784;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12785;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2011;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2012;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2013;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2014;
	.param .b32 param8;
	st.param.f32	[param8+0], %f2015;
	.param .b32 param9;
	st.param.f32	[param9+0], %f2016;
	.param .b32 param10;
	st.param.f32	[param10+0], %f2017;
	.param .b32 param11;
	st.param.f32	[param11+0], %f2018;
	.param .b32 param12;
	st.param.f32	[param12+0], %f2019;
	.param .b32 param13;
	st.param.f32	[param13+0], %f2020;
	.param .b32 param14;
	st.param.f32	[param14+0], %f2021;
	.param .b32 param15;
	st.param.f32	[param15+0], %f2022;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 367
tmp1764:

BB46_764:
	.loc	1 466 1
	cvt.u32.u16	%r13461, %rs9;
	ld.u16 	%rs3828, [%SP+16];
	cvt.u32.u16	%r13462, %rs3828;
	mul.lo.s32 	%r13463, %r13462, 6;
	add.s32 	%r13464, %r13461, %r13463;
	cvt.s64.s32	%rd12860, %r13464;
	shl.b64 	%rd12861, %rd12860, 1;
	mov.u64 	%rd12862, cBoolModel;
	cvta.const.u64 	%rd12863, %rd12862;
	add.s64 	%rd12864, %rd12863, %rd12861;
	ld.u16 	%rs3829, [%rd12864];
	setp.ne.s16	%p758, %rs3829, 0;
	not.pred 	%p759, %p758;
	@%p759 bra 	BB46_766;
	bra.uni 	BB46_765;

BB46_765:
	.loc	1 466 1
tmp1765:
	cvt.u32.u16	%r13465, %rs1;
	cvt.u32.u16	%r13466, %rs30;
	mul.lo.s32 	%r13467, %r13465, %r13466;
	ld.u16 	%rs3830, [%SP+42];
	cvt.u32.u16	%r13468, %rs3830;
	mul.lo.s32 	%r13469, %r13468, 28;
	add.s32 	%r13470, %r13467, %r13469;
	cvt.u64.u16	%rd12865, %rs9;
	mov.u64 	%rd12866, cSegToComp;
	cvta.const.u64 	%rd12867, %rd12866;
	shl.b64 	%rd12868, %rd12865, 1;
	add.s64 	%rd12869, %rd12867, %rd12868;
	ld.u16 	%rs3831, [%rd12869];
	cvt.u32.u16	%r13471, %rs3831;
	add.s32 	%r13472, %r13470, %r13471;
	cvt.s64.s32	%rd12870, %r13472;
	shl.b64 	%rd12871, %rd12870, 2;
	add.s64 	%rd12872, %rd13, %rd12871;
	ld.f32 	%f2023, [%rd12872];
	cvt.u32.u16	%r13473, %rs1;
	cvt.u32.u16	%r13474, %rs30;
	mul.lo.s32 	%r13475, %r13473, %r13474;
	ld.u16 	%rs3832, [%SP+42];
	cvt.u32.u16	%r13476, %rs3832;
	mul.lo.s32 	%r13477, %r13476, 29;
	add.s32 	%r13478, %r13475, %r13477;
	cvt.u64.u16	%rd12873, %rs9;
	shl.b64 	%rd12874, %rd12873, 1;
	add.s64 	%rd12875, %rd12867, %rd12874;
	ld.u16 	%rs3833, [%rd12875];
	cvt.u32.u16	%r13479, %rs3833;
	add.s32 	%r13480, %r13478, %r13479;
	cvt.s64.s32	%rd12876, %r13480;
	shl.b64 	%rd12877, %rd12876, 2;
	add.s64 	%rd12878, %rd13, %rd12877;
	ld.f32 	%f2024, [%rd12878];
	// Callseq Start 368
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2206;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2023;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2024;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 368
tmp1766:

BB46_766:
	.loc	1 466 1
	cvt.u32.u16	%r13481, %rs10;
	ld.u16 	%rs3834, [%SP+16];
	cvt.u32.u16	%r13482, %rs3834;
	mul.lo.s32 	%r13483, %r13482, 0;
	add.s32 	%r13484, %r13481, %r13483;
	cvt.s64.s32	%rd12879, %r13484;
	shl.b64 	%rd12880, %rd12879, 1;
	mov.u64 	%rd12881, cBoolModel;
	cvta.const.u64 	%rd12882, %rd12881;
	add.s64 	%rd12883, %rd12882, %rd12880;
	ld.u16 	%rs3835, [%rd12883];
	setp.ne.s16	%p760, %rs3835, 0;
	not.pred 	%p761, %p760;
	@%p761 bra 	BB46_768;
	bra.uni 	BB46_767;

BB46_767:
	add.u64 	%rd12884, %SP, 620;
	.loc	1 466 1
tmp1767:
	add.s64 	%rd12885, %rd12884, 4;
	cvt.u32.u16	%r13485, %rs1;
	cvt.u32.u16	%r13486, %rs30;
	mul.lo.s32 	%r13487, %r13485, %r13486;
	ld.u16 	%rs3836, [%SP+42];
	cvt.u32.u16	%r13488, %rs3836;
	mul.lo.s32 	%r13489, %r13488, 0;
	add.s32 	%r13490, %r13487, %r13489;
	cvt.u64.u16	%rd12886, %rs10;
	mov.u64 	%rd12887, cSegToComp;
	cvta.const.u64 	%rd12888, %rd12887;
	shl.b64 	%rd12889, %rd12886, 1;
	add.s64 	%rd12890, %rd12888, %rd12889;
	ld.u16 	%rs3837, [%rd12890];
	cvt.u32.u16	%r13491, %rs3837;
	add.s32 	%r13492, %r13490, %r13491;
	cvt.s64.s32	%rd12891, %r13492;
	shl.b64 	%rd12892, %rd12891, 2;
	add.s64 	%rd12893, %rd13, %rd12892;
	ld.f32 	%f2025, [%rd12893];
	cvt.u32.u16	%r13493, %rs1;
	cvt.u32.u16	%r13494, %rs30;
	mul.lo.s32 	%r13495, %r13493, %r13494;
	ld.u16 	%rs3838, [%SP+42];
	cvt.u32.u16	%r13496, %rs3838;
	mul.lo.s32 	%r13497, %r13496, 1;
	add.s32 	%r13498, %r13495, %r13497;
	cvt.u64.u16	%rd12894, %rs10;
	shl.b64 	%rd12895, %rd12894, 1;
	add.s64 	%rd12896, %rd12888, %rd12895;
	ld.u16 	%rs3839, [%rd12896];
	cvt.u32.u16	%r13499, %rs3839;
	add.s32 	%r13500, %r13498, %r13499;
	cvt.s64.s32	%rd12897, %r13500;
	shl.b64 	%rd12898, %rd12897, 2;
	add.s64 	%rd12899, %rd13, %rd12898;
	ld.f32 	%f2026, [%rd12899];
	ld.f32 	%f2027, [%SP+652];
	add.s64 	%rd12900, %rd12884, 36;
	// Callseq Start 369
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12884;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd12885;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2025;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2026;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2027;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd12900;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 369
tmp1768:

BB46_768:
	.loc	1 466 1
	cvt.u32.u16	%r13501, %rs10;
	ld.u16 	%rs3840, [%SP+16];
	cvt.u32.u16	%r13502, %rs3840;
	mul.lo.s32 	%r13503, %r13502, 1;
	add.s32 	%r13504, %r13501, %r13503;
	cvt.s64.s32	%rd12901, %r13504;
	shl.b64 	%rd12902, %rd12901, 1;
	mov.u64 	%rd12903, cBoolModel;
	cvta.const.u64 	%rd12904, %rd12903;
	add.s64 	%rd12905, %rd12904, %rd12902;
	ld.u16 	%rs3841, [%rd12905];
	setp.ne.s16	%p762, %rs3841, 0;
	not.pred 	%p763, %p762;
	@%p763 bra 	BB46_770;
	bra.uni 	BB46_769;

BB46_769:
	add.u64 	%rd12906, %SP, 620;
	.loc	1 466 1
tmp1769:
	add.s64 	%rd12907, %rd12906, 8;
	ld.f32 	%f2028, [%SP+656];
	add.s64 	%rd12908, %rd12906, 32;
	// Callseq Start 370
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12907;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2028;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd12908;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 370
tmp1770:

BB46_770:
	.loc	1 466 1
	cvt.u32.u16	%r13505, %rs10;
	ld.u16 	%rs3842, [%SP+16];
	cvt.u32.u16	%r13506, %rs3842;
	mul.lo.s32 	%r13507, %r13506, 2;
	add.s32 	%r13508, %r13505, %r13507;
	cvt.s64.s32	%rd12909, %r13508;
	shl.b64 	%rd12910, %rd12909, 1;
	mov.u64 	%rd12911, cBoolModel;
	cvta.const.u64 	%rd12912, %rd12911;
	add.s64 	%rd12913, %rd12912, %rd12910;
	ld.u16 	%rs3843, [%rd12913];
	setp.ne.s16	%p764, %rs3843, 0;
	not.pred 	%p765, %p764;
	@%p765 bra 	BB46_772;
	bra.uni 	BB46_771;

BB46_771:
	add.u64 	%rd12914, %SP, 620;
	.loc	1 466 1
tmp1771:
	add.s64 	%rd12915, %rd12914, 12;
	cvt.u32.u16	%r13509, %rs1;
	cvt.u32.u16	%r13510, %rs30;
	mul.lo.s32 	%r13511, %r13509, %r13510;
	ld.u16 	%rs3844, [%SP+42];
	cvt.u32.u16	%r13512, %rs3844;
	mul.lo.s32 	%r13513, %r13512, 2;
	add.s32 	%r13514, %r13511, %r13513;
	cvt.u64.u16	%rd12916, %rs10;
	mov.u64 	%rd12917, cSegToComp;
	cvta.const.u64 	%rd12918, %rd12917;
	shl.b64 	%rd12919, %rd12916, 1;
	add.s64 	%rd12920, %rd12918, %rd12919;
	ld.u16 	%rs3845, [%rd12920];
	cvt.u32.u16	%r13515, %rs3845;
	add.s32 	%r13516, %r13514, %r13515;
	cvt.s64.s32	%rd12921, %r13516;
	shl.b64 	%rd12922, %rd12921, 2;
	add.s64 	%rd12923, %rd13, %rd12922;
	ld.f32 	%f2029, [%rd12923];
	cvt.u32.u16	%r13517, %rs1;
	cvt.u32.u16	%r13518, %rs30;
	mul.lo.s32 	%r13519, %r13517, %r13518;
	ld.u16 	%rs3846, [%SP+42];
	cvt.u32.u16	%r13520, %rs3846;
	mul.lo.s32 	%r13521, %r13520, 3;
	add.s32 	%r13522, %r13519, %r13521;
	cvt.u64.u16	%rd12924, %rs10;
	shl.b64 	%rd12925, %rd12924, 1;
	add.s64 	%rd12926, %rd12918, %rd12925;
	ld.u16 	%rs3847, [%rd12926];
	cvt.u32.u16	%r13523, %rs3847;
	add.s32 	%r13524, %r13522, %r13523;
	cvt.s64.s32	%rd12927, %r13524;
	shl.b64 	%rd12928, %rd12927, 2;
	add.s64 	%rd12929, %rd13, %rd12928;
	ld.f32 	%f2030, [%rd12929];
	cvt.u32.u16	%r13525, %rs1;
	cvt.u32.u16	%r13526, %rs30;
	mul.lo.s32 	%r13527, %r13525, %r13526;
	ld.u16 	%rs3848, [%SP+42];
	cvt.u32.u16	%r13528, %rs3848;
	mul.lo.s32 	%r13529, %r13528, 4;
	add.s32 	%r13530, %r13527, %r13529;
	cvt.u64.u16	%rd12930, %rs10;
	shl.b64 	%rd12931, %rd12930, 1;
	add.s64 	%rd12932, %rd12918, %rd12931;
	ld.u16 	%rs3849, [%rd12932];
	cvt.u32.u16	%r13531, %rs3849;
	add.s32 	%r13532, %r13530, %r13531;
	cvt.s64.s32	%rd12933, %r13532;
	shl.b64 	%rd12934, %rd12933, 2;
	add.s64 	%rd12935, %rd13, %rd12934;
	ld.f32 	%f2031, [%rd12935];
	cvt.u32.u16	%r13533, %rs1;
	cvt.u32.u16	%r13534, %rs30;
	mul.lo.s32 	%r13535, %r13533, %r13534;
	ld.u16 	%rs3850, [%SP+42];
	cvt.u32.u16	%r13536, %rs3850;
	mul.lo.s32 	%r13537, %r13536, 5;
	add.s32 	%r13538, %r13535, %r13537;
	cvt.u64.u16	%rd12936, %rs10;
	shl.b64 	%rd12937, %rd12936, 1;
	add.s64 	%rd12938, %rd12918, %rd12937;
	ld.u16 	%rs3851, [%rd12938];
	cvt.u32.u16	%r13539, %rs3851;
	add.s32 	%r13540, %r13538, %r13539;
	cvt.s64.s32	%rd12939, %r13540;
	shl.b64 	%rd12940, %rd12939, 2;
	add.s64 	%rd12941, %rd13, %rd12940;
	ld.f32 	%f2032, [%rd12941];
	ld.f32 	%f2033, [%SP+652];
	// Callseq Start 371
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12915;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2029;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2030;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2031;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2032;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2033;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 371
tmp1772:

BB46_772:
	.loc	1 466 1
	cvt.u32.u16	%r13541, %rs10;
	ld.u16 	%rs3852, [%SP+16];
	cvt.u32.u16	%r13542, %rs3852;
	mul.lo.s32 	%r13543, %r13542, 3;
	add.s32 	%r13544, %r13541, %r13543;
	cvt.s64.s32	%rd12942, %r13544;
	shl.b64 	%rd12943, %rd12942, 1;
	mov.u64 	%rd12944, cBoolModel;
	cvta.const.u64 	%rd12945, %rd12944;
	add.s64 	%rd12946, %rd12945, %rd12943;
	ld.u16 	%rs3853, [%rd12946];
	setp.ne.s16	%p766, %rs3853, 0;
	not.pred 	%p767, %p766;
	@%p767 bra 	BB46_774;
	bra.uni 	BB46_773;

BB46_773:
	add.u64 	%rd12947, %SP, 620;
	.loc	1 466 1
tmp1773:
	add.s64 	%rd12948, %rd12947, 16;
	cvt.u32.u16	%r13545, %rs1;
	cvt.u32.u16	%r13546, %rs30;
	mul.lo.s32 	%r13547, %r13545, %r13546;
	ld.u16 	%rs3854, [%SP+42];
	cvt.u32.u16	%r13548, %rs3854;
	mul.lo.s32 	%r13549, %r13548, 6;
	add.s32 	%r13550, %r13547, %r13549;
	cvt.u64.u16	%rd12949, %rs10;
	mov.u64 	%rd12950, cSegToComp;
	cvta.const.u64 	%rd12951, %rd12950;
	shl.b64 	%rd12952, %rd12949, 1;
	add.s64 	%rd12953, %rd12951, %rd12952;
	ld.u16 	%rs3855, [%rd12953];
	cvt.u32.u16	%r13551, %rs3855;
	add.s32 	%r13552, %r13550, %r13551;
	cvt.s64.s32	%rd12954, %r13552;
	shl.b64 	%rd12955, %rd12954, 2;
	add.s64 	%rd12956, %rd13, %rd12955;
	ld.f32 	%f2034, [%rd12956];
	cvt.u32.u16	%r13553, %rs1;
	cvt.u32.u16	%r13554, %rs30;
	mul.lo.s32 	%r13555, %r13553, %r13554;
	ld.u16 	%rs3856, [%SP+42];
	cvt.u32.u16	%r13556, %rs3856;
	mul.lo.s32 	%r13557, %r13556, 7;
	add.s32 	%r13558, %r13555, %r13557;
	cvt.u64.u16	%rd12957, %rs10;
	shl.b64 	%rd12958, %rd12957, 1;
	add.s64 	%rd12959, %rd12951, %rd12958;
	ld.u16 	%rs3857, [%rd12959];
	cvt.u32.u16	%r13559, %rs3857;
	add.s32 	%r13560, %r13558, %r13559;
	cvt.s64.s32	%rd12960, %r13560;
	shl.b64 	%rd12961, %rd12960, 2;
	add.s64 	%rd12962, %rd13, %rd12961;
	ld.f32 	%f2035, [%rd12962];
	cvt.u32.u16	%r13561, %rs1;
	cvt.u32.u16	%r13562, %rs30;
	mul.lo.s32 	%r13563, %r13561, %r13562;
	ld.u16 	%rs3858, [%SP+42];
	cvt.u32.u16	%r13564, %rs3858;
	mul.lo.s32 	%r13565, %r13564, 8;
	add.s32 	%r13566, %r13563, %r13565;
	cvt.u64.u16	%rd12963, %rs10;
	shl.b64 	%rd12964, %rd12963, 1;
	add.s64 	%rd12965, %rd12951, %rd12964;
	ld.u16 	%rs3859, [%rd12965];
	cvt.u32.u16	%r13567, %rs3859;
	add.s32 	%r13568, %r13566, %r13567;
	cvt.s64.s32	%rd12966, %r13568;
	shl.b64 	%rd12967, %rd12966, 2;
	add.s64 	%rd12968, %rd13, %rd12967;
	ld.f32 	%f2036, [%rd12968];
	cvt.u32.u16	%r13569, %rs1;
	cvt.u32.u16	%r13570, %rs30;
	mul.lo.s32 	%r13571, %r13569, %r13570;
	ld.u16 	%rs3860, [%SP+42];
	cvt.u32.u16	%r13572, %rs3860;
	mul.lo.s32 	%r13573, %r13572, 9;
	add.s32 	%r13574, %r13571, %r13573;
	cvt.u64.u16	%rd12969, %rs10;
	shl.b64 	%rd12970, %rd12969, 1;
	add.s64 	%rd12971, %rd12951, %rd12970;
	ld.u16 	%rs3861, [%rd12971];
	cvt.u32.u16	%r13575, %rs3861;
	add.s32 	%r13576, %r13574, %r13575;
	cvt.s64.s32	%rd12972, %r13576;
	shl.b64 	%rd12973, %rd12972, 2;
	add.s64 	%rd12974, %rd13, %rd12973;
	ld.f32 	%f2037, [%rd12974];
	cvt.u32.u16	%r13577, %rs1;
	cvt.u32.u16	%r13578, %rs30;
	mul.lo.s32 	%r13579, %r13577, %r13578;
	ld.u16 	%rs3862, [%SP+42];
	cvt.u32.u16	%r13580, %rs3862;
	mul.lo.s32 	%r13581, %r13580, 10;
	add.s32 	%r13582, %r13579, %r13581;
	cvt.u64.u16	%rd12975, %rs10;
	shl.b64 	%rd12976, %rd12975, 1;
	add.s64 	%rd12977, %rd12951, %rd12976;
	ld.u16 	%rs3863, [%rd12977];
	cvt.u32.u16	%r13583, %rs3863;
	add.s32 	%r13584, %r13582, %r13583;
	cvt.s64.s32	%rd12978, %r13584;
	shl.b64 	%rd12979, %rd12978, 2;
	add.s64 	%rd12980, %rd13, %rd12979;
	ld.f32 	%f2038, [%rd12980];
	// Callseq Start 372
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12948;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2034;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2035;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2036;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2037;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2038;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 372
tmp1774:

BB46_774:
	.loc	1 466 1
	cvt.u32.u16	%r13585, %rs10;
	ld.u16 	%rs3864, [%SP+16];
	cvt.u32.u16	%r13586, %rs3864;
	mul.lo.s32 	%r13587, %r13586, 4;
	add.s32 	%r13588, %r13585, %r13587;
	cvt.s64.s32	%rd12981, %r13588;
	shl.b64 	%rd12982, %rd12981, 1;
	mov.u64 	%rd12983, cBoolModel;
	cvta.const.u64 	%rd12984, %rd12983;
	add.s64 	%rd12985, %rd12984, %rd12982;
	ld.u16 	%rs3865, [%rd12985];
	setp.ne.s16	%p768, %rs3865, 0;
	not.pred 	%p769, %p768;
	@%p769 bra 	BB46_776;
	bra.uni 	BB46_775;

BB46_775:
	add.u64 	%rd12986, %SP, 620;
	.loc	1 466 1
tmp1775:
	add.s64 	%rd12987, %rd12986, 20;
	cvt.u32.u16	%r13589, %rs1;
	cvt.u32.u16	%r13590, %rs30;
	mul.lo.s32 	%r13591, %r13589, %r13590;
	ld.u16 	%rs3866, [%SP+42];
	cvt.u32.u16	%r13592, %rs3866;
	mul.lo.s32 	%r13593, %r13592, 11;
	add.s32 	%r13594, %r13591, %r13593;
	cvt.u64.u16	%rd12988, %rs10;
	mov.u64 	%rd12989, cSegToComp;
	cvta.const.u64 	%rd12990, %rd12989;
	shl.b64 	%rd12991, %rd12988, 1;
	add.s64 	%rd12992, %rd12990, %rd12991;
	ld.u16 	%rs3867, [%rd12992];
	cvt.u32.u16	%r13595, %rs3867;
	add.s32 	%r13596, %r13594, %r13595;
	cvt.s64.s32	%rd12993, %r13596;
	shl.b64 	%rd12994, %rd12993, 2;
	add.s64 	%rd12995, %rd13, %rd12994;
	ld.f32 	%f2039, [%rd12995];
	cvt.u32.u16	%r13597, %rs1;
	cvt.u32.u16	%r13598, %rs30;
	mul.lo.s32 	%r13599, %r13597, %r13598;
	ld.u16 	%rs3868, [%SP+42];
	cvt.u32.u16	%r13600, %rs3868;
	mul.lo.s32 	%r13601, %r13600, 12;
	add.s32 	%r13602, %r13599, %r13601;
	cvt.u64.u16	%rd12996, %rs10;
	shl.b64 	%rd12997, %rd12996, 1;
	add.s64 	%rd12998, %rd12990, %rd12997;
	ld.u16 	%rs3869, [%rd12998];
	cvt.u32.u16	%r13603, %rs3869;
	add.s32 	%r13604, %r13602, %r13603;
	cvt.s64.s32	%rd12999, %r13604;
	shl.b64 	%rd13000, %rd12999, 2;
	add.s64 	%rd13001, %rd13, %rd13000;
	ld.f32 	%f2040, [%rd13001];
	cvt.u32.u16	%r13605, %rs1;
	cvt.u32.u16	%r13606, %rs30;
	mul.lo.s32 	%r13607, %r13605, %r13606;
	ld.u16 	%rs3870, [%SP+42];
	cvt.u32.u16	%r13608, %rs3870;
	mul.lo.s32 	%r13609, %r13608, 13;
	add.s32 	%r13610, %r13607, %r13609;
	cvt.u64.u16	%rd13002, %rs10;
	shl.b64 	%rd13003, %rd13002, 1;
	add.s64 	%rd13004, %rd12990, %rd13003;
	ld.u16 	%rs3871, [%rd13004];
	cvt.u32.u16	%r13611, %rs3871;
	add.s32 	%r13612, %r13610, %r13611;
	cvt.s64.s32	%rd13005, %r13612;
	shl.b64 	%rd13006, %rd13005, 2;
	add.s64 	%rd13007, %rd13, %rd13006;
	ld.f32 	%f2041, [%rd13007];
	cvt.u32.u16	%r13613, %rs1;
	cvt.u32.u16	%r13614, %rs30;
	mul.lo.s32 	%r13615, %r13613, %r13614;
	ld.u16 	%rs3872, [%SP+42];
	cvt.u32.u16	%r13616, %rs3872;
	mul.lo.s32 	%r13617, %r13616, 14;
	add.s32 	%r13618, %r13615, %r13617;
	cvt.u64.u16	%rd13008, %rs10;
	shl.b64 	%rd13009, %rd13008, 1;
	add.s64 	%rd13010, %rd12990, %rd13009;
	ld.u16 	%rs3873, [%rd13010];
	cvt.u32.u16	%r13619, %rs3873;
	add.s32 	%r13620, %r13618, %r13619;
	cvt.s64.s32	%rd13011, %r13620;
	shl.b64 	%rd13012, %rd13011, 2;
	add.s64 	%rd13013, %rd13, %rd13012;
	ld.f32 	%f2042, [%rd13013];
	cvt.u32.u16	%r13621, %rs1;
	cvt.u32.u16	%r13622, %rs30;
	mul.lo.s32 	%r13623, %r13621, %r13622;
	ld.u16 	%rs3874, [%SP+42];
	cvt.u32.u16	%r13624, %rs3874;
	mul.lo.s32 	%r13625, %r13624, 15;
	add.s32 	%r13626, %r13623, %r13625;
	cvt.u64.u16	%rd13014, %rs10;
	shl.b64 	%rd13015, %rd13014, 1;
	add.s64 	%rd13016, %rd12990, %rd13015;
	ld.u16 	%rs3875, [%rd13016];
	cvt.u32.u16	%r13627, %rs3875;
	add.s32 	%r13628, %r13626, %r13627;
	cvt.s64.s32	%rd13017, %r13628;
	shl.b64 	%rd13018, %rd13017, 2;
	add.s64 	%rd13019, %rd13, %rd13018;
	ld.f32 	%f2043, [%rd13019];
	// Callseq Start 373
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12987;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2039;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2040;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2041;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2042;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2043;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 373
tmp1776:

BB46_776:
	.loc	1 466 1
	cvt.u32.u16	%r13629, %rs10;
	ld.u16 	%rs3876, [%SP+16];
	cvt.u32.u16	%r13630, %rs3876;
	mul.lo.s32 	%r13631, %r13630, 5;
	add.s32 	%r13632, %r13629, %r13631;
	cvt.s64.s32	%rd13020, %r13632;
	shl.b64 	%rd13021, %rd13020, 1;
	mov.u64 	%rd13022, cBoolModel;
	cvta.const.u64 	%rd13023, %rd13022;
	add.s64 	%rd13024, %rd13023, %rd13021;
	ld.u16 	%rs3877, [%rd13024];
	setp.ne.s16	%p770, %rs3877, 0;
	not.pred 	%p771, %p770;
	@%p771 bra 	BB46_778;
	bra.uni 	BB46_777;

BB46_777:
	add.u64 	%rd13025, %SP, 620;
	.loc	1 466 1
tmp1777:
	add.s64 	%rd13026, %rd13025, 24;
	add.s64 	%rd13027, %rd13025, 28;
	cvt.u32.u16	%r13633, %rs1;
	cvt.u32.u16	%r13634, %rs30;
	mul.lo.s32 	%r13635, %r13633, %r13634;
	ld.u16 	%rs3878, [%SP+42];
	cvt.u32.u16	%r13636, %rs3878;
	mul.lo.s32 	%r13637, %r13636, 16;
	add.s32 	%r13638, %r13635, %r13637;
	cvt.u64.u16	%rd13028, %rs10;
	mov.u64 	%rd13029, cSegToComp;
	cvta.const.u64 	%rd13030, %rd13029;
	shl.b64 	%rd13031, %rd13028, 1;
	add.s64 	%rd13032, %rd13030, %rd13031;
	ld.u16 	%rs3879, [%rd13032];
	cvt.u32.u16	%r13639, %rs3879;
	add.s32 	%r13640, %r13638, %r13639;
	cvt.s64.s32	%rd13033, %r13640;
	shl.b64 	%rd13034, %rd13033, 2;
	add.s64 	%rd13035, %rd13, %rd13034;
	ld.f32 	%f2044, [%rd13035];
	cvt.u32.u16	%r13641, %rs1;
	cvt.u32.u16	%r13642, %rs30;
	mul.lo.s32 	%r13643, %r13641, %r13642;
	ld.u16 	%rs3880, [%SP+42];
	cvt.u32.u16	%r13644, %rs3880;
	mul.lo.s32 	%r13645, %r13644, 17;
	add.s32 	%r13646, %r13643, %r13645;
	cvt.u64.u16	%rd13036, %rs10;
	shl.b64 	%rd13037, %rd13036, 1;
	add.s64 	%rd13038, %rd13030, %rd13037;
	ld.u16 	%rs3881, [%rd13038];
	cvt.u32.u16	%r13647, %rs3881;
	add.s32 	%r13648, %r13646, %r13647;
	cvt.s64.s32	%rd13039, %r13648;
	shl.b64 	%rd13040, %rd13039, 2;
	add.s64 	%rd13041, %rd13, %rd13040;
	ld.f32 	%f2045, [%rd13041];
	cvt.u32.u16	%r13649, %rs1;
	cvt.u32.u16	%r13650, %rs30;
	mul.lo.s32 	%r13651, %r13649, %r13650;
	ld.u16 	%rs3882, [%SP+42];
	cvt.u32.u16	%r13652, %rs3882;
	mul.lo.s32 	%r13653, %r13652, 18;
	add.s32 	%r13654, %r13651, %r13653;
	cvt.u64.u16	%rd13042, %rs10;
	shl.b64 	%rd13043, %rd13042, 1;
	add.s64 	%rd13044, %rd13030, %rd13043;
	ld.u16 	%rs3883, [%rd13044];
	cvt.u32.u16	%r13655, %rs3883;
	add.s32 	%r13656, %r13654, %r13655;
	cvt.s64.s32	%rd13045, %r13656;
	shl.b64 	%rd13046, %rd13045, 2;
	add.s64 	%rd13047, %rd13, %rd13046;
	ld.f32 	%f2046, [%rd13047];
	cvt.u32.u16	%r13657, %rs1;
	cvt.u32.u16	%r13658, %rs30;
	mul.lo.s32 	%r13659, %r13657, %r13658;
	ld.u16 	%rs3884, [%SP+42];
	cvt.u32.u16	%r13660, %rs3884;
	mul.lo.s32 	%r13661, %r13660, 19;
	add.s32 	%r13662, %r13659, %r13661;
	cvt.u64.u16	%rd13048, %rs10;
	shl.b64 	%rd13049, %rd13048, 1;
	add.s64 	%rd13050, %rd13030, %rd13049;
	ld.u16 	%rs3885, [%rd13050];
	cvt.u32.u16	%r13663, %rs3885;
	add.s32 	%r13664, %r13662, %r13663;
	cvt.s64.s32	%rd13051, %r13664;
	shl.b64 	%rd13052, %rd13051, 2;
	add.s64 	%rd13053, %rd13, %rd13052;
	ld.f32 	%f2047, [%rd13053];
	cvt.u32.u16	%r13665, %rs1;
	cvt.u32.u16	%r13666, %rs30;
	mul.lo.s32 	%r13667, %r13665, %r13666;
	ld.u16 	%rs3886, [%SP+42];
	cvt.u32.u16	%r13668, %rs3886;
	mul.lo.s32 	%r13669, %r13668, 20;
	add.s32 	%r13670, %r13667, %r13669;
	cvt.u64.u16	%rd13054, %rs10;
	shl.b64 	%rd13055, %rd13054, 1;
	add.s64 	%rd13056, %rd13030, %rd13055;
	ld.u16 	%rs3887, [%rd13056];
	cvt.u32.u16	%r13671, %rs3887;
	add.s32 	%r13672, %r13670, %r13671;
	cvt.s64.s32	%rd13057, %r13672;
	shl.b64 	%rd13058, %rd13057, 2;
	add.s64 	%rd13059, %rd13, %rd13058;
	ld.f32 	%f2048, [%rd13059];
	cvt.u32.u16	%r13673, %rs1;
	cvt.u32.u16	%r13674, %rs30;
	mul.lo.s32 	%r13675, %r13673, %r13674;
	ld.u16 	%rs3888, [%SP+42];
	cvt.u32.u16	%r13676, %rs3888;
	mul.lo.s32 	%r13677, %r13676, 21;
	add.s32 	%r13678, %r13675, %r13677;
	cvt.u64.u16	%rd13060, %rs10;
	shl.b64 	%rd13061, %rd13060, 1;
	add.s64 	%rd13062, %rd13030, %rd13061;
	ld.u16 	%rs3889, [%rd13062];
	cvt.u32.u16	%r13679, %rs3889;
	add.s32 	%r13680, %r13678, %r13679;
	cvt.s64.s32	%rd13063, %r13680;
	shl.b64 	%rd13064, %rd13063, 2;
	add.s64 	%rd13065, %rd13, %rd13064;
	ld.f32 	%f2049, [%rd13065];
	cvt.u32.u16	%r13681, %rs1;
	cvt.u32.u16	%r13682, %rs30;
	mul.lo.s32 	%r13683, %r13681, %r13682;
	ld.u16 	%rs3890, [%SP+42];
	cvt.u32.u16	%r13684, %rs3890;
	mul.lo.s32 	%r13685, %r13684, 22;
	add.s32 	%r13686, %r13683, %r13685;
	cvt.u64.u16	%rd13066, %rs10;
	shl.b64 	%rd13067, %rd13066, 1;
	add.s64 	%rd13068, %rd13030, %rd13067;
	ld.u16 	%rs3891, [%rd13068];
	cvt.u32.u16	%r13687, %rs3891;
	add.s32 	%r13688, %r13686, %r13687;
	cvt.s64.s32	%rd13069, %r13688;
	shl.b64 	%rd13070, %rd13069, 2;
	add.s64 	%rd13071, %rd13, %rd13070;
	ld.f32 	%f2050, [%rd13071];
	cvt.u32.u16	%r13689, %rs1;
	cvt.u32.u16	%r13690, %rs30;
	mul.lo.s32 	%r13691, %r13689, %r13690;
	ld.u16 	%rs3892, [%SP+42];
	cvt.u32.u16	%r13692, %rs3892;
	mul.lo.s32 	%r13693, %r13692, 23;
	add.s32 	%r13694, %r13691, %r13693;
	cvt.u64.u16	%rd13072, %rs10;
	shl.b64 	%rd13073, %rd13072, 1;
	add.s64 	%rd13074, %rd13030, %rd13073;
	ld.u16 	%rs3893, [%rd13074];
	cvt.u32.u16	%r13695, %rs3893;
	add.s32 	%r13696, %r13694, %r13695;
	cvt.s64.s32	%rd13075, %r13696;
	shl.b64 	%rd13076, %rd13075, 2;
	add.s64 	%rd13077, %rd13, %rd13076;
	ld.f32 	%f2051, [%rd13077];
	cvt.u32.u16	%r13697, %rs1;
	cvt.u32.u16	%r13698, %rs30;
	mul.lo.s32 	%r13699, %r13697, %r13698;
	ld.u16 	%rs3894, [%SP+42];
	cvt.u32.u16	%r13700, %rs3894;
	mul.lo.s32 	%r13701, %r13700, 24;
	add.s32 	%r13702, %r13699, %r13701;
	cvt.u64.u16	%rd13078, %rs10;
	shl.b64 	%rd13079, %rd13078, 1;
	add.s64 	%rd13080, %rd13030, %rd13079;
	ld.u16 	%rs3895, [%rd13080];
	cvt.u32.u16	%r13703, %rs3895;
	add.s32 	%r13704, %r13702, %r13703;
	cvt.s64.s32	%rd13081, %r13704;
	shl.b64 	%rd13082, %rd13081, 2;
	add.s64 	%rd13083, %rd13, %rd13082;
	ld.f32 	%f2052, [%rd13083];
	cvt.u32.u16	%r13705, %rs1;
	cvt.u32.u16	%r13706, %rs30;
	mul.lo.s32 	%r13707, %r13705, %r13706;
	ld.u16 	%rs3896, [%SP+42];
	cvt.u32.u16	%r13708, %rs3896;
	mul.lo.s32 	%r13709, %r13708, 25;
	add.s32 	%r13710, %r13707, %r13709;
	cvt.u64.u16	%rd13084, %rs10;
	shl.b64 	%rd13085, %rd13084, 1;
	add.s64 	%rd13086, %rd13030, %rd13085;
	ld.u16 	%rs3897, [%rd13086];
	cvt.u32.u16	%r13711, %rs3897;
	add.s32 	%r13712, %r13710, %r13711;
	cvt.s64.s32	%rd13087, %r13712;
	shl.b64 	%rd13088, %rd13087, 2;
	add.s64 	%rd13089, %rd13, %rd13088;
	ld.f32 	%f2053, [%rd13089];
	cvt.u32.u16	%r13713, %rs1;
	cvt.u32.u16	%r13714, %rs30;
	mul.lo.s32 	%r13715, %r13713, %r13714;
	ld.u16 	%rs3898, [%SP+42];
	cvt.u32.u16	%r13716, %rs3898;
	mul.lo.s32 	%r13717, %r13716, 26;
	add.s32 	%r13718, %r13715, %r13717;
	cvt.u64.u16	%rd13090, %rs10;
	shl.b64 	%rd13091, %rd13090, 1;
	add.s64 	%rd13092, %rd13030, %rd13091;
	ld.u16 	%rs3899, [%rd13092];
	cvt.u32.u16	%r13719, %rs3899;
	add.s32 	%r13720, %r13718, %r13719;
	cvt.s64.s32	%rd13093, %r13720;
	shl.b64 	%rd13094, %rd13093, 2;
	add.s64 	%rd13095, %rd13, %rd13094;
	ld.f32 	%f2054, [%rd13095];
	cvt.u32.u16	%r13721, %rs1;
	cvt.u32.u16	%r13722, %rs30;
	mul.lo.s32 	%r13723, %r13721, %r13722;
	ld.u16 	%rs3900, [%SP+42];
	cvt.u32.u16	%r13724, %rs3900;
	mul.lo.s32 	%r13725, %r13724, 27;
	add.s32 	%r13726, %r13723, %r13725;
	cvt.u64.u16	%rd13096, %rs10;
	shl.b64 	%rd13097, %rd13096, 1;
	add.s64 	%rd13098, %rd13030, %rd13097;
	ld.u16 	%rs3901, [%rd13098];
	cvt.u32.u16	%r13727, %rs3901;
	add.s32 	%r13728, %r13726, %r13727;
	cvt.s64.s32	%rd13099, %r13728;
	shl.b64 	%rd13100, %rd13099, 2;
	add.s64 	%rd13101, %rd13, %rd13100;
	ld.f32 	%f2055, [%rd13101];
	// Callseq Start 374
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13026;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13027;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2044;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2045;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2046;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2047;
	.param .b32 param8;
	st.param.f32	[param8+0], %f2048;
	.param .b32 param9;
	st.param.f32	[param9+0], %f2049;
	.param .b32 param10;
	st.param.f32	[param10+0], %f2050;
	.param .b32 param11;
	st.param.f32	[param11+0], %f2051;
	.param .b32 param12;
	st.param.f32	[param12+0], %f2052;
	.param .b32 param13;
	st.param.f32	[param13+0], %f2053;
	.param .b32 param14;
	st.param.f32	[param14+0], %f2054;
	.param .b32 param15;
	st.param.f32	[param15+0], %f2055;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 374
tmp1778:

BB46_778:
	.loc	1 466 1
	cvt.u32.u16	%r13729, %rs10;
	ld.u16 	%rs3902, [%SP+16];
	cvt.u32.u16	%r13730, %rs3902;
	mul.lo.s32 	%r13731, %r13730, 6;
	add.s32 	%r13732, %r13729, %r13731;
	cvt.s64.s32	%rd13102, %r13732;
	shl.b64 	%rd13103, %rd13102, 1;
	mov.u64 	%rd13104, cBoolModel;
	cvta.const.u64 	%rd13105, %rd13104;
	add.s64 	%rd13106, %rd13105, %rd13103;
	ld.u16 	%rs3903, [%rd13106];
	setp.ne.s16	%p772, %rs3903, 0;
	not.pred 	%p773, %p772;
	@%p773 bra 	BB46_780;
	bra.uni 	BB46_779;

BB46_779:
	.loc	1 466 1
tmp1779:
	cvt.u32.u16	%r13733, %rs1;
	cvt.u32.u16	%r13734, %rs30;
	mul.lo.s32 	%r13735, %r13733, %r13734;
	ld.u16 	%rs3904, [%SP+42];
	cvt.u32.u16	%r13736, %rs3904;
	mul.lo.s32 	%r13737, %r13736, 28;
	add.s32 	%r13738, %r13735, %r13737;
	cvt.u64.u16	%rd13107, %rs10;
	mov.u64 	%rd13108, cSegToComp;
	cvta.const.u64 	%rd13109, %rd13108;
	shl.b64 	%rd13110, %rd13107, 1;
	add.s64 	%rd13111, %rd13109, %rd13110;
	ld.u16 	%rs3905, [%rd13111];
	cvt.u32.u16	%r13739, %rs3905;
	add.s32 	%r13740, %r13738, %r13739;
	cvt.s64.s32	%rd13112, %r13740;
	shl.b64 	%rd13113, %rd13112, 2;
	add.s64 	%rd13114, %rd13, %rd13113;
	ld.f32 	%f2056, [%rd13114];
	cvt.u32.u16	%r13741, %rs1;
	cvt.u32.u16	%r13742, %rs30;
	mul.lo.s32 	%r13743, %r13741, %r13742;
	ld.u16 	%rs3906, [%SP+42];
	cvt.u32.u16	%r13744, %rs3906;
	mul.lo.s32 	%r13745, %r13744, 29;
	add.s32 	%r13746, %r13743, %r13745;
	cvt.u64.u16	%rd13115, %rs10;
	shl.b64 	%rd13116, %rd13115, 1;
	add.s64 	%rd13117, %rd13109, %rd13116;
	ld.u16 	%rs3907, [%rd13117];
	cvt.u32.u16	%r13747, %rs3907;
	add.s32 	%r13748, %r13746, %r13747;
	cvt.s64.s32	%rd13118, %r13748;
	shl.b64 	%rd13119, %rd13118, 2;
	add.s64 	%rd13120, %rd13, %rd13119;
	ld.f32 	%f2057, [%rd13120];
	// Callseq Start 375
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2208;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2056;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2057;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 375
tmp1780:

BB46_780:
	.loc	1 466 1
	cvt.u32.u16	%r13749, %rs11;
	ld.u16 	%rs3908, [%SP+16];
	cvt.u32.u16	%r13750, %rs3908;
	mul.lo.s32 	%r13751, %r13750, 0;
	add.s32 	%r13752, %r13749, %r13751;
	cvt.s64.s32	%rd13121, %r13752;
	shl.b64 	%rd13122, %rd13121, 1;
	mov.u64 	%rd13123, cBoolModel;
	cvta.const.u64 	%rd13124, %rd13123;
	add.s64 	%rd13125, %rd13124, %rd13122;
	ld.u16 	%rs3909, [%rd13125];
	setp.ne.s16	%p774, %rs3909, 0;
	not.pred 	%p775, %p774;
	@%p775 bra 	BB46_782;
	bra.uni 	BB46_781;

BB46_781:
	add.u64 	%rd13126, %SP, 660;
	.loc	1 466 1
tmp1781:
	add.s64 	%rd13127, %rd13126, 4;
	cvt.u32.u16	%r13753, %rs1;
	cvt.u32.u16	%r13754, %rs30;
	mul.lo.s32 	%r13755, %r13753, %r13754;
	ld.u16 	%rs3910, [%SP+42];
	cvt.u32.u16	%r13756, %rs3910;
	mul.lo.s32 	%r13757, %r13756, 0;
	add.s32 	%r13758, %r13755, %r13757;
	cvt.u64.u16	%rd13128, %rs11;
	mov.u64 	%rd13129, cSegToComp;
	cvta.const.u64 	%rd13130, %rd13129;
	shl.b64 	%rd13131, %rd13128, 1;
	add.s64 	%rd13132, %rd13130, %rd13131;
	ld.u16 	%rs3911, [%rd13132];
	cvt.u32.u16	%r13759, %rs3911;
	add.s32 	%r13760, %r13758, %r13759;
	cvt.s64.s32	%rd13133, %r13760;
	shl.b64 	%rd13134, %rd13133, 2;
	add.s64 	%rd13135, %rd13, %rd13134;
	ld.f32 	%f2058, [%rd13135];
	cvt.u32.u16	%r13761, %rs1;
	cvt.u32.u16	%r13762, %rs30;
	mul.lo.s32 	%r13763, %r13761, %r13762;
	ld.u16 	%rs3912, [%SP+42];
	cvt.u32.u16	%r13764, %rs3912;
	mul.lo.s32 	%r13765, %r13764, 1;
	add.s32 	%r13766, %r13763, %r13765;
	cvt.u64.u16	%rd13136, %rs11;
	shl.b64 	%rd13137, %rd13136, 1;
	add.s64 	%rd13138, %rd13130, %rd13137;
	ld.u16 	%rs3913, [%rd13138];
	cvt.u32.u16	%r13767, %rs3913;
	add.s32 	%r13768, %r13766, %r13767;
	cvt.s64.s32	%rd13139, %r13768;
	shl.b64 	%rd13140, %rd13139, 2;
	add.s64 	%rd13141, %rd13, %rd13140;
	ld.f32 	%f2059, [%rd13141];
	ld.f32 	%f2060, [%SP+692];
	add.s64 	%rd13142, %rd13126, 36;
	// Callseq Start 376
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13126;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13127;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2058;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2059;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2060;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd13142;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 376
tmp1782:

BB46_782:
	.loc	1 466 1
	cvt.u32.u16	%r13769, %rs11;
	ld.u16 	%rs3914, [%SP+16];
	cvt.u32.u16	%r13770, %rs3914;
	mul.lo.s32 	%r13771, %r13770, 1;
	add.s32 	%r13772, %r13769, %r13771;
	cvt.s64.s32	%rd13143, %r13772;
	shl.b64 	%rd13144, %rd13143, 1;
	mov.u64 	%rd13145, cBoolModel;
	cvta.const.u64 	%rd13146, %rd13145;
	add.s64 	%rd13147, %rd13146, %rd13144;
	ld.u16 	%rs3915, [%rd13147];
	setp.ne.s16	%p776, %rs3915, 0;
	not.pred 	%p777, %p776;
	@%p777 bra 	BB46_784;
	bra.uni 	BB46_783;

BB46_783:
	add.u64 	%rd13148, %SP, 660;
	.loc	1 466 1
tmp1783:
	add.s64 	%rd13149, %rd13148, 8;
	ld.f32 	%f2061, [%SP+696];
	add.s64 	%rd13150, %rd13148, 32;
	// Callseq Start 377
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13149;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2061;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd13150;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 377
tmp1784:

BB46_784:
	.loc	1 466 1
	cvt.u32.u16	%r13773, %rs11;
	ld.u16 	%rs3916, [%SP+16];
	cvt.u32.u16	%r13774, %rs3916;
	mul.lo.s32 	%r13775, %r13774, 2;
	add.s32 	%r13776, %r13773, %r13775;
	cvt.s64.s32	%rd13151, %r13776;
	shl.b64 	%rd13152, %rd13151, 1;
	mov.u64 	%rd13153, cBoolModel;
	cvta.const.u64 	%rd13154, %rd13153;
	add.s64 	%rd13155, %rd13154, %rd13152;
	ld.u16 	%rs3917, [%rd13155];
	setp.ne.s16	%p778, %rs3917, 0;
	not.pred 	%p779, %p778;
	@%p779 bra 	BB46_786;
	bra.uni 	BB46_785;

BB46_785:
	add.u64 	%rd13156, %SP, 660;
	.loc	1 466 1
tmp1785:
	add.s64 	%rd13157, %rd13156, 12;
	cvt.u32.u16	%r13777, %rs1;
	cvt.u32.u16	%r13778, %rs30;
	mul.lo.s32 	%r13779, %r13777, %r13778;
	ld.u16 	%rs3918, [%SP+42];
	cvt.u32.u16	%r13780, %rs3918;
	mul.lo.s32 	%r13781, %r13780, 2;
	add.s32 	%r13782, %r13779, %r13781;
	cvt.u64.u16	%rd13158, %rs11;
	mov.u64 	%rd13159, cSegToComp;
	cvta.const.u64 	%rd13160, %rd13159;
	shl.b64 	%rd13161, %rd13158, 1;
	add.s64 	%rd13162, %rd13160, %rd13161;
	ld.u16 	%rs3919, [%rd13162];
	cvt.u32.u16	%r13783, %rs3919;
	add.s32 	%r13784, %r13782, %r13783;
	cvt.s64.s32	%rd13163, %r13784;
	shl.b64 	%rd13164, %rd13163, 2;
	add.s64 	%rd13165, %rd13, %rd13164;
	ld.f32 	%f2062, [%rd13165];
	cvt.u32.u16	%r13785, %rs1;
	cvt.u32.u16	%r13786, %rs30;
	mul.lo.s32 	%r13787, %r13785, %r13786;
	ld.u16 	%rs3920, [%SP+42];
	cvt.u32.u16	%r13788, %rs3920;
	mul.lo.s32 	%r13789, %r13788, 3;
	add.s32 	%r13790, %r13787, %r13789;
	cvt.u64.u16	%rd13166, %rs11;
	shl.b64 	%rd13167, %rd13166, 1;
	add.s64 	%rd13168, %rd13160, %rd13167;
	ld.u16 	%rs3921, [%rd13168];
	cvt.u32.u16	%r13791, %rs3921;
	add.s32 	%r13792, %r13790, %r13791;
	cvt.s64.s32	%rd13169, %r13792;
	shl.b64 	%rd13170, %rd13169, 2;
	add.s64 	%rd13171, %rd13, %rd13170;
	ld.f32 	%f2063, [%rd13171];
	cvt.u32.u16	%r13793, %rs1;
	cvt.u32.u16	%r13794, %rs30;
	mul.lo.s32 	%r13795, %r13793, %r13794;
	ld.u16 	%rs3922, [%SP+42];
	cvt.u32.u16	%r13796, %rs3922;
	mul.lo.s32 	%r13797, %r13796, 4;
	add.s32 	%r13798, %r13795, %r13797;
	cvt.u64.u16	%rd13172, %rs11;
	shl.b64 	%rd13173, %rd13172, 1;
	add.s64 	%rd13174, %rd13160, %rd13173;
	ld.u16 	%rs3923, [%rd13174];
	cvt.u32.u16	%r13799, %rs3923;
	add.s32 	%r13800, %r13798, %r13799;
	cvt.s64.s32	%rd13175, %r13800;
	shl.b64 	%rd13176, %rd13175, 2;
	add.s64 	%rd13177, %rd13, %rd13176;
	ld.f32 	%f2064, [%rd13177];
	cvt.u32.u16	%r13801, %rs1;
	cvt.u32.u16	%r13802, %rs30;
	mul.lo.s32 	%r13803, %r13801, %r13802;
	ld.u16 	%rs3924, [%SP+42];
	cvt.u32.u16	%r13804, %rs3924;
	mul.lo.s32 	%r13805, %r13804, 5;
	add.s32 	%r13806, %r13803, %r13805;
	cvt.u64.u16	%rd13178, %rs11;
	shl.b64 	%rd13179, %rd13178, 1;
	add.s64 	%rd13180, %rd13160, %rd13179;
	ld.u16 	%rs3925, [%rd13180];
	cvt.u32.u16	%r13807, %rs3925;
	add.s32 	%r13808, %r13806, %r13807;
	cvt.s64.s32	%rd13181, %r13808;
	shl.b64 	%rd13182, %rd13181, 2;
	add.s64 	%rd13183, %rd13, %rd13182;
	ld.f32 	%f2065, [%rd13183];
	ld.f32 	%f2066, [%SP+692];
	// Callseq Start 378
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13157;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2062;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2063;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2064;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2065;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2066;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 378
tmp1786:

BB46_786:
	.loc	1 466 1
	cvt.u32.u16	%r13809, %rs11;
	ld.u16 	%rs3926, [%SP+16];
	cvt.u32.u16	%r13810, %rs3926;
	mul.lo.s32 	%r13811, %r13810, 3;
	add.s32 	%r13812, %r13809, %r13811;
	cvt.s64.s32	%rd13184, %r13812;
	shl.b64 	%rd13185, %rd13184, 1;
	mov.u64 	%rd13186, cBoolModel;
	cvta.const.u64 	%rd13187, %rd13186;
	add.s64 	%rd13188, %rd13187, %rd13185;
	ld.u16 	%rs3927, [%rd13188];
	setp.ne.s16	%p780, %rs3927, 0;
	not.pred 	%p781, %p780;
	@%p781 bra 	BB46_788;
	bra.uni 	BB46_787;

BB46_787:
	add.u64 	%rd13189, %SP, 660;
	.loc	1 466 1
tmp1787:
	add.s64 	%rd13190, %rd13189, 16;
	cvt.u32.u16	%r13813, %rs1;
	cvt.u32.u16	%r13814, %rs30;
	mul.lo.s32 	%r13815, %r13813, %r13814;
	ld.u16 	%rs3928, [%SP+42];
	cvt.u32.u16	%r13816, %rs3928;
	mul.lo.s32 	%r13817, %r13816, 6;
	add.s32 	%r13818, %r13815, %r13817;
	cvt.u64.u16	%rd13191, %rs11;
	mov.u64 	%rd13192, cSegToComp;
	cvta.const.u64 	%rd13193, %rd13192;
	shl.b64 	%rd13194, %rd13191, 1;
	add.s64 	%rd13195, %rd13193, %rd13194;
	ld.u16 	%rs3929, [%rd13195];
	cvt.u32.u16	%r13819, %rs3929;
	add.s32 	%r13820, %r13818, %r13819;
	cvt.s64.s32	%rd13196, %r13820;
	shl.b64 	%rd13197, %rd13196, 2;
	add.s64 	%rd13198, %rd13, %rd13197;
	ld.f32 	%f2067, [%rd13198];
	cvt.u32.u16	%r13821, %rs1;
	cvt.u32.u16	%r13822, %rs30;
	mul.lo.s32 	%r13823, %r13821, %r13822;
	ld.u16 	%rs3930, [%SP+42];
	cvt.u32.u16	%r13824, %rs3930;
	mul.lo.s32 	%r13825, %r13824, 7;
	add.s32 	%r13826, %r13823, %r13825;
	cvt.u64.u16	%rd13199, %rs11;
	shl.b64 	%rd13200, %rd13199, 1;
	add.s64 	%rd13201, %rd13193, %rd13200;
	ld.u16 	%rs3931, [%rd13201];
	cvt.u32.u16	%r13827, %rs3931;
	add.s32 	%r13828, %r13826, %r13827;
	cvt.s64.s32	%rd13202, %r13828;
	shl.b64 	%rd13203, %rd13202, 2;
	add.s64 	%rd13204, %rd13, %rd13203;
	ld.f32 	%f2068, [%rd13204];
	cvt.u32.u16	%r13829, %rs1;
	cvt.u32.u16	%r13830, %rs30;
	mul.lo.s32 	%r13831, %r13829, %r13830;
	ld.u16 	%rs3932, [%SP+42];
	cvt.u32.u16	%r13832, %rs3932;
	mul.lo.s32 	%r13833, %r13832, 8;
	add.s32 	%r13834, %r13831, %r13833;
	cvt.u64.u16	%rd13205, %rs11;
	shl.b64 	%rd13206, %rd13205, 1;
	add.s64 	%rd13207, %rd13193, %rd13206;
	ld.u16 	%rs3933, [%rd13207];
	cvt.u32.u16	%r13835, %rs3933;
	add.s32 	%r13836, %r13834, %r13835;
	cvt.s64.s32	%rd13208, %r13836;
	shl.b64 	%rd13209, %rd13208, 2;
	add.s64 	%rd13210, %rd13, %rd13209;
	ld.f32 	%f2069, [%rd13210];
	cvt.u32.u16	%r13837, %rs1;
	cvt.u32.u16	%r13838, %rs30;
	mul.lo.s32 	%r13839, %r13837, %r13838;
	ld.u16 	%rs3934, [%SP+42];
	cvt.u32.u16	%r13840, %rs3934;
	mul.lo.s32 	%r13841, %r13840, 9;
	add.s32 	%r13842, %r13839, %r13841;
	cvt.u64.u16	%rd13211, %rs11;
	shl.b64 	%rd13212, %rd13211, 1;
	add.s64 	%rd13213, %rd13193, %rd13212;
	ld.u16 	%rs3935, [%rd13213];
	cvt.u32.u16	%r13843, %rs3935;
	add.s32 	%r13844, %r13842, %r13843;
	cvt.s64.s32	%rd13214, %r13844;
	shl.b64 	%rd13215, %rd13214, 2;
	add.s64 	%rd13216, %rd13, %rd13215;
	ld.f32 	%f2070, [%rd13216];
	cvt.u32.u16	%r13845, %rs1;
	cvt.u32.u16	%r13846, %rs30;
	mul.lo.s32 	%r13847, %r13845, %r13846;
	ld.u16 	%rs3936, [%SP+42];
	cvt.u32.u16	%r13848, %rs3936;
	mul.lo.s32 	%r13849, %r13848, 10;
	add.s32 	%r13850, %r13847, %r13849;
	cvt.u64.u16	%rd13217, %rs11;
	shl.b64 	%rd13218, %rd13217, 1;
	add.s64 	%rd13219, %rd13193, %rd13218;
	ld.u16 	%rs3937, [%rd13219];
	cvt.u32.u16	%r13851, %rs3937;
	add.s32 	%r13852, %r13850, %r13851;
	cvt.s64.s32	%rd13220, %r13852;
	shl.b64 	%rd13221, %rd13220, 2;
	add.s64 	%rd13222, %rd13, %rd13221;
	ld.f32 	%f2071, [%rd13222];
	// Callseq Start 379
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13190;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2067;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2068;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2069;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2070;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2071;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 379
tmp1788:

BB46_788:
	.loc	1 466 1
	cvt.u32.u16	%r13853, %rs11;
	ld.u16 	%rs3938, [%SP+16];
	cvt.u32.u16	%r13854, %rs3938;
	mul.lo.s32 	%r13855, %r13854, 4;
	add.s32 	%r13856, %r13853, %r13855;
	cvt.s64.s32	%rd13223, %r13856;
	shl.b64 	%rd13224, %rd13223, 1;
	mov.u64 	%rd13225, cBoolModel;
	cvta.const.u64 	%rd13226, %rd13225;
	add.s64 	%rd13227, %rd13226, %rd13224;
	ld.u16 	%rs3939, [%rd13227];
	setp.ne.s16	%p782, %rs3939, 0;
	not.pred 	%p783, %p782;
	@%p783 bra 	BB46_790;
	bra.uni 	BB46_789;

BB46_789:
	add.u64 	%rd13228, %SP, 660;
	.loc	1 466 1
tmp1789:
	add.s64 	%rd13229, %rd13228, 20;
	cvt.u32.u16	%r13857, %rs1;
	cvt.u32.u16	%r13858, %rs30;
	mul.lo.s32 	%r13859, %r13857, %r13858;
	ld.u16 	%rs3940, [%SP+42];
	cvt.u32.u16	%r13860, %rs3940;
	mul.lo.s32 	%r13861, %r13860, 11;
	add.s32 	%r13862, %r13859, %r13861;
	cvt.u64.u16	%rd13230, %rs11;
	mov.u64 	%rd13231, cSegToComp;
	cvta.const.u64 	%rd13232, %rd13231;
	shl.b64 	%rd13233, %rd13230, 1;
	add.s64 	%rd13234, %rd13232, %rd13233;
	ld.u16 	%rs3941, [%rd13234];
	cvt.u32.u16	%r13863, %rs3941;
	add.s32 	%r13864, %r13862, %r13863;
	cvt.s64.s32	%rd13235, %r13864;
	shl.b64 	%rd13236, %rd13235, 2;
	add.s64 	%rd13237, %rd13, %rd13236;
	ld.f32 	%f2072, [%rd13237];
	cvt.u32.u16	%r13865, %rs1;
	cvt.u32.u16	%r13866, %rs30;
	mul.lo.s32 	%r13867, %r13865, %r13866;
	ld.u16 	%rs3942, [%SP+42];
	cvt.u32.u16	%r13868, %rs3942;
	mul.lo.s32 	%r13869, %r13868, 12;
	add.s32 	%r13870, %r13867, %r13869;
	cvt.u64.u16	%rd13238, %rs11;
	shl.b64 	%rd13239, %rd13238, 1;
	add.s64 	%rd13240, %rd13232, %rd13239;
	ld.u16 	%rs3943, [%rd13240];
	cvt.u32.u16	%r13871, %rs3943;
	add.s32 	%r13872, %r13870, %r13871;
	cvt.s64.s32	%rd13241, %r13872;
	shl.b64 	%rd13242, %rd13241, 2;
	add.s64 	%rd13243, %rd13, %rd13242;
	ld.f32 	%f2073, [%rd13243];
	cvt.u32.u16	%r13873, %rs1;
	cvt.u32.u16	%r13874, %rs30;
	mul.lo.s32 	%r13875, %r13873, %r13874;
	ld.u16 	%rs3944, [%SP+42];
	cvt.u32.u16	%r13876, %rs3944;
	mul.lo.s32 	%r13877, %r13876, 13;
	add.s32 	%r13878, %r13875, %r13877;
	cvt.u64.u16	%rd13244, %rs11;
	shl.b64 	%rd13245, %rd13244, 1;
	add.s64 	%rd13246, %rd13232, %rd13245;
	ld.u16 	%rs3945, [%rd13246];
	cvt.u32.u16	%r13879, %rs3945;
	add.s32 	%r13880, %r13878, %r13879;
	cvt.s64.s32	%rd13247, %r13880;
	shl.b64 	%rd13248, %rd13247, 2;
	add.s64 	%rd13249, %rd13, %rd13248;
	ld.f32 	%f2074, [%rd13249];
	cvt.u32.u16	%r13881, %rs1;
	cvt.u32.u16	%r13882, %rs30;
	mul.lo.s32 	%r13883, %r13881, %r13882;
	ld.u16 	%rs3946, [%SP+42];
	cvt.u32.u16	%r13884, %rs3946;
	mul.lo.s32 	%r13885, %r13884, 14;
	add.s32 	%r13886, %r13883, %r13885;
	cvt.u64.u16	%rd13250, %rs11;
	shl.b64 	%rd13251, %rd13250, 1;
	add.s64 	%rd13252, %rd13232, %rd13251;
	ld.u16 	%rs3947, [%rd13252];
	cvt.u32.u16	%r13887, %rs3947;
	add.s32 	%r13888, %r13886, %r13887;
	cvt.s64.s32	%rd13253, %r13888;
	shl.b64 	%rd13254, %rd13253, 2;
	add.s64 	%rd13255, %rd13, %rd13254;
	ld.f32 	%f2075, [%rd13255];
	cvt.u32.u16	%r13889, %rs1;
	cvt.u32.u16	%r13890, %rs30;
	mul.lo.s32 	%r13891, %r13889, %r13890;
	ld.u16 	%rs3948, [%SP+42];
	cvt.u32.u16	%r13892, %rs3948;
	mul.lo.s32 	%r13893, %r13892, 15;
	add.s32 	%r13894, %r13891, %r13893;
	cvt.u64.u16	%rd13256, %rs11;
	shl.b64 	%rd13257, %rd13256, 1;
	add.s64 	%rd13258, %rd13232, %rd13257;
	ld.u16 	%rs3949, [%rd13258];
	cvt.u32.u16	%r13895, %rs3949;
	add.s32 	%r13896, %r13894, %r13895;
	cvt.s64.s32	%rd13259, %r13896;
	shl.b64 	%rd13260, %rd13259, 2;
	add.s64 	%rd13261, %rd13, %rd13260;
	ld.f32 	%f2076, [%rd13261];
	// Callseq Start 380
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13229;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2072;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2073;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2074;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2075;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2076;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 380
tmp1790:

BB46_790:
	.loc	1 466 1
	cvt.u32.u16	%r13897, %rs11;
	ld.u16 	%rs3950, [%SP+16];
	cvt.u32.u16	%r13898, %rs3950;
	mul.lo.s32 	%r13899, %r13898, 5;
	add.s32 	%r13900, %r13897, %r13899;
	cvt.s64.s32	%rd13262, %r13900;
	shl.b64 	%rd13263, %rd13262, 1;
	mov.u64 	%rd13264, cBoolModel;
	cvta.const.u64 	%rd13265, %rd13264;
	add.s64 	%rd13266, %rd13265, %rd13263;
	ld.u16 	%rs3951, [%rd13266];
	setp.ne.s16	%p784, %rs3951, 0;
	not.pred 	%p785, %p784;
	@%p785 bra 	BB46_792;
	bra.uni 	BB46_791;

BB46_791:
	add.u64 	%rd13267, %SP, 660;
	.loc	1 466 1
tmp1791:
	add.s64 	%rd13268, %rd13267, 24;
	add.s64 	%rd13269, %rd13267, 28;
	cvt.u32.u16	%r13901, %rs1;
	cvt.u32.u16	%r13902, %rs30;
	mul.lo.s32 	%r13903, %r13901, %r13902;
	ld.u16 	%rs3952, [%SP+42];
	cvt.u32.u16	%r13904, %rs3952;
	mul.lo.s32 	%r13905, %r13904, 16;
	add.s32 	%r13906, %r13903, %r13905;
	cvt.u64.u16	%rd13270, %rs11;
	mov.u64 	%rd13271, cSegToComp;
	cvta.const.u64 	%rd13272, %rd13271;
	shl.b64 	%rd13273, %rd13270, 1;
	add.s64 	%rd13274, %rd13272, %rd13273;
	ld.u16 	%rs3953, [%rd13274];
	cvt.u32.u16	%r13907, %rs3953;
	add.s32 	%r13908, %r13906, %r13907;
	cvt.s64.s32	%rd13275, %r13908;
	shl.b64 	%rd13276, %rd13275, 2;
	add.s64 	%rd13277, %rd13, %rd13276;
	ld.f32 	%f2077, [%rd13277];
	cvt.u32.u16	%r13909, %rs1;
	cvt.u32.u16	%r13910, %rs30;
	mul.lo.s32 	%r13911, %r13909, %r13910;
	ld.u16 	%rs3954, [%SP+42];
	cvt.u32.u16	%r13912, %rs3954;
	mul.lo.s32 	%r13913, %r13912, 17;
	add.s32 	%r13914, %r13911, %r13913;
	cvt.u64.u16	%rd13278, %rs11;
	shl.b64 	%rd13279, %rd13278, 1;
	add.s64 	%rd13280, %rd13272, %rd13279;
	ld.u16 	%rs3955, [%rd13280];
	cvt.u32.u16	%r13915, %rs3955;
	add.s32 	%r13916, %r13914, %r13915;
	cvt.s64.s32	%rd13281, %r13916;
	shl.b64 	%rd13282, %rd13281, 2;
	add.s64 	%rd13283, %rd13, %rd13282;
	ld.f32 	%f2078, [%rd13283];
	cvt.u32.u16	%r13917, %rs1;
	cvt.u32.u16	%r13918, %rs30;
	mul.lo.s32 	%r13919, %r13917, %r13918;
	ld.u16 	%rs3956, [%SP+42];
	cvt.u32.u16	%r13920, %rs3956;
	mul.lo.s32 	%r13921, %r13920, 18;
	add.s32 	%r13922, %r13919, %r13921;
	cvt.u64.u16	%rd13284, %rs11;
	shl.b64 	%rd13285, %rd13284, 1;
	add.s64 	%rd13286, %rd13272, %rd13285;
	ld.u16 	%rs3957, [%rd13286];
	cvt.u32.u16	%r13923, %rs3957;
	add.s32 	%r13924, %r13922, %r13923;
	cvt.s64.s32	%rd13287, %r13924;
	shl.b64 	%rd13288, %rd13287, 2;
	add.s64 	%rd13289, %rd13, %rd13288;
	ld.f32 	%f2079, [%rd13289];
	cvt.u32.u16	%r13925, %rs1;
	cvt.u32.u16	%r13926, %rs30;
	mul.lo.s32 	%r13927, %r13925, %r13926;
	ld.u16 	%rs3958, [%SP+42];
	cvt.u32.u16	%r13928, %rs3958;
	mul.lo.s32 	%r13929, %r13928, 19;
	add.s32 	%r13930, %r13927, %r13929;
	cvt.u64.u16	%rd13290, %rs11;
	shl.b64 	%rd13291, %rd13290, 1;
	add.s64 	%rd13292, %rd13272, %rd13291;
	ld.u16 	%rs3959, [%rd13292];
	cvt.u32.u16	%r13931, %rs3959;
	add.s32 	%r13932, %r13930, %r13931;
	cvt.s64.s32	%rd13293, %r13932;
	shl.b64 	%rd13294, %rd13293, 2;
	add.s64 	%rd13295, %rd13, %rd13294;
	ld.f32 	%f2080, [%rd13295];
	cvt.u32.u16	%r13933, %rs1;
	cvt.u32.u16	%r13934, %rs30;
	mul.lo.s32 	%r13935, %r13933, %r13934;
	ld.u16 	%rs3960, [%SP+42];
	cvt.u32.u16	%r13936, %rs3960;
	mul.lo.s32 	%r13937, %r13936, 20;
	add.s32 	%r13938, %r13935, %r13937;
	cvt.u64.u16	%rd13296, %rs11;
	shl.b64 	%rd13297, %rd13296, 1;
	add.s64 	%rd13298, %rd13272, %rd13297;
	ld.u16 	%rs3961, [%rd13298];
	cvt.u32.u16	%r13939, %rs3961;
	add.s32 	%r13940, %r13938, %r13939;
	cvt.s64.s32	%rd13299, %r13940;
	shl.b64 	%rd13300, %rd13299, 2;
	add.s64 	%rd13301, %rd13, %rd13300;
	ld.f32 	%f2081, [%rd13301];
	cvt.u32.u16	%r13941, %rs1;
	cvt.u32.u16	%r13942, %rs30;
	mul.lo.s32 	%r13943, %r13941, %r13942;
	ld.u16 	%rs3962, [%SP+42];
	cvt.u32.u16	%r13944, %rs3962;
	mul.lo.s32 	%r13945, %r13944, 21;
	add.s32 	%r13946, %r13943, %r13945;
	cvt.u64.u16	%rd13302, %rs11;
	shl.b64 	%rd13303, %rd13302, 1;
	add.s64 	%rd13304, %rd13272, %rd13303;
	ld.u16 	%rs3963, [%rd13304];
	cvt.u32.u16	%r13947, %rs3963;
	add.s32 	%r13948, %r13946, %r13947;
	cvt.s64.s32	%rd13305, %r13948;
	shl.b64 	%rd13306, %rd13305, 2;
	add.s64 	%rd13307, %rd13, %rd13306;
	ld.f32 	%f2082, [%rd13307];
	cvt.u32.u16	%r13949, %rs1;
	cvt.u32.u16	%r13950, %rs30;
	mul.lo.s32 	%r13951, %r13949, %r13950;
	ld.u16 	%rs3964, [%SP+42];
	cvt.u32.u16	%r13952, %rs3964;
	mul.lo.s32 	%r13953, %r13952, 22;
	add.s32 	%r13954, %r13951, %r13953;
	cvt.u64.u16	%rd13308, %rs11;
	shl.b64 	%rd13309, %rd13308, 1;
	add.s64 	%rd13310, %rd13272, %rd13309;
	ld.u16 	%rs3965, [%rd13310];
	cvt.u32.u16	%r13955, %rs3965;
	add.s32 	%r13956, %r13954, %r13955;
	cvt.s64.s32	%rd13311, %r13956;
	shl.b64 	%rd13312, %rd13311, 2;
	add.s64 	%rd13313, %rd13, %rd13312;
	ld.f32 	%f2083, [%rd13313];
	cvt.u32.u16	%r13957, %rs1;
	cvt.u32.u16	%r13958, %rs30;
	mul.lo.s32 	%r13959, %r13957, %r13958;
	ld.u16 	%rs3966, [%SP+42];
	cvt.u32.u16	%r13960, %rs3966;
	mul.lo.s32 	%r13961, %r13960, 23;
	add.s32 	%r13962, %r13959, %r13961;
	cvt.u64.u16	%rd13314, %rs11;
	shl.b64 	%rd13315, %rd13314, 1;
	add.s64 	%rd13316, %rd13272, %rd13315;
	ld.u16 	%rs3967, [%rd13316];
	cvt.u32.u16	%r13963, %rs3967;
	add.s32 	%r13964, %r13962, %r13963;
	cvt.s64.s32	%rd13317, %r13964;
	shl.b64 	%rd13318, %rd13317, 2;
	add.s64 	%rd13319, %rd13, %rd13318;
	ld.f32 	%f2084, [%rd13319];
	cvt.u32.u16	%r13965, %rs1;
	cvt.u32.u16	%r13966, %rs30;
	mul.lo.s32 	%r13967, %r13965, %r13966;
	ld.u16 	%rs3968, [%SP+42];
	cvt.u32.u16	%r13968, %rs3968;
	mul.lo.s32 	%r13969, %r13968, 24;
	add.s32 	%r13970, %r13967, %r13969;
	cvt.u64.u16	%rd13320, %rs11;
	shl.b64 	%rd13321, %rd13320, 1;
	add.s64 	%rd13322, %rd13272, %rd13321;
	ld.u16 	%rs3969, [%rd13322];
	cvt.u32.u16	%r13971, %rs3969;
	add.s32 	%r13972, %r13970, %r13971;
	cvt.s64.s32	%rd13323, %r13972;
	shl.b64 	%rd13324, %rd13323, 2;
	add.s64 	%rd13325, %rd13, %rd13324;
	ld.f32 	%f2085, [%rd13325];
	cvt.u32.u16	%r13973, %rs1;
	cvt.u32.u16	%r13974, %rs30;
	mul.lo.s32 	%r13975, %r13973, %r13974;
	ld.u16 	%rs3970, [%SP+42];
	cvt.u32.u16	%r13976, %rs3970;
	mul.lo.s32 	%r13977, %r13976, 25;
	add.s32 	%r13978, %r13975, %r13977;
	cvt.u64.u16	%rd13326, %rs11;
	shl.b64 	%rd13327, %rd13326, 1;
	add.s64 	%rd13328, %rd13272, %rd13327;
	ld.u16 	%rs3971, [%rd13328];
	cvt.u32.u16	%r13979, %rs3971;
	add.s32 	%r13980, %r13978, %r13979;
	cvt.s64.s32	%rd13329, %r13980;
	shl.b64 	%rd13330, %rd13329, 2;
	add.s64 	%rd13331, %rd13, %rd13330;
	ld.f32 	%f2086, [%rd13331];
	cvt.u32.u16	%r13981, %rs1;
	cvt.u32.u16	%r13982, %rs30;
	mul.lo.s32 	%r13983, %r13981, %r13982;
	ld.u16 	%rs3972, [%SP+42];
	cvt.u32.u16	%r13984, %rs3972;
	mul.lo.s32 	%r13985, %r13984, 26;
	add.s32 	%r13986, %r13983, %r13985;
	cvt.u64.u16	%rd13332, %rs11;
	shl.b64 	%rd13333, %rd13332, 1;
	add.s64 	%rd13334, %rd13272, %rd13333;
	ld.u16 	%rs3973, [%rd13334];
	cvt.u32.u16	%r13987, %rs3973;
	add.s32 	%r13988, %r13986, %r13987;
	cvt.s64.s32	%rd13335, %r13988;
	shl.b64 	%rd13336, %rd13335, 2;
	add.s64 	%rd13337, %rd13, %rd13336;
	ld.f32 	%f2087, [%rd13337];
	cvt.u32.u16	%r13989, %rs1;
	cvt.u32.u16	%r13990, %rs30;
	mul.lo.s32 	%r13991, %r13989, %r13990;
	ld.u16 	%rs3974, [%SP+42];
	cvt.u32.u16	%r13992, %rs3974;
	mul.lo.s32 	%r13993, %r13992, 27;
	add.s32 	%r13994, %r13991, %r13993;
	cvt.u64.u16	%rd13338, %rs11;
	shl.b64 	%rd13339, %rd13338, 1;
	add.s64 	%rd13340, %rd13272, %rd13339;
	ld.u16 	%rs3975, [%rd13340];
	cvt.u32.u16	%r13995, %rs3975;
	add.s32 	%r13996, %r13994, %r13995;
	cvt.s64.s32	%rd13341, %r13996;
	shl.b64 	%rd13342, %rd13341, 2;
	add.s64 	%rd13343, %rd13, %rd13342;
	ld.f32 	%f2088, [%rd13343];
	// Callseq Start 381
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13268;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13269;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2077;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2078;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2079;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2080;
	.param .b32 param8;
	st.param.f32	[param8+0], %f2081;
	.param .b32 param9;
	st.param.f32	[param9+0], %f2082;
	.param .b32 param10;
	st.param.f32	[param10+0], %f2083;
	.param .b32 param11;
	st.param.f32	[param11+0], %f2084;
	.param .b32 param12;
	st.param.f32	[param12+0], %f2085;
	.param .b32 param13;
	st.param.f32	[param13+0], %f2086;
	.param .b32 param14;
	st.param.f32	[param14+0], %f2087;
	.param .b32 param15;
	st.param.f32	[param15+0], %f2088;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 381
tmp1792:

BB46_792:
	.loc	1 466 1
	cvt.u32.u16	%r13997, %rs11;
	ld.u16 	%rs3976, [%SP+16];
	cvt.u32.u16	%r13998, %rs3976;
	mul.lo.s32 	%r13999, %r13998, 6;
	add.s32 	%r14000, %r13997, %r13999;
	cvt.s64.s32	%rd13344, %r14000;
	shl.b64 	%rd13345, %rd13344, 1;
	mov.u64 	%rd13346, cBoolModel;
	cvta.const.u64 	%rd13347, %rd13346;
	add.s64 	%rd13348, %rd13347, %rd13345;
	ld.u16 	%rs3977, [%rd13348];
	setp.ne.s16	%p786, %rs3977, 0;
	not.pred 	%p787, %p786;
	@%p787 bra 	BB46_794;
	bra.uni 	BB46_793;

BB46_793:
	.loc	1 466 1
tmp1793:
	cvt.u32.u16	%r14001, %rs1;
	cvt.u32.u16	%r14002, %rs30;
	mul.lo.s32 	%r14003, %r14001, %r14002;
	ld.u16 	%rs3978, [%SP+42];
	cvt.u32.u16	%r14004, %rs3978;
	mul.lo.s32 	%r14005, %r14004, 28;
	add.s32 	%r14006, %r14003, %r14005;
	cvt.u64.u16	%rd13349, %rs11;
	mov.u64 	%rd13350, cSegToComp;
	cvta.const.u64 	%rd13351, %rd13350;
	shl.b64 	%rd13352, %rd13349, 1;
	add.s64 	%rd13353, %rd13351, %rd13352;
	ld.u16 	%rs3979, [%rd13353];
	cvt.u32.u16	%r14007, %rs3979;
	add.s32 	%r14008, %r14006, %r14007;
	cvt.s64.s32	%rd13354, %r14008;
	shl.b64 	%rd13355, %rd13354, 2;
	add.s64 	%rd13356, %rd13, %rd13355;
	ld.f32 	%f2089, [%rd13356];
	cvt.u32.u16	%r14009, %rs1;
	cvt.u32.u16	%r14010, %rs30;
	mul.lo.s32 	%r14011, %r14009, %r14010;
	ld.u16 	%rs3980, [%SP+42];
	cvt.u32.u16	%r14012, %rs3980;
	mul.lo.s32 	%r14013, %r14012, 29;
	add.s32 	%r14014, %r14011, %r14013;
	cvt.u64.u16	%rd13357, %rs11;
	shl.b64 	%rd13358, %rd13357, 1;
	add.s64 	%rd13359, %rd13351, %rd13358;
	ld.u16 	%rs3981, [%rd13359];
	cvt.u32.u16	%r14015, %rs3981;
	add.s32 	%r14016, %r14014, %r14015;
	cvt.s64.s32	%rd13360, %r14016;
	shl.b64 	%rd13361, %rd13360, 2;
	add.s64 	%rd13362, %rd13, %rd13361;
	ld.f32 	%f2090, [%rd13362];
	// Callseq Start 382
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2210;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2089;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2090;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 382
tmp1794:

BB46_794:
	.loc	1 466 1
	cvt.u32.u16	%r14017, %rs12;
	ld.u16 	%rs3982, [%SP+16];
	cvt.u32.u16	%r14018, %rs3982;
	mul.lo.s32 	%r14019, %r14018, 0;
	add.s32 	%r14020, %r14017, %r14019;
	cvt.s64.s32	%rd13363, %r14020;
	shl.b64 	%rd13364, %rd13363, 1;
	mov.u64 	%rd13365, cBoolModel;
	cvta.const.u64 	%rd13366, %rd13365;
	add.s64 	%rd13367, %rd13366, %rd13364;
	ld.u16 	%rs3983, [%rd13367];
	setp.ne.s16	%p788, %rs3983, 0;
	not.pred 	%p789, %p788;
	@%p789 bra 	BB46_796;
	bra.uni 	BB46_795;

BB46_795:
	add.u64 	%rd13368, %SP, 700;
	.loc	1 466 1
tmp1795:
	add.s64 	%rd13369, %rd13368, 4;
	cvt.u32.u16	%r14021, %rs1;
	cvt.u32.u16	%r14022, %rs30;
	mul.lo.s32 	%r14023, %r14021, %r14022;
	ld.u16 	%rs3984, [%SP+42];
	cvt.u32.u16	%r14024, %rs3984;
	mul.lo.s32 	%r14025, %r14024, 0;
	add.s32 	%r14026, %r14023, %r14025;
	cvt.u64.u16	%rd13370, %rs12;
	mov.u64 	%rd13371, cSegToComp;
	cvta.const.u64 	%rd13372, %rd13371;
	shl.b64 	%rd13373, %rd13370, 1;
	add.s64 	%rd13374, %rd13372, %rd13373;
	ld.u16 	%rs3985, [%rd13374];
	cvt.u32.u16	%r14027, %rs3985;
	add.s32 	%r14028, %r14026, %r14027;
	cvt.s64.s32	%rd13375, %r14028;
	shl.b64 	%rd13376, %rd13375, 2;
	add.s64 	%rd13377, %rd13, %rd13376;
	ld.f32 	%f2091, [%rd13377];
	cvt.u32.u16	%r14029, %rs1;
	cvt.u32.u16	%r14030, %rs30;
	mul.lo.s32 	%r14031, %r14029, %r14030;
	ld.u16 	%rs3986, [%SP+42];
	cvt.u32.u16	%r14032, %rs3986;
	mul.lo.s32 	%r14033, %r14032, 1;
	add.s32 	%r14034, %r14031, %r14033;
	cvt.u64.u16	%rd13378, %rs12;
	shl.b64 	%rd13379, %rd13378, 1;
	add.s64 	%rd13380, %rd13372, %rd13379;
	ld.u16 	%rs3987, [%rd13380];
	cvt.u32.u16	%r14035, %rs3987;
	add.s32 	%r14036, %r14034, %r14035;
	cvt.s64.s32	%rd13381, %r14036;
	shl.b64 	%rd13382, %rd13381, 2;
	add.s64 	%rd13383, %rd13, %rd13382;
	ld.f32 	%f2092, [%rd13383];
	ld.f32 	%f2093, [%SP+732];
	add.s64 	%rd13384, %rd13368, 36;
	// Callseq Start 383
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13368;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13369;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2091;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2092;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2093;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd13384;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 383
tmp1796:

BB46_796:
	.loc	1 466 1
	cvt.u32.u16	%r14037, %rs12;
	ld.u16 	%rs3988, [%SP+16];
	cvt.u32.u16	%r14038, %rs3988;
	mul.lo.s32 	%r14039, %r14038, 1;
	add.s32 	%r14040, %r14037, %r14039;
	cvt.s64.s32	%rd13385, %r14040;
	shl.b64 	%rd13386, %rd13385, 1;
	mov.u64 	%rd13387, cBoolModel;
	cvta.const.u64 	%rd13388, %rd13387;
	add.s64 	%rd13389, %rd13388, %rd13386;
	ld.u16 	%rs3989, [%rd13389];
	setp.ne.s16	%p790, %rs3989, 0;
	not.pred 	%p791, %p790;
	@%p791 bra 	BB46_798;
	bra.uni 	BB46_797;

BB46_797:
	add.u64 	%rd13390, %SP, 700;
	.loc	1 466 1
tmp1797:
	add.s64 	%rd13391, %rd13390, 8;
	ld.f32 	%f2094, [%SP+736];
	add.s64 	%rd13392, %rd13390, 32;
	// Callseq Start 384
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13391;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2094;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd13392;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 384
tmp1798:

BB46_798:
	.loc	1 466 1
	cvt.u32.u16	%r14041, %rs12;
	ld.u16 	%rs3990, [%SP+16];
	cvt.u32.u16	%r14042, %rs3990;
	mul.lo.s32 	%r14043, %r14042, 2;
	add.s32 	%r14044, %r14041, %r14043;
	cvt.s64.s32	%rd13393, %r14044;
	shl.b64 	%rd13394, %rd13393, 1;
	mov.u64 	%rd13395, cBoolModel;
	cvta.const.u64 	%rd13396, %rd13395;
	add.s64 	%rd13397, %rd13396, %rd13394;
	ld.u16 	%rs3991, [%rd13397];
	setp.ne.s16	%p792, %rs3991, 0;
	not.pred 	%p793, %p792;
	@%p793 bra 	BB46_800;
	bra.uni 	BB46_799;

BB46_799:
	add.u64 	%rd13398, %SP, 700;
	.loc	1 466 1
tmp1799:
	add.s64 	%rd13399, %rd13398, 12;
	cvt.u32.u16	%r14045, %rs1;
	cvt.u32.u16	%r14046, %rs30;
	mul.lo.s32 	%r14047, %r14045, %r14046;
	ld.u16 	%rs3992, [%SP+42];
	cvt.u32.u16	%r14048, %rs3992;
	mul.lo.s32 	%r14049, %r14048, 2;
	add.s32 	%r14050, %r14047, %r14049;
	cvt.u64.u16	%rd13400, %rs12;
	mov.u64 	%rd13401, cSegToComp;
	cvta.const.u64 	%rd13402, %rd13401;
	shl.b64 	%rd13403, %rd13400, 1;
	add.s64 	%rd13404, %rd13402, %rd13403;
	ld.u16 	%rs3993, [%rd13404];
	cvt.u32.u16	%r14051, %rs3993;
	add.s32 	%r14052, %r14050, %r14051;
	cvt.s64.s32	%rd13405, %r14052;
	shl.b64 	%rd13406, %rd13405, 2;
	add.s64 	%rd13407, %rd13, %rd13406;
	ld.f32 	%f2095, [%rd13407];
	cvt.u32.u16	%r14053, %rs1;
	cvt.u32.u16	%r14054, %rs30;
	mul.lo.s32 	%r14055, %r14053, %r14054;
	ld.u16 	%rs3994, [%SP+42];
	cvt.u32.u16	%r14056, %rs3994;
	mul.lo.s32 	%r14057, %r14056, 3;
	add.s32 	%r14058, %r14055, %r14057;
	cvt.u64.u16	%rd13408, %rs12;
	shl.b64 	%rd13409, %rd13408, 1;
	add.s64 	%rd13410, %rd13402, %rd13409;
	ld.u16 	%rs3995, [%rd13410];
	cvt.u32.u16	%r14059, %rs3995;
	add.s32 	%r14060, %r14058, %r14059;
	cvt.s64.s32	%rd13411, %r14060;
	shl.b64 	%rd13412, %rd13411, 2;
	add.s64 	%rd13413, %rd13, %rd13412;
	ld.f32 	%f2096, [%rd13413];
	cvt.u32.u16	%r14061, %rs1;
	cvt.u32.u16	%r14062, %rs30;
	mul.lo.s32 	%r14063, %r14061, %r14062;
	ld.u16 	%rs3996, [%SP+42];
	cvt.u32.u16	%r14064, %rs3996;
	mul.lo.s32 	%r14065, %r14064, 4;
	add.s32 	%r14066, %r14063, %r14065;
	cvt.u64.u16	%rd13414, %rs12;
	shl.b64 	%rd13415, %rd13414, 1;
	add.s64 	%rd13416, %rd13402, %rd13415;
	ld.u16 	%rs3997, [%rd13416];
	cvt.u32.u16	%r14067, %rs3997;
	add.s32 	%r14068, %r14066, %r14067;
	cvt.s64.s32	%rd13417, %r14068;
	shl.b64 	%rd13418, %rd13417, 2;
	add.s64 	%rd13419, %rd13, %rd13418;
	ld.f32 	%f2097, [%rd13419];
	cvt.u32.u16	%r14069, %rs1;
	cvt.u32.u16	%r14070, %rs30;
	mul.lo.s32 	%r14071, %r14069, %r14070;
	ld.u16 	%rs3998, [%SP+42];
	cvt.u32.u16	%r14072, %rs3998;
	mul.lo.s32 	%r14073, %r14072, 5;
	add.s32 	%r14074, %r14071, %r14073;
	cvt.u64.u16	%rd13420, %rs12;
	shl.b64 	%rd13421, %rd13420, 1;
	add.s64 	%rd13422, %rd13402, %rd13421;
	ld.u16 	%rs3999, [%rd13422];
	cvt.u32.u16	%r14075, %rs3999;
	add.s32 	%r14076, %r14074, %r14075;
	cvt.s64.s32	%rd13423, %r14076;
	shl.b64 	%rd13424, %rd13423, 2;
	add.s64 	%rd13425, %rd13, %rd13424;
	ld.f32 	%f2098, [%rd13425];
	ld.f32 	%f2099, [%SP+732];
	// Callseq Start 385
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13399;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2095;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2096;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2097;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2098;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2099;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 385
tmp1800:

BB46_800:
	.loc	1 466 1
	cvt.u32.u16	%r14077, %rs12;
	ld.u16 	%rs4000, [%SP+16];
	cvt.u32.u16	%r14078, %rs4000;
	mul.lo.s32 	%r14079, %r14078, 3;
	add.s32 	%r14080, %r14077, %r14079;
	cvt.s64.s32	%rd13426, %r14080;
	shl.b64 	%rd13427, %rd13426, 1;
	mov.u64 	%rd13428, cBoolModel;
	cvta.const.u64 	%rd13429, %rd13428;
	add.s64 	%rd13430, %rd13429, %rd13427;
	ld.u16 	%rs4001, [%rd13430];
	setp.ne.s16	%p794, %rs4001, 0;
	not.pred 	%p795, %p794;
	@%p795 bra 	BB46_802;
	bra.uni 	BB46_801;

BB46_801:
	add.u64 	%rd13431, %SP, 700;
	.loc	1 466 1
tmp1801:
	add.s64 	%rd13432, %rd13431, 16;
	cvt.u32.u16	%r14081, %rs1;
	cvt.u32.u16	%r14082, %rs30;
	mul.lo.s32 	%r14083, %r14081, %r14082;
	ld.u16 	%rs4002, [%SP+42];
	cvt.u32.u16	%r14084, %rs4002;
	mul.lo.s32 	%r14085, %r14084, 6;
	add.s32 	%r14086, %r14083, %r14085;
	cvt.u64.u16	%rd13433, %rs12;
	mov.u64 	%rd13434, cSegToComp;
	cvta.const.u64 	%rd13435, %rd13434;
	shl.b64 	%rd13436, %rd13433, 1;
	add.s64 	%rd13437, %rd13435, %rd13436;
	ld.u16 	%rs4003, [%rd13437];
	cvt.u32.u16	%r14087, %rs4003;
	add.s32 	%r14088, %r14086, %r14087;
	cvt.s64.s32	%rd13438, %r14088;
	shl.b64 	%rd13439, %rd13438, 2;
	add.s64 	%rd13440, %rd13, %rd13439;
	ld.f32 	%f2100, [%rd13440];
	cvt.u32.u16	%r14089, %rs1;
	cvt.u32.u16	%r14090, %rs30;
	mul.lo.s32 	%r14091, %r14089, %r14090;
	ld.u16 	%rs4004, [%SP+42];
	cvt.u32.u16	%r14092, %rs4004;
	mul.lo.s32 	%r14093, %r14092, 7;
	add.s32 	%r14094, %r14091, %r14093;
	cvt.u64.u16	%rd13441, %rs12;
	shl.b64 	%rd13442, %rd13441, 1;
	add.s64 	%rd13443, %rd13435, %rd13442;
	ld.u16 	%rs4005, [%rd13443];
	cvt.u32.u16	%r14095, %rs4005;
	add.s32 	%r14096, %r14094, %r14095;
	cvt.s64.s32	%rd13444, %r14096;
	shl.b64 	%rd13445, %rd13444, 2;
	add.s64 	%rd13446, %rd13, %rd13445;
	ld.f32 	%f2101, [%rd13446];
	cvt.u32.u16	%r14097, %rs1;
	cvt.u32.u16	%r14098, %rs30;
	mul.lo.s32 	%r14099, %r14097, %r14098;
	ld.u16 	%rs4006, [%SP+42];
	cvt.u32.u16	%r14100, %rs4006;
	mul.lo.s32 	%r14101, %r14100, 8;
	add.s32 	%r14102, %r14099, %r14101;
	cvt.u64.u16	%rd13447, %rs12;
	shl.b64 	%rd13448, %rd13447, 1;
	add.s64 	%rd13449, %rd13435, %rd13448;
	ld.u16 	%rs4007, [%rd13449];
	cvt.u32.u16	%r14103, %rs4007;
	add.s32 	%r14104, %r14102, %r14103;
	cvt.s64.s32	%rd13450, %r14104;
	shl.b64 	%rd13451, %rd13450, 2;
	add.s64 	%rd13452, %rd13, %rd13451;
	ld.f32 	%f2102, [%rd13452];
	cvt.u32.u16	%r14105, %rs1;
	cvt.u32.u16	%r14106, %rs30;
	mul.lo.s32 	%r14107, %r14105, %r14106;
	ld.u16 	%rs4008, [%SP+42];
	cvt.u32.u16	%r14108, %rs4008;
	mul.lo.s32 	%r14109, %r14108, 9;
	add.s32 	%r14110, %r14107, %r14109;
	cvt.u64.u16	%rd13453, %rs12;
	shl.b64 	%rd13454, %rd13453, 1;
	add.s64 	%rd13455, %rd13435, %rd13454;
	ld.u16 	%rs4009, [%rd13455];
	cvt.u32.u16	%r14111, %rs4009;
	add.s32 	%r14112, %r14110, %r14111;
	cvt.s64.s32	%rd13456, %r14112;
	shl.b64 	%rd13457, %rd13456, 2;
	add.s64 	%rd13458, %rd13, %rd13457;
	ld.f32 	%f2103, [%rd13458];
	cvt.u32.u16	%r14113, %rs1;
	cvt.u32.u16	%r14114, %rs30;
	mul.lo.s32 	%r14115, %r14113, %r14114;
	ld.u16 	%rs4010, [%SP+42];
	cvt.u32.u16	%r14116, %rs4010;
	mul.lo.s32 	%r14117, %r14116, 10;
	add.s32 	%r14118, %r14115, %r14117;
	cvt.u64.u16	%rd13459, %rs12;
	shl.b64 	%rd13460, %rd13459, 1;
	add.s64 	%rd13461, %rd13435, %rd13460;
	ld.u16 	%rs4011, [%rd13461];
	cvt.u32.u16	%r14119, %rs4011;
	add.s32 	%r14120, %r14118, %r14119;
	cvt.s64.s32	%rd13462, %r14120;
	shl.b64 	%rd13463, %rd13462, 2;
	add.s64 	%rd13464, %rd13, %rd13463;
	ld.f32 	%f2104, [%rd13464];
	// Callseq Start 386
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13432;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2100;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2101;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2102;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2103;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2104;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 386
tmp1802:

BB46_802:
	.loc	1 466 1
	cvt.u32.u16	%r14121, %rs12;
	ld.u16 	%rs4012, [%SP+16];
	cvt.u32.u16	%r14122, %rs4012;
	mul.lo.s32 	%r14123, %r14122, 4;
	add.s32 	%r14124, %r14121, %r14123;
	cvt.s64.s32	%rd13465, %r14124;
	shl.b64 	%rd13466, %rd13465, 1;
	mov.u64 	%rd13467, cBoolModel;
	cvta.const.u64 	%rd13468, %rd13467;
	add.s64 	%rd13469, %rd13468, %rd13466;
	ld.u16 	%rs4013, [%rd13469];
	setp.ne.s16	%p796, %rs4013, 0;
	not.pred 	%p797, %p796;
	@%p797 bra 	BB46_804;
	bra.uni 	BB46_803;

BB46_803:
	add.u64 	%rd13470, %SP, 700;
	.loc	1 466 1
tmp1803:
	add.s64 	%rd13471, %rd13470, 20;
	cvt.u32.u16	%r14125, %rs1;
	cvt.u32.u16	%r14126, %rs30;
	mul.lo.s32 	%r14127, %r14125, %r14126;
	ld.u16 	%rs4014, [%SP+42];
	cvt.u32.u16	%r14128, %rs4014;
	mul.lo.s32 	%r14129, %r14128, 11;
	add.s32 	%r14130, %r14127, %r14129;
	cvt.u64.u16	%rd13472, %rs12;
	mov.u64 	%rd13473, cSegToComp;
	cvta.const.u64 	%rd13474, %rd13473;
	shl.b64 	%rd13475, %rd13472, 1;
	add.s64 	%rd13476, %rd13474, %rd13475;
	ld.u16 	%rs4015, [%rd13476];
	cvt.u32.u16	%r14131, %rs4015;
	add.s32 	%r14132, %r14130, %r14131;
	cvt.s64.s32	%rd13477, %r14132;
	shl.b64 	%rd13478, %rd13477, 2;
	add.s64 	%rd13479, %rd13, %rd13478;
	ld.f32 	%f2105, [%rd13479];
	cvt.u32.u16	%r14133, %rs1;
	cvt.u32.u16	%r14134, %rs30;
	mul.lo.s32 	%r14135, %r14133, %r14134;
	ld.u16 	%rs4016, [%SP+42];
	cvt.u32.u16	%r14136, %rs4016;
	mul.lo.s32 	%r14137, %r14136, 12;
	add.s32 	%r14138, %r14135, %r14137;
	cvt.u64.u16	%rd13480, %rs12;
	shl.b64 	%rd13481, %rd13480, 1;
	add.s64 	%rd13482, %rd13474, %rd13481;
	ld.u16 	%rs4017, [%rd13482];
	cvt.u32.u16	%r14139, %rs4017;
	add.s32 	%r14140, %r14138, %r14139;
	cvt.s64.s32	%rd13483, %r14140;
	shl.b64 	%rd13484, %rd13483, 2;
	add.s64 	%rd13485, %rd13, %rd13484;
	ld.f32 	%f2106, [%rd13485];
	cvt.u32.u16	%r14141, %rs1;
	cvt.u32.u16	%r14142, %rs30;
	mul.lo.s32 	%r14143, %r14141, %r14142;
	ld.u16 	%rs4018, [%SP+42];
	cvt.u32.u16	%r14144, %rs4018;
	mul.lo.s32 	%r14145, %r14144, 13;
	add.s32 	%r14146, %r14143, %r14145;
	cvt.u64.u16	%rd13486, %rs12;
	shl.b64 	%rd13487, %rd13486, 1;
	add.s64 	%rd13488, %rd13474, %rd13487;
	ld.u16 	%rs4019, [%rd13488];
	cvt.u32.u16	%r14147, %rs4019;
	add.s32 	%r14148, %r14146, %r14147;
	cvt.s64.s32	%rd13489, %r14148;
	shl.b64 	%rd13490, %rd13489, 2;
	add.s64 	%rd13491, %rd13, %rd13490;
	ld.f32 	%f2107, [%rd13491];
	cvt.u32.u16	%r14149, %rs1;
	cvt.u32.u16	%r14150, %rs30;
	mul.lo.s32 	%r14151, %r14149, %r14150;
	ld.u16 	%rs4020, [%SP+42];
	cvt.u32.u16	%r14152, %rs4020;
	mul.lo.s32 	%r14153, %r14152, 14;
	add.s32 	%r14154, %r14151, %r14153;
	cvt.u64.u16	%rd13492, %rs12;
	shl.b64 	%rd13493, %rd13492, 1;
	add.s64 	%rd13494, %rd13474, %rd13493;
	ld.u16 	%rs4021, [%rd13494];
	cvt.u32.u16	%r14155, %rs4021;
	add.s32 	%r14156, %r14154, %r14155;
	cvt.s64.s32	%rd13495, %r14156;
	shl.b64 	%rd13496, %rd13495, 2;
	add.s64 	%rd13497, %rd13, %rd13496;
	ld.f32 	%f2108, [%rd13497];
	cvt.u32.u16	%r14157, %rs1;
	cvt.u32.u16	%r14158, %rs30;
	mul.lo.s32 	%r14159, %r14157, %r14158;
	ld.u16 	%rs4022, [%SP+42];
	cvt.u32.u16	%r14160, %rs4022;
	mul.lo.s32 	%r14161, %r14160, 15;
	add.s32 	%r14162, %r14159, %r14161;
	cvt.u64.u16	%rd13498, %rs12;
	shl.b64 	%rd13499, %rd13498, 1;
	add.s64 	%rd13500, %rd13474, %rd13499;
	ld.u16 	%rs4023, [%rd13500];
	cvt.u32.u16	%r14163, %rs4023;
	add.s32 	%r14164, %r14162, %r14163;
	cvt.s64.s32	%rd13501, %r14164;
	shl.b64 	%rd13502, %rd13501, 2;
	add.s64 	%rd13503, %rd13, %rd13502;
	ld.f32 	%f2109, [%rd13503];
	// Callseq Start 387
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13471;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2105;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2106;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2107;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2108;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2109;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 387
tmp1804:

BB46_804:
	.loc	1 466 1
	cvt.u32.u16	%r14165, %rs12;
	ld.u16 	%rs4024, [%SP+16];
	cvt.u32.u16	%r14166, %rs4024;
	mul.lo.s32 	%r14167, %r14166, 5;
	add.s32 	%r14168, %r14165, %r14167;
	cvt.s64.s32	%rd13504, %r14168;
	shl.b64 	%rd13505, %rd13504, 1;
	mov.u64 	%rd13506, cBoolModel;
	cvta.const.u64 	%rd13507, %rd13506;
	add.s64 	%rd13508, %rd13507, %rd13505;
	ld.u16 	%rs4025, [%rd13508];
	setp.ne.s16	%p798, %rs4025, 0;
	not.pred 	%p799, %p798;
	@%p799 bra 	BB46_806;
	bra.uni 	BB46_805;

BB46_805:
	add.u64 	%rd13509, %SP, 700;
	.loc	1 466 1
tmp1805:
	add.s64 	%rd13510, %rd13509, 24;
	add.s64 	%rd13511, %rd13509, 28;
	cvt.u32.u16	%r14169, %rs1;
	cvt.u32.u16	%r14170, %rs30;
	mul.lo.s32 	%r14171, %r14169, %r14170;
	ld.u16 	%rs4026, [%SP+42];
	cvt.u32.u16	%r14172, %rs4026;
	mul.lo.s32 	%r14173, %r14172, 16;
	add.s32 	%r14174, %r14171, %r14173;
	cvt.u64.u16	%rd13512, %rs12;
	mov.u64 	%rd13513, cSegToComp;
	cvta.const.u64 	%rd13514, %rd13513;
	shl.b64 	%rd13515, %rd13512, 1;
	add.s64 	%rd13516, %rd13514, %rd13515;
	ld.u16 	%rs4027, [%rd13516];
	cvt.u32.u16	%r14175, %rs4027;
	add.s32 	%r14176, %r14174, %r14175;
	cvt.s64.s32	%rd13517, %r14176;
	shl.b64 	%rd13518, %rd13517, 2;
	add.s64 	%rd13519, %rd13, %rd13518;
	ld.f32 	%f2110, [%rd13519];
	cvt.u32.u16	%r14177, %rs1;
	cvt.u32.u16	%r14178, %rs30;
	mul.lo.s32 	%r14179, %r14177, %r14178;
	ld.u16 	%rs4028, [%SP+42];
	cvt.u32.u16	%r14180, %rs4028;
	mul.lo.s32 	%r14181, %r14180, 17;
	add.s32 	%r14182, %r14179, %r14181;
	cvt.u64.u16	%rd13520, %rs12;
	shl.b64 	%rd13521, %rd13520, 1;
	add.s64 	%rd13522, %rd13514, %rd13521;
	ld.u16 	%rs4029, [%rd13522];
	cvt.u32.u16	%r14183, %rs4029;
	add.s32 	%r14184, %r14182, %r14183;
	cvt.s64.s32	%rd13523, %r14184;
	shl.b64 	%rd13524, %rd13523, 2;
	add.s64 	%rd13525, %rd13, %rd13524;
	ld.f32 	%f2111, [%rd13525];
	cvt.u32.u16	%r14185, %rs1;
	cvt.u32.u16	%r14186, %rs30;
	mul.lo.s32 	%r14187, %r14185, %r14186;
	ld.u16 	%rs4030, [%SP+42];
	cvt.u32.u16	%r14188, %rs4030;
	mul.lo.s32 	%r14189, %r14188, 18;
	add.s32 	%r14190, %r14187, %r14189;
	cvt.u64.u16	%rd13526, %rs12;
	shl.b64 	%rd13527, %rd13526, 1;
	add.s64 	%rd13528, %rd13514, %rd13527;
	ld.u16 	%rs4031, [%rd13528];
	cvt.u32.u16	%r14191, %rs4031;
	add.s32 	%r14192, %r14190, %r14191;
	cvt.s64.s32	%rd13529, %r14192;
	shl.b64 	%rd13530, %rd13529, 2;
	add.s64 	%rd13531, %rd13, %rd13530;
	ld.f32 	%f2112, [%rd13531];
	cvt.u32.u16	%r14193, %rs1;
	cvt.u32.u16	%r14194, %rs30;
	mul.lo.s32 	%r14195, %r14193, %r14194;
	ld.u16 	%rs4032, [%SP+42];
	cvt.u32.u16	%r14196, %rs4032;
	mul.lo.s32 	%r14197, %r14196, 19;
	add.s32 	%r14198, %r14195, %r14197;
	cvt.u64.u16	%rd13532, %rs12;
	shl.b64 	%rd13533, %rd13532, 1;
	add.s64 	%rd13534, %rd13514, %rd13533;
	ld.u16 	%rs4033, [%rd13534];
	cvt.u32.u16	%r14199, %rs4033;
	add.s32 	%r14200, %r14198, %r14199;
	cvt.s64.s32	%rd13535, %r14200;
	shl.b64 	%rd13536, %rd13535, 2;
	add.s64 	%rd13537, %rd13, %rd13536;
	ld.f32 	%f2113, [%rd13537];
	cvt.u32.u16	%r14201, %rs1;
	cvt.u32.u16	%r14202, %rs30;
	mul.lo.s32 	%r14203, %r14201, %r14202;
	ld.u16 	%rs4034, [%SP+42];
	cvt.u32.u16	%r14204, %rs4034;
	mul.lo.s32 	%r14205, %r14204, 20;
	add.s32 	%r14206, %r14203, %r14205;
	cvt.u64.u16	%rd13538, %rs12;
	shl.b64 	%rd13539, %rd13538, 1;
	add.s64 	%rd13540, %rd13514, %rd13539;
	ld.u16 	%rs4035, [%rd13540];
	cvt.u32.u16	%r14207, %rs4035;
	add.s32 	%r14208, %r14206, %r14207;
	cvt.s64.s32	%rd13541, %r14208;
	shl.b64 	%rd13542, %rd13541, 2;
	add.s64 	%rd13543, %rd13, %rd13542;
	ld.f32 	%f2114, [%rd13543];
	cvt.u32.u16	%r14209, %rs1;
	cvt.u32.u16	%r14210, %rs30;
	mul.lo.s32 	%r14211, %r14209, %r14210;
	ld.u16 	%rs4036, [%SP+42];
	cvt.u32.u16	%r14212, %rs4036;
	mul.lo.s32 	%r14213, %r14212, 21;
	add.s32 	%r14214, %r14211, %r14213;
	cvt.u64.u16	%rd13544, %rs12;
	shl.b64 	%rd13545, %rd13544, 1;
	add.s64 	%rd13546, %rd13514, %rd13545;
	ld.u16 	%rs4037, [%rd13546];
	cvt.u32.u16	%r14215, %rs4037;
	add.s32 	%r14216, %r14214, %r14215;
	cvt.s64.s32	%rd13547, %r14216;
	shl.b64 	%rd13548, %rd13547, 2;
	add.s64 	%rd13549, %rd13, %rd13548;
	ld.f32 	%f2115, [%rd13549];
	cvt.u32.u16	%r14217, %rs1;
	cvt.u32.u16	%r14218, %rs30;
	mul.lo.s32 	%r14219, %r14217, %r14218;
	ld.u16 	%rs4038, [%SP+42];
	cvt.u32.u16	%r14220, %rs4038;
	mul.lo.s32 	%r14221, %r14220, 22;
	add.s32 	%r14222, %r14219, %r14221;
	cvt.u64.u16	%rd13550, %rs12;
	shl.b64 	%rd13551, %rd13550, 1;
	add.s64 	%rd13552, %rd13514, %rd13551;
	ld.u16 	%rs4039, [%rd13552];
	cvt.u32.u16	%r14223, %rs4039;
	add.s32 	%r14224, %r14222, %r14223;
	cvt.s64.s32	%rd13553, %r14224;
	shl.b64 	%rd13554, %rd13553, 2;
	add.s64 	%rd13555, %rd13, %rd13554;
	ld.f32 	%f2116, [%rd13555];
	cvt.u32.u16	%r14225, %rs1;
	cvt.u32.u16	%r14226, %rs30;
	mul.lo.s32 	%r14227, %r14225, %r14226;
	ld.u16 	%rs4040, [%SP+42];
	cvt.u32.u16	%r14228, %rs4040;
	mul.lo.s32 	%r14229, %r14228, 23;
	add.s32 	%r14230, %r14227, %r14229;
	cvt.u64.u16	%rd13556, %rs12;
	shl.b64 	%rd13557, %rd13556, 1;
	add.s64 	%rd13558, %rd13514, %rd13557;
	ld.u16 	%rs4041, [%rd13558];
	cvt.u32.u16	%r14231, %rs4041;
	add.s32 	%r14232, %r14230, %r14231;
	cvt.s64.s32	%rd13559, %r14232;
	shl.b64 	%rd13560, %rd13559, 2;
	add.s64 	%rd13561, %rd13, %rd13560;
	ld.f32 	%f2117, [%rd13561];
	cvt.u32.u16	%r14233, %rs1;
	cvt.u32.u16	%r14234, %rs30;
	mul.lo.s32 	%r14235, %r14233, %r14234;
	ld.u16 	%rs4042, [%SP+42];
	cvt.u32.u16	%r14236, %rs4042;
	mul.lo.s32 	%r14237, %r14236, 24;
	add.s32 	%r14238, %r14235, %r14237;
	cvt.u64.u16	%rd13562, %rs12;
	shl.b64 	%rd13563, %rd13562, 1;
	add.s64 	%rd13564, %rd13514, %rd13563;
	ld.u16 	%rs4043, [%rd13564];
	cvt.u32.u16	%r14239, %rs4043;
	add.s32 	%r14240, %r14238, %r14239;
	cvt.s64.s32	%rd13565, %r14240;
	shl.b64 	%rd13566, %rd13565, 2;
	add.s64 	%rd13567, %rd13, %rd13566;
	ld.f32 	%f2118, [%rd13567];
	cvt.u32.u16	%r14241, %rs1;
	cvt.u32.u16	%r14242, %rs30;
	mul.lo.s32 	%r14243, %r14241, %r14242;
	ld.u16 	%rs4044, [%SP+42];
	cvt.u32.u16	%r14244, %rs4044;
	mul.lo.s32 	%r14245, %r14244, 25;
	add.s32 	%r14246, %r14243, %r14245;
	cvt.u64.u16	%rd13568, %rs12;
	shl.b64 	%rd13569, %rd13568, 1;
	add.s64 	%rd13570, %rd13514, %rd13569;
	ld.u16 	%rs4045, [%rd13570];
	cvt.u32.u16	%r14247, %rs4045;
	add.s32 	%r14248, %r14246, %r14247;
	cvt.s64.s32	%rd13571, %r14248;
	shl.b64 	%rd13572, %rd13571, 2;
	add.s64 	%rd13573, %rd13, %rd13572;
	ld.f32 	%f2119, [%rd13573];
	cvt.u32.u16	%r14249, %rs1;
	cvt.u32.u16	%r14250, %rs30;
	mul.lo.s32 	%r14251, %r14249, %r14250;
	ld.u16 	%rs4046, [%SP+42];
	cvt.u32.u16	%r14252, %rs4046;
	mul.lo.s32 	%r14253, %r14252, 26;
	add.s32 	%r14254, %r14251, %r14253;
	cvt.u64.u16	%rd13574, %rs12;
	shl.b64 	%rd13575, %rd13574, 1;
	add.s64 	%rd13576, %rd13514, %rd13575;
	ld.u16 	%rs4047, [%rd13576];
	cvt.u32.u16	%r14255, %rs4047;
	add.s32 	%r14256, %r14254, %r14255;
	cvt.s64.s32	%rd13577, %r14256;
	shl.b64 	%rd13578, %rd13577, 2;
	add.s64 	%rd13579, %rd13, %rd13578;
	ld.f32 	%f2120, [%rd13579];
	cvt.u32.u16	%r14257, %rs1;
	cvt.u32.u16	%r14258, %rs30;
	mul.lo.s32 	%r14259, %r14257, %r14258;
	ld.u16 	%rs4048, [%SP+42];
	cvt.u32.u16	%r14260, %rs4048;
	mul.lo.s32 	%r14261, %r14260, 27;
	add.s32 	%r14262, %r14259, %r14261;
	cvt.u64.u16	%rd13580, %rs12;
	shl.b64 	%rd13581, %rd13580, 1;
	add.s64 	%rd13582, %rd13514, %rd13581;
	ld.u16 	%rs4049, [%rd13582];
	cvt.u32.u16	%r14263, %rs4049;
	add.s32 	%r14264, %r14262, %r14263;
	cvt.s64.s32	%rd13583, %r14264;
	shl.b64 	%rd13584, %rd13583, 2;
	add.s64 	%rd13585, %rd13, %rd13584;
	ld.f32 	%f2121, [%rd13585];
	// Callseq Start 388
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13510;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13511;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2110;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2111;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2112;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2113;
	.param .b32 param8;
	st.param.f32	[param8+0], %f2114;
	.param .b32 param9;
	st.param.f32	[param9+0], %f2115;
	.param .b32 param10;
	st.param.f32	[param10+0], %f2116;
	.param .b32 param11;
	st.param.f32	[param11+0], %f2117;
	.param .b32 param12;
	st.param.f32	[param12+0], %f2118;
	.param .b32 param13;
	st.param.f32	[param13+0], %f2119;
	.param .b32 param14;
	st.param.f32	[param14+0], %f2120;
	.param .b32 param15;
	st.param.f32	[param15+0], %f2121;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 388
tmp1806:

BB46_806:
	.loc	1 466 1
	cvt.u32.u16	%r14265, %rs12;
	ld.u16 	%rs4050, [%SP+16];
	cvt.u32.u16	%r14266, %rs4050;
	mul.lo.s32 	%r14267, %r14266, 6;
	add.s32 	%r14268, %r14265, %r14267;
	cvt.s64.s32	%rd13586, %r14268;
	shl.b64 	%rd13587, %rd13586, 1;
	mov.u64 	%rd13588, cBoolModel;
	cvta.const.u64 	%rd13589, %rd13588;
	add.s64 	%rd13590, %rd13589, %rd13587;
	ld.u16 	%rs4051, [%rd13590];
	setp.ne.s16	%p800, %rs4051, 0;
	not.pred 	%p801, %p800;
	@%p801 bra 	BB46_808;
	bra.uni 	BB46_807;

BB46_807:
	.loc	1 466 1
tmp1807:
	cvt.u32.u16	%r14269, %rs1;
	cvt.u32.u16	%r14270, %rs30;
	mul.lo.s32 	%r14271, %r14269, %r14270;
	ld.u16 	%rs4052, [%SP+42];
	cvt.u32.u16	%r14272, %rs4052;
	mul.lo.s32 	%r14273, %r14272, 28;
	add.s32 	%r14274, %r14271, %r14273;
	cvt.u64.u16	%rd13591, %rs12;
	mov.u64 	%rd13592, cSegToComp;
	cvta.const.u64 	%rd13593, %rd13592;
	shl.b64 	%rd13594, %rd13591, 1;
	add.s64 	%rd13595, %rd13593, %rd13594;
	ld.u16 	%rs4053, [%rd13595];
	cvt.u32.u16	%r14275, %rs4053;
	add.s32 	%r14276, %r14274, %r14275;
	cvt.s64.s32	%rd13596, %r14276;
	shl.b64 	%rd13597, %rd13596, 2;
	add.s64 	%rd13598, %rd13, %rd13597;
	ld.f32 	%f2122, [%rd13598];
	cvt.u32.u16	%r14277, %rs1;
	cvt.u32.u16	%r14278, %rs30;
	mul.lo.s32 	%r14279, %r14277, %r14278;
	ld.u16 	%rs4054, [%SP+42];
	cvt.u32.u16	%r14280, %rs4054;
	mul.lo.s32 	%r14281, %r14280, 29;
	add.s32 	%r14282, %r14279, %r14281;
	cvt.u64.u16	%rd13599, %rs12;
	shl.b64 	%rd13600, %rd13599, 1;
	add.s64 	%rd13601, %rd13593, %rd13600;
	ld.u16 	%rs4055, [%rd13601];
	cvt.u32.u16	%r14283, %rs4055;
	add.s32 	%r14284, %r14282, %r14283;
	cvt.s64.s32	%rd13602, %r14284;
	shl.b64 	%rd13603, %rd13602, 2;
	add.s64 	%rd13604, %rd13, %rd13603;
	ld.f32 	%f2123, [%rd13604];
	// Callseq Start 389
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2212;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2122;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2123;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 389
tmp1808:

BB46_808:
	.loc	1 466 1
	cvt.u32.u16	%r14285, %rs13;
	ld.u16 	%rs4056, [%SP+16];
	cvt.u32.u16	%r14286, %rs4056;
	mul.lo.s32 	%r14287, %r14286, 0;
	add.s32 	%r14288, %r14285, %r14287;
	cvt.s64.s32	%rd13605, %r14288;
	shl.b64 	%rd13606, %rd13605, 1;
	mov.u64 	%rd13607, cBoolModel;
	cvta.const.u64 	%rd13608, %rd13607;
	add.s64 	%rd13609, %rd13608, %rd13606;
	ld.u16 	%rs4057, [%rd13609];
	setp.ne.s16	%p802, %rs4057, 0;
	not.pred 	%p803, %p802;
	@%p803 bra 	BB46_810;
	bra.uni 	BB46_809;

BB46_809:
	add.u64 	%rd13610, %SP, 740;
	.loc	1 466 1
tmp1809:
	add.s64 	%rd13611, %rd13610, 4;
	cvt.u32.u16	%r14289, %rs1;
	cvt.u32.u16	%r14290, %rs30;
	mul.lo.s32 	%r14291, %r14289, %r14290;
	ld.u16 	%rs4058, [%SP+42];
	cvt.u32.u16	%r14292, %rs4058;
	mul.lo.s32 	%r14293, %r14292, 0;
	add.s32 	%r14294, %r14291, %r14293;
	cvt.u64.u16	%rd13612, %rs13;
	mov.u64 	%rd13613, cSegToComp;
	cvta.const.u64 	%rd13614, %rd13613;
	shl.b64 	%rd13615, %rd13612, 1;
	add.s64 	%rd13616, %rd13614, %rd13615;
	ld.u16 	%rs4059, [%rd13616];
	cvt.u32.u16	%r14295, %rs4059;
	add.s32 	%r14296, %r14294, %r14295;
	cvt.s64.s32	%rd13617, %r14296;
	shl.b64 	%rd13618, %rd13617, 2;
	add.s64 	%rd13619, %rd13, %rd13618;
	ld.f32 	%f2124, [%rd13619];
	cvt.u32.u16	%r14297, %rs1;
	cvt.u32.u16	%r14298, %rs30;
	mul.lo.s32 	%r14299, %r14297, %r14298;
	ld.u16 	%rs4060, [%SP+42];
	cvt.u32.u16	%r14300, %rs4060;
	mul.lo.s32 	%r14301, %r14300, 1;
	add.s32 	%r14302, %r14299, %r14301;
	cvt.u64.u16	%rd13620, %rs13;
	shl.b64 	%rd13621, %rd13620, 1;
	add.s64 	%rd13622, %rd13614, %rd13621;
	ld.u16 	%rs4061, [%rd13622];
	cvt.u32.u16	%r14303, %rs4061;
	add.s32 	%r14304, %r14302, %r14303;
	cvt.s64.s32	%rd13623, %r14304;
	shl.b64 	%rd13624, %rd13623, 2;
	add.s64 	%rd13625, %rd13, %rd13624;
	ld.f32 	%f2125, [%rd13625];
	ld.f32 	%f2126, [%SP+772];
	add.s64 	%rd13626, %rd13610, 36;
	// Callseq Start 390
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13610;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13611;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2124;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2125;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2126;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd13626;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 390
tmp1810:

BB46_810:
	.loc	1 466 1
	cvt.u32.u16	%r14305, %rs13;
	ld.u16 	%rs4062, [%SP+16];
	cvt.u32.u16	%r14306, %rs4062;
	mul.lo.s32 	%r14307, %r14306, 1;
	add.s32 	%r14308, %r14305, %r14307;
	cvt.s64.s32	%rd13627, %r14308;
	shl.b64 	%rd13628, %rd13627, 1;
	mov.u64 	%rd13629, cBoolModel;
	cvta.const.u64 	%rd13630, %rd13629;
	add.s64 	%rd13631, %rd13630, %rd13628;
	ld.u16 	%rs4063, [%rd13631];
	setp.ne.s16	%p804, %rs4063, 0;
	not.pred 	%p805, %p804;
	@%p805 bra 	BB46_812;
	bra.uni 	BB46_811;

BB46_811:
	add.u64 	%rd13632, %SP, 740;
	.loc	1 466 1
tmp1811:
	add.s64 	%rd13633, %rd13632, 8;
	ld.f32 	%f2127, [%SP+776];
	add.s64 	%rd13634, %rd13632, 32;
	// Callseq Start 391
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13633;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2127;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd13634;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 391
tmp1812:

BB46_812:
	.loc	1 466 1
	cvt.u32.u16	%r14309, %rs13;
	ld.u16 	%rs4064, [%SP+16];
	cvt.u32.u16	%r14310, %rs4064;
	mul.lo.s32 	%r14311, %r14310, 2;
	add.s32 	%r14312, %r14309, %r14311;
	cvt.s64.s32	%rd13635, %r14312;
	shl.b64 	%rd13636, %rd13635, 1;
	mov.u64 	%rd13637, cBoolModel;
	cvta.const.u64 	%rd13638, %rd13637;
	add.s64 	%rd13639, %rd13638, %rd13636;
	ld.u16 	%rs4065, [%rd13639];
	setp.ne.s16	%p806, %rs4065, 0;
	not.pred 	%p807, %p806;
	@%p807 bra 	BB46_814;
	bra.uni 	BB46_813;

BB46_813:
	add.u64 	%rd13640, %SP, 740;
	.loc	1 466 1
tmp1813:
	add.s64 	%rd13641, %rd13640, 12;
	cvt.u32.u16	%r14313, %rs1;
	cvt.u32.u16	%r14314, %rs30;
	mul.lo.s32 	%r14315, %r14313, %r14314;
	ld.u16 	%rs4066, [%SP+42];
	cvt.u32.u16	%r14316, %rs4066;
	mul.lo.s32 	%r14317, %r14316, 2;
	add.s32 	%r14318, %r14315, %r14317;
	cvt.u64.u16	%rd13642, %rs13;
	mov.u64 	%rd13643, cSegToComp;
	cvta.const.u64 	%rd13644, %rd13643;
	shl.b64 	%rd13645, %rd13642, 1;
	add.s64 	%rd13646, %rd13644, %rd13645;
	ld.u16 	%rs4067, [%rd13646];
	cvt.u32.u16	%r14319, %rs4067;
	add.s32 	%r14320, %r14318, %r14319;
	cvt.s64.s32	%rd13647, %r14320;
	shl.b64 	%rd13648, %rd13647, 2;
	add.s64 	%rd13649, %rd13, %rd13648;
	ld.f32 	%f2128, [%rd13649];
	cvt.u32.u16	%r14321, %rs1;
	cvt.u32.u16	%r14322, %rs30;
	mul.lo.s32 	%r14323, %r14321, %r14322;
	ld.u16 	%rs4068, [%SP+42];
	cvt.u32.u16	%r14324, %rs4068;
	mul.lo.s32 	%r14325, %r14324, 3;
	add.s32 	%r14326, %r14323, %r14325;
	cvt.u64.u16	%rd13650, %rs13;
	shl.b64 	%rd13651, %rd13650, 1;
	add.s64 	%rd13652, %rd13644, %rd13651;
	ld.u16 	%rs4069, [%rd13652];
	cvt.u32.u16	%r14327, %rs4069;
	add.s32 	%r14328, %r14326, %r14327;
	cvt.s64.s32	%rd13653, %r14328;
	shl.b64 	%rd13654, %rd13653, 2;
	add.s64 	%rd13655, %rd13, %rd13654;
	ld.f32 	%f2129, [%rd13655];
	cvt.u32.u16	%r14329, %rs1;
	cvt.u32.u16	%r14330, %rs30;
	mul.lo.s32 	%r14331, %r14329, %r14330;
	ld.u16 	%rs4070, [%SP+42];
	cvt.u32.u16	%r14332, %rs4070;
	mul.lo.s32 	%r14333, %r14332, 4;
	add.s32 	%r14334, %r14331, %r14333;
	cvt.u64.u16	%rd13656, %rs13;
	shl.b64 	%rd13657, %rd13656, 1;
	add.s64 	%rd13658, %rd13644, %rd13657;
	ld.u16 	%rs4071, [%rd13658];
	cvt.u32.u16	%r14335, %rs4071;
	add.s32 	%r14336, %r14334, %r14335;
	cvt.s64.s32	%rd13659, %r14336;
	shl.b64 	%rd13660, %rd13659, 2;
	add.s64 	%rd13661, %rd13, %rd13660;
	ld.f32 	%f2130, [%rd13661];
	cvt.u32.u16	%r14337, %rs1;
	cvt.u32.u16	%r14338, %rs30;
	mul.lo.s32 	%r14339, %r14337, %r14338;
	ld.u16 	%rs4072, [%SP+42];
	cvt.u32.u16	%r14340, %rs4072;
	mul.lo.s32 	%r14341, %r14340, 5;
	add.s32 	%r14342, %r14339, %r14341;
	cvt.u64.u16	%rd13662, %rs13;
	shl.b64 	%rd13663, %rd13662, 1;
	add.s64 	%rd13664, %rd13644, %rd13663;
	ld.u16 	%rs4073, [%rd13664];
	cvt.u32.u16	%r14343, %rs4073;
	add.s32 	%r14344, %r14342, %r14343;
	cvt.s64.s32	%rd13665, %r14344;
	shl.b64 	%rd13666, %rd13665, 2;
	add.s64 	%rd13667, %rd13, %rd13666;
	ld.f32 	%f2131, [%rd13667];
	ld.f32 	%f2132, [%SP+772];
	// Callseq Start 392
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13641;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2128;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2129;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2130;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2131;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2132;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 392
tmp1814:

BB46_814:
	.loc	1 466 1
	cvt.u32.u16	%r14345, %rs13;
	ld.u16 	%rs4074, [%SP+16];
	cvt.u32.u16	%r14346, %rs4074;
	mul.lo.s32 	%r14347, %r14346, 3;
	add.s32 	%r14348, %r14345, %r14347;
	cvt.s64.s32	%rd13668, %r14348;
	shl.b64 	%rd13669, %rd13668, 1;
	mov.u64 	%rd13670, cBoolModel;
	cvta.const.u64 	%rd13671, %rd13670;
	add.s64 	%rd13672, %rd13671, %rd13669;
	ld.u16 	%rs4075, [%rd13672];
	setp.ne.s16	%p808, %rs4075, 0;
	not.pred 	%p809, %p808;
	@%p809 bra 	BB46_816;
	bra.uni 	BB46_815;

BB46_815:
	add.u64 	%rd13673, %SP, 740;
	.loc	1 466 1
tmp1815:
	add.s64 	%rd13674, %rd13673, 16;
	cvt.u32.u16	%r14349, %rs1;
	cvt.u32.u16	%r14350, %rs30;
	mul.lo.s32 	%r14351, %r14349, %r14350;
	ld.u16 	%rs4076, [%SP+42];
	cvt.u32.u16	%r14352, %rs4076;
	mul.lo.s32 	%r14353, %r14352, 6;
	add.s32 	%r14354, %r14351, %r14353;
	cvt.u64.u16	%rd13675, %rs13;
	mov.u64 	%rd13676, cSegToComp;
	cvta.const.u64 	%rd13677, %rd13676;
	shl.b64 	%rd13678, %rd13675, 1;
	add.s64 	%rd13679, %rd13677, %rd13678;
	ld.u16 	%rs4077, [%rd13679];
	cvt.u32.u16	%r14355, %rs4077;
	add.s32 	%r14356, %r14354, %r14355;
	cvt.s64.s32	%rd13680, %r14356;
	shl.b64 	%rd13681, %rd13680, 2;
	add.s64 	%rd13682, %rd13, %rd13681;
	ld.f32 	%f2133, [%rd13682];
	cvt.u32.u16	%r14357, %rs1;
	cvt.u32.u16	%r14358, %rs30;
	mul.lo.s32 	%r14359, %r14357, %r14358;
	ld.u16 	%rs4078, [%SP+42];
	cvt.u32.u16	%r14360, %rs4078;
	mul.lo.s32 	%r14361, %r14360, 7;
	add.s32 	%r14362, %r14359, %r14361;
	cvt.u64.u16	%rd13683, %rs13;
	shl.b64 	%rd13684, %rd13683, 1;
	add.s64 	%rd13685, %rd13677, %rd13684;
	ld.u16 	%rs4079, [%rd13685];
	cvt.u32.u16	%r14363, %rs4079;
	add.s32 	%r14364, %r14362, %r14363;
	cvt.s64.s32	%rd13686, %r14364;
	shl.b64 	%rd13687, %rd13686, 2;
	add.s64 	%rd13688, %rd13, %rd13687;
	ld.f32 	%f2134, [%rd13688];
	cvt.u32.u16	%r14365, %rs1;
	cvt.u32.u16	%r14366, %rs30;
	mul.lo.s32 	%r14367, %r14365, %r14366;
	ld.u16 	%rs4080, [%SP+42];
	cvt.u32.u16	%r14368, %rs4080;
	mul.lo.s32 	%r14369, %r14368, 8;
	add.s32 	%r14370, %r14367, %r14369;
	cvt.u64.u16	%rd13689, %rs13;
	shl.b64 	%rd13690, %rd13689, 1;
	add.s64 	%rd13691, %rd13677, %rd13690;
	ld.u16 	%rs4081, [%rd13691];
	cvt.u32.u16	%r14371, %rs4081;
	add.s32 	%r14372, %r14370, %r14371;
	cvt.s64.s32	%rd13692, %r14372;
	shl.b64 	%rd13693, %rd13692, 2;
	add.s64 	%rd13694, %rd13, %rd13693;
	ld.f32 	%f2135, [%rd13694];
	cvt.u32.u16	%r14373, %rs1;
	cvt.u32.u16	%r14374, %rs30;
	mul.lo.s32 	%r14375, %r14373, %r14374;
	ld.u16 	%rs4082, [%SP+42];
	cvt.u32.u16	%r14376, %rs4082;
	mul.lo.s32 	%r14377, %r14376, 9;
	add.s32 	%r14378, %r14375, %r14377;
	cvt.u64.u16	%rd13695, %rs13;
	shl.b64 	%rd13696, %rd13695, 1;
	add.s64 	%rd13697, %rd13677, %rd13696;
	ld.u16 	%rs4083, [%rd13697];
	cvt.u32.u16	%r14379, %rs4083;
	add.s32 	%r14380, %r14378, %r14379;
	cvt.s64.s32	%rd13698, %r14380;
	shl.b64 	%rd13699, %rd13698, 2;
	add.s64 	%rd13700, %rd13, %rd13699;
	ld.f32 	%f2136, [%rd13700];
	cvt.u32.u16	%r14381, %rs1;
	cvt.u32.u16	%r14382, %rs30;
	mul.lo.s32 	%r14383, %r14381, %r14382;
	ld.u16 	%rs4084, [%SP+42];
	cvt.u32.u16	%r14384, %rs4084;
	mul.lo.s32 	%r14385, %r14384, 10;
	add.s32 	%r14386, %r14383, %r14385;
	cvt.u64.u16	%rd13701, %rs13;
	shl.b64 	%rd13702, %rd13701, 1;
	add.s64 	%rd13703, %rd13677, %rd13702;
	ld.u16 	%rs4085, [%rd13703];
	cvt.u32.u16	%r14387, %rs4085;
	add.s32 	%r14388, %r14386, %r14387;
	cvt.s64.s32	%rd13704, %r14388;
	shl.b64 	%rd13705, %rd13704, 2;
	add.s64 	%rd13706, %rd13, %rd13705;
	ld.f32 	%f2137, [%rd13706];
	// Callseq Start 393
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13674;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2133;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2134;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2135;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2136;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2137;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 393
tmp1816:

BB46_816:
	.loc	1 466 1
	cvt.u32.u16	%r14389, %rs13;
	ld.u16 	%rs4086, [%SP+16];
	cvt.u32.u16	%r14390, %rs4086;
	mul.lo.s32 	%r14391, %r14390, 4;
	add.s32 	%r14392, %r14389, %r14391;
	cvt.s64.s32	%rd13707, %r14392;
	shl.b64 	%rd13708, %rd13707, 1;
	mov.u64 	%rd13709, cBoolModel;
	cvta.const.u64 	%rd13710, %rd13709;
	add.s64 	%rd13711, %rd13710, %rd13708;
	ld.u16 	%rs4087, [%rd13711];
	setp.ne.s16	%p810, %rs4087, 0;
	not.pred 	%p811, %p810;
	@%p811 bra 	BB46_818;
	bra.uni 	BB46_817;

BB46_817:
	add.u64 	%rd13712, %SP, 740;
	.loc	1 466 1
tmp1817:
	add.s64 	%rd13713, %rd13712, 20;
	cvt.u32.u16	%r14393, %rs1;
	cvt.u32.u16	%r14394, %rs30;
	mul.lo.s32 	%r14395, %r14393, %r14394;
	ld.u16 	%rs4088, [%SP+42];
	cvt.u32.u16	%r14396, %rs4088;
	mul.lo.s32 	%r14397, %r14396, 11;
	add.s32 	%r14398, %r14395, %r14397;
	cvt.u64.u16	%rd13714, %rs13;
	mov.u64 	%rd13715, cSegToComp;
	cvta.const.u64 	%rd13716, %rd13715;
	shl.b64 	%rd13717, %rd13714, 1;
	add.s64 	%rd13718, %rd13716, %rd13717;
	ld.u16 	%rs4089, [%rd13718];
	cvt.u32.u16	%r14399, %rs4089;
	add.s32 	%r14400, %r14398, %r14399;
	cvt.s64.s32	%rd13719, %r14400;
	shl.b64 	%rd13720, %rd13719, 2;
	add.s64 	%rd13721, %rd13, %rd13720;
	ld.f32 	%f2138, [%rd13721];
	cvt.u32.u16	%r14401, %rs1;
	cvt.u32.u16	%r14402, %rs30;
	mul.lo.s32 	%r14403, %r14401, %r14402;
	ld.u16 	%rs4090, [%SP+42];
	cvt.u32.u16	%r14404, %rs4090;
	mul.lo.s32 	%r14405, %r14404, 12;
	add.s32 	%r14406, %r14403, %r14405;
	cvt.u64.u16	%rd13722, %rs13;
	shl.b64 	%rd13723, %rd13722, 1;
	add.s64 	%rd13724, %rd13716, %rd13723;
	ld.u16 	%rs4091, [%rd13724];
	cvt.u32.u16	%r14407, %rs4091;
	add.s32 	%r14408, %r14406, %r14407;
	cvt.s64.s32	%rd13725, %r14408;
	shl.b64 	%rd13726, %rd13725, 2;
	add.s64 	%rd13727, %rd13, %rd13726;
	ld.f32 	%f2139, [%rd13727];
	cvt.u32.u16	%r14409, %rs1;
	cvt.u32.u16	%r14410, %rs30;
	mul.lo.s32 	%r14411, %r14409, %r14410;
	ld.u16 	%rs4092, [%SP+42];
	cvt.u32.u16	%r14412, %rs4092;
	mul.lo.s32 	%r14413, %r14412, 13;
	add.s32 	%r14414, %r14411, %r14413;
	cvt.u64.u16	%rd13728, %rs13;
	shl.b64 	%rd13729, %rd13728, 1;
	add.s64 	%rd13730, %rd13716, %rd13729;
	ld.u16 	%rs4093, [%rd13730];
	cvt.u32.u16	%r14415, %rs4093;
	add.s32 	%r14416, %r14414, %r14415;
	cvt.s64.s32	%rd13731, %r14416;
	shl.b64 	%rd13732, %rd13731, 2;
	add.s64 	%rd13733, %rd13, %rd13732;
	ld.f32 	%f2140, [%rd13733];
	cvt.u32.u16	%r14417, %rs1;
	cvt.u32.u16	%r14418, %rs30;
	mul.lo.s32 	%r14419, %r14417, %r14418;
	ld.u16 	%rs4094, [%SP+42];
	cvt.u32.u16	%r14420, %rs4094;
	mul.lo.s32 	%r14421, %r14420, 14;
	add.s32 	%r14422, %r14419, %r14421;
	cvt.u64.u16	%rd13734, %rs13;
	shl.b64 	%rd13735, %rd13734, 1;
	add.s64 	%rd13736, %rd13716, %rd13735;
	ld.u16 	%rs4095, [%rd13736];
	cvt.u32.u16	%r14423, %rs4095;
	add.s32 	%r14424, %r14422, %r14423;
	cvt.s64.s32	%rd13737, %r14424;
	shl.b64 	%rd13738, %rd13737, 2;
	add.s64 	%rd13739, %rd13, %rd13738;
	ld.f32 	%f2141, [%rd13739];
	cvt.u32.u16	%r14425, %rs1;
	cvt.u32.u16	%r14426, %rs30;
	mul.lo.s32 	%r14427, %r14425, %r14426;
	ld.u16 	%rs4096, [%SP+42];
	cvt.u32.u16	%r14428, %rs4096;
	mul.lo.s32 	%r14429, %r14428, 15;
	add.s32 	%r14430, %r14427, %r14429;
	cvt.u64.u16	%rd13740, %rs13;
	shl.b64 	%rd13741, %rd13740, 1;
	add.s64 	%rd13742, %rd13716, %rd13741;
	ld.u16 	%rs4097, [%rd13742];
	cvt.u32.u16	%r14431, %rs4097;
	add.s32 	%r14432, %r14430, %r14431;
	cvt.s64.s32	%rd13743, %r14432;
	shl.b64 	%rd13744, %rd13743, 2;
	add.s64 	%rd13745, %rd13, %rd13744;
	ld.f32 	%f2142, [%rd13745];
	// Callseq Start 394
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13713;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2138;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2139;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2140;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2141;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2142;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 394
tmp1818:

BB46_818:
	.loc	1 466 1
	cvt.u32.u16	%r14433, %rs13;
	ld.u16 	%rs4098, [%SP+16];
	cvt.u32.u16	%r14434, %rs4098;
	mul.lo.s32 	%r14435, %r14434, 5;
	add.s32 	%r14436, %r14433, %r14435;
	cvt.s64.s32	%rd13746, %r14436;
	shl.b64 	%rd13747, %rd13746, 1;
	mov.u64 	%rd13748, cBoolModel;
	cvta.const.u64 	%rd13749, %rd13748;
	add.s64 	%rd13750, %rd13749, %rd13747;
	ld.u16 	%rs4099, [%rd13750];
	setp.ne.s16	%p812, %rs4099, 0;
	not.pred 	%p813, %p812;
	@%p813 bra 	BB46_820;
	bra.uni 	BB46_819;

BB46_819:
	add.u64 	%rd13751, %SP, 740;
	.loc	1 466 1
tmp1819:
	add.s64 	%rd13752, %rd13751, 24;
	add.s64 	%rd13753, %rd13751, 28;
	cvt.u32.u16	%r14437, %rs1;
	cvt.u32.u16	%r14438, %rs30;
	mul.lo.s32 	%r14439, %r14437, %r14438;
	ld.u16 	%rs4100, [%SP+42];
	cvt.u32.u16	%r14440, %rs4100;
	mul.lo.s32 	%r14441, %r14440, 16;
	add.s32 	%r14442, %r14439, %r14441;
	cvt.u64.u16	%rd13754, %rs13;
	mov.u64 	%rd13755, cSegToComp;
	cvta.const.u64 	%rd13756, %rd13755;
	shl.b64 	%rd13757, %rd13754, 1;
	add.s64 	%rd13758, %rd13756, %rd13757;
	ld.u16 	%rs4101, [%rd13758];
	cvt.u32.u16	%r14443, %rs4101;
	add.s32 	%r14444, %r14442, %r14443;
	cvt.s64.s32	%rd13759, %r14444;
	shl.b64 	%rd13760, %rd13759, 2;
	add.s64 	%rd13761, %rd13, %rd13760;
	ld.f32 	%f2143, [%rd13761];
	cvt.u32.u16	%r14445, %rs1;
	cvt.u32.u16	%r14446, %rs30;
	mul.lo.s32 	%r14447, %r14445, %r14446;
	ld.u16 	%rs4102, [%SP+42];
	cvt.u32.u16	%r14448, %rs4102;
	mul.lo.s32 	%r14449, %r14448, 17;
	add.s32 	%r14450, %r14447, %r14449;
	cvt.u64.u16	%rd13762, %rs13;
	shl.b64 	%rd13763, %rd13762, 1;
	add.s64 	%rd13764, %rd13756, %rd13763;
	ld.u16 	%rs4103, [%rd13764];
	cvt.u32.u16	%r14451, %rs4103;
	add.s32 	%r14452, %r14450, %r14451;
	cvt.s64.s32	%rd13765, %r14452;
	shl.b64 	%rd13766, %rd13765, 2;
	add.s64 	%rd13767, %rd13, %rd13766;
	ld.f32 	%f2144, [%rd13767];
	cvt.u32.u16	%r14453, %rs1;
	cvt.u32.u16	%r14454, %rs30;
	mul.lo.s32 	%r14455, %r14453, %r14454;
	ld.u16 	%rs4104, [%SP+42];
	cvt.u32.u16	%r14456, %rs4104;
	mul.lo.s32 	%r14457, %r14456, 18;
	add.s32 	%r14458, %r14455, %r14457;
	cvt.u64.u16	%rd13768, %rs13;
	shl.b64 	%rd13769, %rd13768, 1;
	add.s64 	%rd13770, %rd13756, %rd13769;
	ld.u16 	%rs4105, [%rd13770];
	cvt.u32.u16	%r14459, %rs4105;
	add.s32 	%r14460, %r14458, %r14459;
	cvt.s64.s32	%rd13771, %r14460;
	shl.b64 	%rd13772, %rd13771, 2;
	add.s64 	%rd13773, %rd13, %rd13772;
	ld.f32 	%f2145, [%rd13773];
	cvt.u32.u16	%r14461, %rs1;
	cvt.u32.u16	%r14462, %rs30;
	mul.lo.s32 	%r14463, %r14461, %r14462;
	ld.u16 	%rs4106, [%SP+42];
	cvt.u32.u16	%r14464, %rs4106;
	mul.lo.s32 	%r14465, %r14464, 19;
	add.s32 	%r14466, %r14463, %r14465;
	cvt.u64.u16	%rd13774, %rs13;
	shl.b64 	%rd13775, %rd13774, 1;
	add.s64 	%rd13776, %rd13756, %rd13775;
	ld.u16 	%rs4107, [%rd13776];
	cvt.u32.u16	%r14467, %rs4107;
	add.s32 	%r14468, %r14466, %r14467;
	cvt.s64.s32	%rd13777, %r14468;
	shl.b64 	%rd13778, %rd13777, 2;
	add.s64 	%rd13779, %rd13, %rd13778;
	ld.f32 	%f2146, [%rd13779];
	cvt.u32.u16	%r14469, %rs1;
	cvt.u32.u16	%r14470, %rs30;
	mul.lo.s32 	%r14471, %r14469, %r14470;
	ld.u16 	%rs4108, [%SP+42];
	cvt.u32.u16	%r14472, %rs4108;
	mul.lo.s32 	%r14473, %r14472, 20;
	add.s32 	%r14474, %r14471, %r14473;
	cvt.u64.u16	%rd13780, %rs13;
	shl.b64 	%rd13781, %rd13780, 1;
	add.s64 	%rd13782, %rd13756, %rd13781;
	ld.u16 	%rs4109, [%rd13782];
	cvt.u32.u16	%r14475, %rs4109;
	add.s32 	%r14476, %r14474, %r14475;
	cvt.s64.s32	%rd13783, %r14476;
	shl.b64 	%rd13784, %rd13783, 2;
	add.s64 	%rd13785, %rd13, %rd13784;
	ld.f32 	%f2147, [%rd13785];
	cvt.u32.u16	%r14477, %rs1;
	cvt.u32.u16	%r14478, %rs30;
	mul.lo.s32 	%r14479, %r14477, %r14478;
	ld.u16 	%rs4110, [%SP+42];
	cvt.u32.u16	%r14480, %rs4110;
	mul.lo.s32 	%r14481, %r14480, 21;
	add.s32 	%r14482, %r14479, %r14481;
	cvt.u64.u16	%rd13786, %rs13;
	shl.b64 	%rd13787, %rd13786, 1;
	add.s64 	%rd13788, %rd13756, %rd13787;
	ld.u16 	%rs4111, [%rd13788];
	cvt.u32.u16	%r14483, %rs4111;
	add.s32 	%r14484, %r14482, %r14483;
	cvt.s64.s32	%rd13789, %r14484;
	shl.b64 	%rd13790, %rd13789, 2;
	add.s64 	%rd13791, %rd13, %rd13790;
	ld.f32 	%f2148, [%rd13791];
	cvt.u32.u16	%r14485, %rs1;
	cvt.u32.u16	%r14486, %rs30;
	mul.lo.s32 	%r14487, %r14485, %r14486;
	ld.u16 	%rs4112, [%SP+42];
	cvt.u32.u16	%r14488, %rs4112;
	mul.lo.s32 	%r14489, %r14488, 22;
	add.s32 	%r14490, %r14487, %r14489;
	cvt.u64.u16	%rd13792, %rs13;
	shl.b64 	%rd13793, %rd13792, 1;
	add.s64 	%rd13794, %rd13756, %rd13793;
	ld.u16 	%rs4113, [%rd13794];
	cvt.u32.u16	%r14491, %rs4113;
	add.s32 	%r14492, %r14490, %r14491;
	cvt.s64.s32	%rd13795, %r14492;
	shl.b64 	%rd13796, %rd13795, 2;
	add.s64 	%rd13797, %rd13, %rd13796;
	ld.f32 	%f2149, [%rd13797];
	cvt.u32.u16	%r14493, %rs1;
	cvt.u32.u16	%r14494, %rs30;
	mul.lo.s32 	%r14495, %r14493, %r14494;
	ld.u16 	%rs4114, [%SP+42];
	cvt.u32.u16	%r14496, %rs4114;
	mul.lo.s32 	%r14497, %r14496, 23;
	add.s32 	%r14498, %r14495, %r14497;
	cvt.u64.u16	%rd13798, %rs13;
	shl.b64 	%rd13799, %rd13798, 1;
	add.s64 	%rd13800, %rd13756, %rd13799;
	ld.u16 	%rs4115, [%rd13800];
	cvt.u32.u16	%r14499, %rs4115;
	add.s32 	%r14500, %r14498, %r14499;
	cvt.s64.s32	%rd13801, %r14500;
	shl.b64 	%rd13802, %rd13801, 2;
	add.s64 	%rd13803, %rd13, %rd13802;
	ld.f32 	%f2150, [%rd13803];
	cvt.u32.u16	%r14501, %rs1;
	cvt.u32.u16	%r14502, %rs30;
	mul.lo.s32 	%r14503, %r14501, %r14502;
	ld.u16 	%rs4116, [%SP+42];
	cvt.u32.u16	%r14504, %rs4116;
	mul.lo.s32 	%r14505, %r14504, 24;
	add.s32 	%r14506, %r14503, %r14505;
	cvt.u64.u16	%rd13804, %rs13;
	shl.b64 	%rd13805, %rd13804, 1;
	add.s64 	%rd13806, %rd13756, %rd13805;
	ld.u16 	%rs4117, [%rd13806];
	cvt.u32.u16	%r14507, %rs4117;
	add.s32 	%r14508, %r14506, %r14507;
	cvt.s64.s32	%rd13807, %r14508;
	shl.b64 	%rd13808, %rd13807, 2;
	add.s64 	%rd13809, %rd13, %rd13808;
	ld.f32 	%f2151, [%rd13809];
	cvt.u32.u16	%r14509, %rs1;
	cvt.u32.u16	%r14510, %rs30;
	mul.lo.s32 	%r14511, %r14509, %r14510;
	ld.u16 	%rs4118, [%SP+42];
	cvt.u32.u16	%r14512, %rs4118;
	mul.lo.s32 	%r14513, %r14512, 25;
	add.s32 	%r14514, %r14511, %r14513;
	cvt.u64.u16	%rd13810, %rs13;
	shl.b64 	%rd13811, %rd13810, 1;
	add.s64 	%rd13812, %rd13756, %rd13811;
	ld.u16 	%rs4119, [%rd13812];
	cvt.u32.u16	%r14515, %rs4119;
	add.s32 	%r14516, %r14514, %r14515;
	cvt.s64.s32	%rd13813, %r14516;
	shl.b64 	%rd13814, %rd13813, 2;
	add.s64 	%rd13815, %rd13, %rd13814;
	ld.f32 	%f2152, [%rd13815];
	cvt.u32.u16	%r14517, %rs1;
	cvt.u32.u16	%r14518, %rs30;
	mul.lo.s32 	%r14519, %r14517, %r14518;
	ld.u16 	%rs4120, [%SP+42];
	cvt.u32.u16	%r14520, %rs4120;
	mul.lo.s32 	%r14521, %r14520, 26;
	add.s32 	%r14522, %r14519, %r14521;
	cvt.u64.u16	%rd13816, %rs13;
	shl.b64 	%rd13817, %rd13816, 1;
	add.s64 	%rd13818, %rd13756, %rd13817;
	ld.u16 	%rs4121, [%rd13818];
	cvt.u32.u16	%r14523, %rs4121;
	add.s32 	%r14524, %r14522, %r14523;
	cvt.s64.s32	%rd13819, %r14524;
	shl.b64 	%rd13820, %rd13819, 2;
	add.s64 	%rd13821, %rd13, %rd13820;
	ld.f32 	%f2153, [%rd13821];
	cvt.u32.u16	%r14525, %rs1;
	cvt.u32.u16	%r14526, %rs30;
	mul.lo.s32 	%r14527, %r14525, %r14526;
	ld.u16 	%rs4122, [%SP+42];
	cvt.u32.u16	%r14528, %rs4122;
	mul.lo.s32 	%r14529, %r14528, 27;
	add.s32 	%r14530, %r14527, %r14529;
	cvt.u64.u16	%rd13822, %rs13;
	shl.b64 	%rd13823, %rd13822, 1;
	add.s64 	%rd13824, %rd13756, %rd13823;
	ld.u16 	%rs4123, [%rd13824];
	cvt.u32.u16	%r14531, %rs4123;
	add.s32 	%r14532, %r14530, %r14531;
	cvt.s64.s32	%rd13825, %r14532;
	shl.b64 	%rd13826, %rd13825, 2;
	add.s64 	%rd13827, %rd13, %rd13826;
	ld.f32 	%f2154, [%rd13827];
	// Callseq Start 395
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13752;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13753;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2143;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2144;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2145;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2146;
	.param .b32 param8;
	st.param.f32	[param8+0], %f2147;
	.param .b32 param9;
	st.param.f32	[param9+0], %f2148;
	.param .b32 param10;
	st.param.f32	[param10+0], %f2149;
	.param .b32 param11;
	st.param.f32	[param11+0], %f2150;
	.param .b32 param12;
	st.param.f32	[param12+0], %f2151;
	.param .b32 param13;
	st.param.f32	[param13+0], %f2152;
	.param .b32 param14;
	st.param.f32	[param14+0], %f2153;
	.param .b32 param15;
	st.param.f32	[param15+0], %f2154;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 395
tmp1820:

BB46_820:
	.loc	1 466 1
	cvt.u32.u16	%r14533, %rs13;
	ld.u16 	%rs4124, [%SP+16];
	cvt.u32.u16	%r14534, %rs4124;
	mul.lo.s32 	%r14535, %r14534, 6;
	add.s32 	%r14536, %r14533, %r14535;
	cvt.s64.s32	%rd13828, %r14536;
	shl.b64 	%rd13829, %rd13828, 1;
	mov.u64 	%rd13830, cBoolModel;
	cvta.const.u64 	%rd13831, %rd13830;
	add.s64 	%rd13832, %rd13831, %rd13829;
	ld.u16 	%rs4125, [%rd13832];
	setp.ne.s16	%p814, %rs4125, 0;
	not.pred 	%p815, %p814;
	@%p815 bra 	BB46_822;
	bra.uni 	BB46_821;

BB46_821:
	.loc	1 466 1
tmp1821:
	cvt.u32.u16	%r14537, %rs1;
	cvt.u32.u16	%r14538, %rs30;
	mul.lo.s32 	%r14539, %r14537, %r14538;
	ld.u16 	%rs4126, [%SP+42];
	cvt.u32.u16	%r14540, %rs4126;
	mul.lo.s32 	%r14541, %r14540, 28;
	add.s32 	%r14542, %r14539, %r14541;
	cvt.u64.u16	%rd13833, %rs13;
	mov.u64 	%rd13834, cSegToComp;
	cvta.const.u64 	%rd13835, %rd13834;
	shl.b64 	%rd13836, %rd13833, 1;
	add.s64 	%rd13837, %rd13835, %rd13836;
	ld.u16 	%rs4127, [%rd13837];
	cvt.u32.u16	%r14543, %rs4127;
	add.s32 	%r14544, %r14542, %r14543;
	cvt.s64.s32	%rd13838, %r14544;
	shl.b64 	%rd13839, %rd13838, 2;
	add.s64 	%rd13840, %rd13, %rd13839;
	ld.f32 	%f2155, [%rd13840];
	cvt.u32.u16	%r14545, %rs1;
	cvt.u32.u16	%r14546, %rs30;
	mul.lo.s32 	%r14547, %r14545, %r14546;
	ld.u16 	%rs4128, [%SP+42];
	cvt.u32.u16	%r14548, %rs4128;
	mul.lo.s32 	%r14549, %r14548, 29;
	add.s32 	%r14550, %r14547, %r14549;
	cvt.u64.u16	%rd13841, %rs13;
	shl.b64 	%rd13842, %rd13841, 1;
	add.s64 	%rd13843, %rd13835, %rd13842;
	ld.u16 	%rs4129, [%rd13843];
	cvt.u32.u16	%r14551, %rs4129;
	add.s32 	%r14552, %r14550, %r14551;
	cvt.s64.s32	%rd13844, %r14552;
	shl.b64 	%rd13845, %rd13844, 2;
	add.s64 	%rd13846, %rd13, %rd13845;
	ld.f32 	%f2156, [%rd13846];
	// Callseq Start 396
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2214;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2155;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2156;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 396
tmp1822:

BB46_822:
	.loc	1 466 1
	cvt.u32.u16	%r14553, %rs14;
	ld.u16 	%rs4130, [%SP+16];
	cvt.u32.u16	%r14554, %rs4130;
	mul.lo.s32 	%r14555, %r14554, 0;
	add.s32 	%r14556, %r14553, %r14555;
	cvt.s64.s32	%rd13847, %r14556;
	shl.b64 	%rd13848, %rd13847, 1;
	mov.u64 	%rd13849, cBoolModel;
	cvta.const.u64 	%rd13850, %rd13849;
	add.s64 	%rd13851, %rd13850, %rd13848;
	ld.u16 	%rs4131, [%rd13851];
	setp.ne.s16	%p816, %rs4131, 0;
	not.pred 	%p817, %p816;
	@%p817 bra 	BB46_824;
	bra.uni 	BB46_823;

BB46_823:
	add.u64 	%rd13852, %SP, 780;
	.loc	1 466 1
tmp1823:
	add.s64 	%rd13853, %rd13852, 4;
	cvt.u32.u16	%r14557, %rs1;
	cvt.u32.u16	%r14558, %rs30;
	mul.lo.s32 	%r14559, %r14557, %r14558;
	ld.u16 	%rs4132, [%SP+42];
	cvt.u32.u16	%r14560, %rs4132;
	mul.lo.s32 	%r14561, %r14560, 0;
	add.s32 	%r14562, %r14559, %r14561;
	cvt.u64.u16	%rd13854, %rs14;
	mov.u64 	%rd13855, cSegToComp;
	cvta.const.u64 	%rd13856, %rd13855;
	shl.b64 	%rd13857, %rd13854, 1;
	add.s64 	%rd13858, %rd13856, %rd13857;
	ld.u16 	%rs4133, [%rd13858];
	cvt.u32.u16	%r14563, %rs4133;
	add.s32 	%r14564, %r14562, %r14563;
	cvt.s64.s32	%rd13859, %r14564;
	shl.b64 	%rd13860, %rd13859, 2;
	add.s64 	%rd13861, %rd13, %rd13860;
	ld.f32 	%f2157, [%rd13861];
	cvt.u32.u16	%r14565, %rs1;
	cvt.u32.u16	%r14566, %rs30;
	mul.lo.s32 	%r14567, %r14565, %r14566;
	ld.u16 	%rs4134, [%SP+42];
	cvt.u32.u16	%r14568, %rs4134;
	mul.lo.s32 	%r14569, %r14568, 1;
	add.s32 	%r14570, %r14567, %r14569;
	cvt.u64.u16	%rd13862, %rs14;
	shl.b64 	%rd13863, %rd13862, 1;
	add.s64 	%rd13864, %rd13856, %rd13863;
	ld.u16 	%rs4135, [%rd13864];
	cvt.u32.u16	%r14571, %rs4135;
	add.s32 	%r14572, %r14570, %r14571;
	cvt.s64.s32	%rd13865, %r14572;
	shl.b64 	%rd13866, %rd13865, 2;
	add.s64 	%rd13867, %rd13, %rd13866;
	ld.f32 	%f2158, [%rd13867];
	ld.f32 	%f2159, [%SP+812];
	add.s64 	%rd13868, %rd13852, 36;
	// Callseq Start 397
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13852;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13853;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2157;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2158;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2159;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd13868;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 397
tmp1824:

BB46_824:
	.loc	1 466 1
	cvt.u32.u16	%r14573, %rs14;
	ld.u16 	%rs4136, [%SP+16];
	cvt.u32.u16	%r14574, %rs4136;
	mul.lo.s32 	%r14575, %r14574, 1;
	add.s32 	%r14576, %r14573, %r14575;
	cvt.s64.s32	%rd13869, %r14576;
	shl.b64 	%rd13870, %rd13869, 1;
	mov.u64 	%rd13871, cBoolModel;
	cvta.const.u64 	%rd13872, %rd13871;
	add.s64 	%rd13873, %rd13872, %rd13870;
	ld.u16 	%rs4137, [%rd13873];
	setp.ne.s16	%p818, %rs4137, 0;
	not.pred 	%p819, %p818;
	@%p819 bra 	BB46_826;
	bra.uni 	BB46_825;

BB46_825:
	add.u64 	%rd13874, %SP, 780;
	.loc	1 466 1
tmp1825:
	add.s64 	%rd13875, %rd13874, 8;
	ld.f32 	%f2160, [%SP+816];
	add.s64 	%rd13876, %rd13874, 32;
	// Callseq Start 398
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13875;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2160;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd13876;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 398
tmp1826:

BB46_826:
	.loc	1 466 1
	cvt.u32.u16	%r14577, %rs14;
	ld.u16 	%rs4138, [%SP+16];
	cvt.u32.u16	%r14578, %rs4138;
	mul.lo.s32 	%r14579, %r14578, 2;
	add.s32 	%r14580, %r14577, %r14579;
	cvt.s64.s32	%rd13877, %r14580;
	shl.b64 	%rd13878, %rd13877, 1;
	mov.u64 	%rd13879, cBoolModel;
	cvta.const.u64 	%rd13880, %rd13879;
	add.s64 	%rd13881, %rd13880, %rd13878;
	ld.u16 	%rs4139, [%rd13881];
	setp.ne.s16	%p820, %rs4139, 0;
	not.pred 	%p821, %p820;
	@%p821 bra 	BB46_828;
	bra.uni 	BB46_827;

BB46_827:
	add.u64 	%rd13882, %SP, 780;
	.loc	1 466 1
tmp1827:
	add.s64 	%rd13883, %rd13882, 12;
	cvt.u32.u16	%r14581, %rs1;
	cvt.u32.u16	%r14582, %rs30;
	mul.lo.s32 	%r14583, %r14581, %r14582;
	ld.u16 	%rs4140, [%SP+42];
	cvt.u32.u16	%r14584, %rs4140;
	mul.lo.s32 	%r14585, %r14584, 2;
	add.s32 	%r14586, %r14583, %r14585;
	cvt.u64.u16	%rd13884, %rs14;
	mov.u64 	%rd13885, cSegToComp;
	cvta.const.u64 	%rd13886, %rd13885;
	shl.b64 	%rd13887, %rd13884, 1;
	add.s64 	%rd13888, %rd13886, %rd13887;
	ld.u16 	%rs4141, [%rd13888];
	cvt.u32.u16	%r14587, %rs4141;
	add.s32 	%r14588, %r14586, %r14587;
	cvt.s64.s32	%rd13889, %r14588;
	shl.b64 	%rd13890, %rd13889, 2;
	add.s64 	%rd13891, %rd13, %rd13890;
	ld.f32 	%f2161, [%rd13891];
	cvt.u32.u16	%r14589, %rs1;
	cvt.u32.u16	%r14590, %rs30;
	mul.lo.s32 	%r14591, %r14589, %r14590;
	ld.u16 	%rs4142, [%SP+42];
	cvt.u32.u16	%r14592, %rs4142;
	mul.lo.s32 	%r14593, %r14592, 3;
	add.s32 	%r14594, %r14591, %r14593;
	cvt.u64.u16	%rd13892, %rs14;
	shl.b64 	%rd13893, %rd13892, 1;
	add.s64 	%rd13894, %rd13886, %rd13893;
	ld.u16 	%rs4143, [%rd13894];
	cvt.u32.u16	%r14595, %rs4143;
	add.s32 	%r14596, %r14594, %r14595;
	cvt.s64.s32	%rd13895, %r14596;
	shl.b64 	%rd13896, %rd13895, 2;
	add.s64 	%rd13897, %rd13, %rd13896;
	ld.f32 	%f2162, [%rd13897];
	cvt.u32.u16	%r14597, %rs1;
	cvt.u32.u16	%r14598, %rs30;
	mul.lo.s32 	%r14599, %r14597, %r14598;
	ld.u16 	%rs4144, [%SP+42];
	cvt.u32.u16	%r14600, %rs4144;
	mul.lo.s32 	%r14601, %r14600, 4;
	add.s32 	%r14602, %r14599, %r14601;
	cvt.u64.u16	%rd13898, %rs14;
	shl.b64 	%rd13899, %rd13898, 1;
	add.s64 	%rd13900, %rd13886, %rd13899;
	ld.u16 	%rs4145, [%rd13900];
	cvt.u32.u16	%r14603, %rs4145;
	add.s32 	%r14604, %r14602, %r14603;
	cvt.s64.s32	%rd13901, %r14604;
	shl.b64 	%rd13902, %rd13901, 2;
	add.s64 	%rd13903, %rd13, %rd13902;
	ld.f32 	%f2163, [%rd13903];
	cvt.u32.u16	%r14605, %rs1;
	cvt.u32.u16	%r14606, %rs30;
	mul.lo.s32 	%r14607, %r14605, %r14606;
	ld.u16 	%rs4146, [%SP+42];
	cvt.u32.u16	%r14608, %rs4146;
	mul.lo.s32 	%r14609, %r14608, 5;
	add.s32 	%r14610, %r14607, %r14609;
	cvt.u64.u16	%rd13904, %rs14;
	shl.b64 	%rd13905, %rd13904, 1;
	add.s64 	%rd13906, %rd13886, %rd13905;
	ld.u16 	%rs4147, [%rd13906];
	cvt.u32.u16	%r14611, %rs4147;
	add.s32 	%r14612, %r14610, %r14611;
	cvt.s64.s32	%rd13907, %r14612;
	shl.b64 	%rd13908, %rd13907, 2;
	add.s64 	%rd13909, %rd13, %rd13908;
	ld.f32 	%f2164, [%rd13909];
	ld.f32 	%f2165, [%SP+812];
	// Callseq Start 399
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13883;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2161;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2162;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2163;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2164;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2165;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 399
tmp1828:

BB46_828:
	.loc	1 466 1
	cvt.u32.u16	%r14613, %rs14;
	ld.u16 	%rs4148, [%SP+16];
	cvt.u32.u16	%r14614, %rs4148;
	mul.lo.s32 	%r14615, %r14614, 3;
	add.s32 	%r14616, %r14613, %r14615;
	cvt.s64.s32	%rd13910, %r14616;
	shl.b64 	%rd13911, %rd13910, 1;
	mov.u64 	%rd13912, cBoolModel;
	cvta.const.u64 	%rd13913, %rd13912;
	add.s64 	%rd13914, %rd13913, %rd13911;
	ld.u16 	%rs4149, [%rd13914];
	setp.ne.s16	%p822, %rs4149, 0;
	not.pred 	%p823, %p822;
	@%p823 bra 	BB46_830;
	bra.uni 	BB46_829;

BB46_829:
	add.u64 	%rd13915, %SP, 780;
	.loc	1 466 1
tmp1829:
	add.s64 	%rd13916, %rd13915, 16;
	cvt.u32.u16	%r14617, %rs1;
	cvt.u32.u16	%r14618, %rs30;
	mul.lo.s32 	%r14619, %r14617, %r14618;
	ld.u16 	%rs4150, [%SP+42];
	cvt.u32.u16	%r14620, %rs4150;
	mul.lo.s32 	%r14621, %r14620, 6;
	add.s32 	%r14622, %r14619, %r14621;
	cvt.u64.u16	%rd13917, %rs14;
	mov.u64 	%rd13918, cSegToComp;
	cvta.const.u64 	%rd13919, %rd13918;
	shl.b64 	%rd13920, %rd13917, 1;
	add.s64 	%rd13921, %rd13919, %rd13920;
	ld.u16 	%rs4151, [%rd13921];
	cvt.u32.u16	%r14623, %rs4151;
	add.s32 	%r14624, %r14622, %r14623;
	cvt.s64.s32	%rd13922, %r14624;
	shl.b64 	%rd13923, %rd13922, 2;
	add.s64 	%rd13924, %rd13, %rd13923;
	ld.f32 	%f2166, [%rd13924];
	cvt.u32.u16	%r14625, %rs1;
	cvt.u32.u16	%r14626, %rs30;
	mul.lo.s32 	%r14627, %r14625, %r14626;
	ld.u16 	%rs4152, [%SP+42];
	cvt.u32.u16	%r14628, %rs4152;
	mul.lo.s32 	%r14629, %r14628, 7;
	add.s32 	%r14630, %r14627, %r14629;
	cvt.u64.u16	%rd13925, %rs14;
	shl.b64 	%rd13926, %rd13925, 1;
	add.s64 	%rd13927, %rd13919, %rd13926;
	ld.u16 	%rs4153, [%rd13927];
	cvt.u32.u16	%r14631, %rs4153;
	add.s32 	%r14632, %r14630, %r14631;
	cvt.s64.s32	%rd13928, %r14632;
	shl.b64 	%rd13929, %rd13928, 2;
	add.s64 	%rd13930, %rd13, %rd13929;
	ld.f32 	%f2167, [%rd13930];
	cvt.u32.u16	%r14633, %rs1;
	cvt.u32.u16	%r14634, %rs30;
	mul.lo.s32 	%r14635, %r14633, %r14634;
	ld.u16 	%rs4154, [%SP+42];
	cvt.u32.u16	%r14636, %rs4154;
	mul.lo.s32 	%r14637, %r14636, 8;
	add.s32 	%r14638, %r14635, %r14637;
	cvt.u64.u16	%rd13931, %rs14;
	shl.b64 	%rd13932, %rd13931, 1;
	add.s64 	%rd13933, %rd13919, %rd13932;
	ld.u16 	%rs4155, [%rd13933];
	cvt.u32.u16	%r14639, %rs4155;
	add.s32 	%r14640, %r14638, %r14639;
	cvt.s64.s32	%rd13934, %r14640;
	shl.b64 	%rd13935, %rd13934, 2;
	add.s64 	%rd13936, %rd13, %rd13935;
	ld.f32 	%f2168, [%rd13936];
	cvt.u32.u16	%r14641, %rs1;
	cvt.u32.u16	%r14642, %rs30;
	mul.lo.s32 	%r14643, %r14641, %r14642;
	ld.u16 	%rs4156, [%SP+42];
	cvt.u32.u16	%r14644, %rs4156;
	mul.lo.s32 	%r14645, %r14644, 9;
	add.s32 	%r14646, %r14643, %r14645;
	cvt.u64.u16	%rd13937, %rs14;
	shl.b64 	%rd13938, %rd13937, 1;
	add.s64 	%rd13939, %rd13919, %rd13938;
	ld.u16 	%rs4157, [%rd13939];
	cvt.u32.u16	%r14647, %rs4157;
	add.s32 	%r14648, %r14646, %r14647;
	cvt.s64.s32	%rd13940, %r14648;
	shl.b64 	%rd13941, %rd13940, 2;
	add.s64 	%rd13942, %rd13, %rd13941;
	ld.f32 	%f2169, [%rd13942];
	cvt.u32.u16	%r14649, %rs1;
	cvt.u32.u16	%r14650, %rs30;
	mul.lo.s32 	%r14651, %r14649, %r14650;
	ld.u16 	%rs4158, [%SP+42];
	cvt.u32.u16	%r14652, %rs4158;
	mul.lo.s32 	%r14653, %r14652, 10;
	add.s32 	%r14654, %r14651, %r14653;
	cvt.u64.u16	%rd13943, %rs14;
	shl.b64 	%rd13944, %rd13943, 1;
	add.s64 	%rd13945, %rd13919, %rd13944;
	ld.u16 	%rs4159, [%rd13945];
	cvt.u32.u16	%r14655, %rs4159;
	add.s32 	%r14656, %r14654, %r14655;
	cvt.s64.s32	%rd13946, %r14656;
	shl.b64 	%rd13947, %rd13946, 2;
	add.s64 	%rd13948, %rd13, %rd13947;
	ld.f32 	%f2170, [%rd13948];
	// Callseq Start 400
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13916;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2166;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2167;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2168;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2169;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2170;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 400
tmp1830:

BB46_830:
	.loc	1 466 1
	cvt.u32.u16	%r14657, %rs14;
	ld.u16 	%rs4160, [%SP+16];
	cvt.u32.u16	%r14658, %rs4160;
	mul.lo.s32 	%r14659, %r14658, 4;
	add.s32 	%r14660, %r14657, %r14659;
	cvt.s64.s32	%rd13949, %r14660;
	shl.b64 	%rd13950, %rd13949, 1;
	mov.u64 	%rd13951, cBoolModel;
	cvta.const.u64 	%rd13952, %rd13951;
	add.s64 	%rd13953, %rd13952, %rd13950;
	ld.u16 	%rs4161, [%rd13953];
	setp.ne.s16	%p824, %rs4161, 0;
	not.pred 	%p825, %p824;
	@%p825 bra 	BB46_832;
	bra.uni 	BB46_831;

BB46_831:
	add.u64 	%rd13954, %SP, 780;
	.loc	1 466 1
tmp1831:
	add.s64 	%rd13955, %rd13954, 20;
	cvt.u32.u16	%r14661, %rs1;
	cvt.u32.u16	%r14662, %rs30;
	mul.lo.s32 	%r14663, %r14661, %r14662;
	ld.u16 	%rs4162, [%SP+42];
	cvt.u32.u16	%r14664, %rs4162;
	mul.lo.s32 	%r14665, %r14664, 11;
	add.s32 	%r14666, %r14663, %r14665;
	cvt.u64.u16	%rd13956, %rs14;
	mov.u64 	%rd13957, cSegToComp;
	cvta.const.u64 	%rd13958, %rd13957;
	shl.b64 	%rd13959, %rd13956, 1;
	add.s64 	%rd13960, %rd13958, %rd13959;
	ld.u16 	%rs4163, [%rd13960];
	cvt.u32.u16	%r14667, %rs4163;
	add.s32 	%r14668, %r14666, %r14667;
	cvt.s64.s32	%rd13961, %r14668;
	shl.b64 	%rd13962, %rd13961, 2;
	add.s64 	%rd13963, %rd13, %rd13962;
	ld.f32 	%f2171, [%rd13963];
	cvt.u32.u16	%r14669, %rs1;
	cvt.u32.u16	%r14670, %rs30;
	mul.lo.s32 	%r14671, %r14669, %r14670;
	ld.u16 	%rs4164, [%SP+42];
	cvt.u32.u16	%r14672, %rs4164;
	mul.lo.s32 	%r14673, %r14672, 12;
	add.s32 	%r14674, %r14671, %r14673;
	cvt.u64.u16	%rd13964, %rs14;
	shl.b64 	%rd13965, %rd13964, 1;
	add.s64 	%rd13966, %rd13958, %rd13965;
	ld.u16 	%rs4165, [%rd13966];
	cvt.u32.u16	%r14675, %rs4165;
	add.s32 	%r14676, %r14674, %r14675;
	cvt.s64.s32	%rd13967, %r14676;
	shl.b64 	%rd13968, %rd13967, 2;
	add.s64 	%rd13969, %rd13, %rd13968;
	ld.f32 	%f2172, [%rd13969];
	cvt.u32.u16	%r14677, %rs1;
	cvt.u32.u16	%r14678, %rs30;
	mul.lo.s32 	%r14679, %r14677, %r14678;
	ld.u16 	%rs4166, [%SP+42];
	cvt.u32.u16	%r14680, %rs4166;
	mul.lo.s32 	%r14681, %r14680, 13;
	add.s32 	%r14682, %r14679, %r14681;
	cvt.u64.u16	%rd13970, %rs14;
	shl.b64 	%rd13971, %rd13970, 1;
	add.s64 	%rd13972, %rd13958, %rd13971;
	ld.u16 	%rs4167, [%rd13972];
	cvt.u32.u16	%r14683, %rs4167;
	add.s32 	%r14684, %r14682, %r14683;
	cvt.s64.s32	%rd13973, %r14684;
	shl.b64 	%rd13974, %rd13973, 2;
	add.s64 	%rd13975, %rd13, %rd13974;
	ld.f32 	%f2173, [%rd13975];
	cvt.u32.u16	%r14685, %rs1;
	cvt.u32.u16	%r14686, %rs30;
	mul.lo.s32 	%r14687, %r14685, %r14686;
	ld.u16 	%rs4168, [%SP+42];
	cvt.u32.u16	%r14688, %rs4168;
	mul.lo.s32 	%r14689, %r14688, 14;
	add.s32 	%r14690, %r14687, %r14689;
	cvt.u64.u16	%rd13976, %rs14;
	shl.b64 	%rd13977, %rd13976, 1;
	add.s64 	%rd13978, %rd13958, %rd13977;
	ld.u16 	%rs4169, [%rd13978];
	cvt.u32.u16	%r14691, %rs4169;
	add.s32 	%r14692, %r14690, %r14691;
	cvt.s64.s32	%rd13979, %r14692;
	shl.b64 	%rd13980, %rd13979, 2;
	add.s64 	%rd13981, %rd13, %rd13980;
	ld.f32 	%f2174, [%rd13981];
	cvt.u32.u16	%r14693, %rs1;
	cvt.u32.u16	%r14694, %rs30;
	mul.lo.s32 	%r14695, %r14693, %r14694;
	ld.u16 	%rs4170, [%SP+42];
	cvt.u32.u16	%r14696, %rs4170;
	mul.lo.s32 	%r14697, %r14696, 15;
	add.s32 	%r14698, %r14695, %r14697;
	cvt.u64.u16	%rd13982, %rs14;
	shl.b64 	%rd13983, %rd13982, 1;
	add.s64 	%rd13984, %rd13958, %rd13983;
	ld.u16 	%rs4171, [%rd13984];
	cvt.u32.u16	%r14699, %rs4171;
	add.s32 	%r14700, %r14698, %r14699;
	cvt.s64.s32	%rd13985, %r14700;
	shl.b64 	%rd13986, %rd13985, 2;
	add.s64 	%rd13987, %rd13, %rd13986;
	ld.f32 	%f2175, [%rd13987];
	// Callseq Start 401
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13955;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2171;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2172;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2173;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2174;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2175;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 401
tmp1832:

BB46_832:
	.loc	1 466 1
	cvt.u32.u16	%r14701, %rs14;
	ld.u16 	%rs4172, [%SP+16];
	cvt.u32.u16	%r14702, %rs4172;
	mul.lo.s32 	%r14703, %r14702, 5;
	add.s32 	%r14704, %r14701, %r14703;
	cvt.s64.s32	%rd13988, %r14704;
	shl.b64 	%rd13989, %rd13988, 1;
	mov.u64 	%rd13990, cBoolModel;
	cvta.const.u64 	%rd13991, %rd13990;
	add.s64 	%rd13992, %rd13991, %rd13989;
	ld.u16 	%rs4173, [%rd13992];
	setp.ne.s16	%p826, %rs4173, 0;
	not.pred 	%p827, %p826;
	@%p827 bra 	BB46_834;
	bra.uni 	BB46_833;

BB46_833:
	add.u64 	%rd13993, %SP, 780;
	.loc	1 466 1
tmp1833:
	add.s64 	%rd13994, %rd13993, 24;
	add.s64 	%rd13995, %rd13993, 28;
	cvt.u32.u16	%r14705, %rs1;
	cvt.u32.u16	%r14706, %rs30;
	mul.lo.s32 	%r14707, %r14705, %r14706;
	ld.u16 	%rs4174, [%SP+42];
	cvt.u32.u16	%r14708, %rs4174;
	mul.lo.s32 	%r14709, %r14708, 16;
	add.s32 	%r14710, %r14707, %r14709;
	cvt.u64.u16	%rd13996, %rs14;
	mov.u64 	%rd13997, cSegToComp;
	cvta.const.u64 	%rd13998, %rd13997;
	shl.b64 	%rd13999, %rd13996, 1;
	add.s64 	%rd14000, %rd13998, %rd13999;
	ld.u16 	%rs4175, [%rd14000];
	cvt.u32.u16	%r14711, %rs4175;
	add.s32 	%r14712, %r14710, %r14711;
	cvt.s64.s32	%rd14001, %r14712;
	shl.b64 	%rd14002, %rd14001, 2;
	add.s64 	%rd14003, %rd13, %rd14002;
	ld.f32 	%f2176, [%rd14003];
	cvt.u32.u16	%r14713, %rs1;
	cvt.u32.u16	%r14714, %rs30;
	mul.lo.s32 	%r14715, %r14713, %r14714;
	ld.u16 	%rs4176, [%SP+42];
	cvt.u32.u16	%r14716, %rs4176;
	mul.lo.s32 	%r14717, %r14716, 17;
	add.s32 	%r14718, %r14715, %r14717;
	cvt.u64.u16	%rd14004, %rs14;
	shl.b64 	%rd14005, %rd14004, 1;
	add.s64 	%rd14006, %rd13998, %rd14005;
	ld.u16 	%rs4177, [%rd14006];
	cvt.u32.u16	%r14719, %rs4177;
	add.s32 	%r14720, %r14718, %r14719;
	cvt.s64.s32	%rd14007, %r14720;
	shl.b64 	%rd14008, %rd14007, 2;
	add.s64 	%rd14009, %rd13, %rd14008;
	ld.f32 	%f2177, [%rd14009];
	cvt.u32.u16	%r14721, %rs1;
	cvt.u32.u16	%r14722, %rs30;
	mul.lo.s32 	%r14723, %r14721, %r14722;
	ld.u16 	%rs4178, [%SP+42];
	cvt.u32.u16	%r14724, %rs4178;
	mul.lo.s32 	%r14725, %r14724, 18;
	add.s32 	%r14726, %r14723, %r14725;
	cvt.u64.u16	%rd14010, %rs14;
	shl.b64 	%rd14011, %rd14010, 1;
	add.s64 	%rd14012, %rd13998, %rd14011;
	ld.u16 	%rs4179, [%rd14012];
	cvt.u32.u16	%r14727, %rs4179;
	add.s32 	%r14728, %r14726, %r14727;
	cvt.s64.s32	%rd14013, %r14728;
	shl.b64 	%rd14014, %rd14013, 2;
	add.s64 	%rd14015, %rd13, %rd14014;
	ld.f32 	%f2178, [%rd14015];
	cvt.u32.u16	%r14729, %rs1;
	cvt.u32.u16	%r14730, %rs30;
	mul.lo.s32 	%r14731, %r14729, %r14730;
	ld.u16 	%rs4180, [%SP+42];
	cvt.u32.u16	%r14732, %rs4180;
	mul.lo.s32 	%r14733, %r14732, 19;
	add.s32 	%r14734, %r14731, %r14733;
	cvt.u64.u16	%rd14016, %rs14;
	shl.b64 	%rd14017, %rd14016, 1;
	add.s64 	%rd14018, %rd13998, %rd14017;
	ld.u16 	%rs4181, [%rd14018];
	cvt.u32.u16	%r14735, %rs4181;
	add.s32 	%r14736, %r14734, %r14735;
	cvt.s64.s32	%rd14019, %r14736;
	shl.b64 	%rd14020, %rd14019, 2;
	add.s64 	%rd14021, %rd13, %rd14020;
	ld.f32 	%f2179, [%rd14021];
	cvt.u32.u16	%r14737, %rs1;
	cvt.u32.u16	%r14738, %rs30;
	mul.lo.s32 	%r14739, %r14737, %r14738;
	ld.u16 	%rs4182, [%SP+42];
	cvt.u32.u16	%r14740, %rs4182;
	mul.lo.s32 	%r14741, %r14740, 20;
	add.s32 	%r14742, %r14739, %r14741;
	cvt.u64.u16	%rd14022, %rs14;
	shl.b64 	%rd14023, %rd14022, 1;
	add.s64 	%rd14024, %rd13998, %rd14023;
	ld.u16 	%rs4183, [%rd14024];
	cvt.u32.u16	%r14743, %rs4183;
	add.s32 	%r14744, %r14742, %r14743;
	cvt.s64.s32	%rd14025, %r14744;
	shl.b64 	%rd14026, %rd14025, 2;
	add.s64 	%rd14027, %rd13, %rd14026;
	ld.f32 	%f2180, [%rd14027];
	cvt.u32.u16	%r14745, %rs1;
	cvt.u32.u16	%r14746, %rs30;
	mul.lo.s32 	%r14747, %r14745, %r14746;
	ld.u16 	%rs4184, [%SP+42];
	cvt.u32.u16	%r14748, %rs4184;
	mul.lo.s32 	%r14749, %r14748, 21;
	add.s32 	%r14750, %r14747, %r14749;
	cvt.u64.u16	%rd14028, %rs14;
	shl.b64 	%rd14029, %rd14028, 1;
	add.s64 	%rd14030, %rd13998, %rd14029;
	ld.u16 	%rs4185, [%rd14030];
	cvt.u32.u16	%r14751, %rs4185;
	add.s32 	%r14752, %r14750, %r14751;
	cvt.s64.s32	%rd14031, %r14752;
	shl.b64 	%rd14032, %rd14031, 2;
	add.s64 	%rd14033, %rd13, %rd14032;
	ld.f32 	%f2181, [%rd14033];
	cvt.u32.u16	%r14753, %rs1;
	cvt.u32.u16	%r14754, %rs30;
	mul.lo.s32 	%r14755, %r14753, %r14754;
	ld.u16 	%rs4186, [%SP+42];
	cvt.u32.u16	%r14756, %rs4186;
	mul.lo.s32 	%r14757, %r14756, 22;
	add.s32 	%r14758, %r14755, %r14757;
	cvt.u64.u16	%rd14034, %rs14;
	shl.b64 	%rd14035, %rd14034, 1;
	add.s64 	%rd14036, %rd13998, %rd14035;
	ld.u16 	%rs4187, [%rd14036];
	cvt.u32.u16	%r14759, %rs4187;
	add.s32 	%r14760, %r14758, %r14759;
	cvt.s64.s32	%rd14037, %r14760;
	shl.b64 	%rd14038, %rd14037, 2;
	add.s64 	%rd14039, %rd13, %rd14038;
	ld.f32 	%f2182, [%rd14039];
	cvt.u32.u16	%r14761, %rs1;
	cvt.u32.u16	%r14762, %rs30;
	mul.lo.s32 	%r14763, %r14761, %r14762;
	ld.u16 	%rs4188, [%SP+42];
	cvt.u32.u16	%r14764, %rs4188;
	mul.lo.s32 	%r14765, %r14764, 23;
	add.s32 	%r14766, %r14763, %r14765;
	cvt.u64.u16	%rd14040, %rs14;
	shl.b64 	%rd14041, %rd14040, 1;
	add.s64 	%rd14042, %rd13998, %rd14041;
	ld.u16 	%rs4189, [%rd14042];
	cvt.u32.u16	%r14767, %rs4189;
	add.s32 	%r14768, %r14766, %r14767;
	cvt.s64.s32	%rd14043, %r14768;
	shl.b64 	%rd14044, %rd14043, 2;
	add.s64 	%rd14045, %rd13, %rd14044;
	ld.f32 	%f2183, [%rd14045];
	cvt.u32.u16	%r14769, %rs1;
	cvt.u32.u16	%r14770, %rs30;
	mul.lo.s32 	%r14771, %r14769, %r14770;
	ld.u16 	%rs4190, [%SP+42];
	cvt.u32.u16	%r14772, %rs4190;
	mul.lo.s32 	%r14773, %r14772, 24;
	add.s32 	%r14774, %r14771, %r14773;
	cvt.u64.u16	%rd14046, %rs14;
	shl.b64 	%rd14047, %rd14046, 1;
	add.s64 	%rd14048, %rd13998, %rd14047;
	ld.u16 	%rs4191, [%rd14048];
	cvt.u32.u16	%r14775, %rs4191;
	add.s32 	%r14776, %r14774, %r14775;
	cvt.s64.s32	%rd14049, %r14776;
	shl.b64 	%rd14050, %rd14049, 2;
	add.s64 	%rd14051, %rd13, %rd14050;
	ld.f32 	%f2184, [%rd14051];
	cvt.u32.u16	%r14777, %rs1;
	cvt.u32.u16	%r14778, %rs30;
	mul.lo.s32 	%r14779, %r14777, %r14778;
	ld.u16 	%rs4192, [%SP+42];
	cvt.u32.u16	%r14780, %rs4192;
	mul.lo.s32 	%r14781, %r14780, 25;
	add.s32 	%r14782, %r14779, %r14781;
	cvt.u64.u16	%rd14052, %rs14;
	shl.b64 	%rd14053, %rd14052, 1;
	add.s64 	%rd14054, %rd13998, %rd14053;
	ld.u16 	%rs4193, [%rd14054];
	cvt.u32.u16	%r14783, %rs4193;
	add.s32 	%r14784, %r14782, %r14783;
	cvt.s64.s32	%rd14055, %r14784;
	shl.b64 	%rd14056, %rd14055, 2;
	add.s64 	%rd14057, %rd13, %rd14056;
	ld.f32 	%f2185, [%rd14057];
	cvt.u32.u16	%r14785, %rs1;
	cvt.u32.u16	%r14786, %rs30;
	mul.lo.s32 	%r14787, %r14785, %r14786;
	ld.u16 	%rs4194, [%SP+42];
	cvt.u32.u16	%r14788, %rs4194;
	mul.lo.s32 	%r14789, %r14788, 26;
	add.s32 	%r14790, %r14787, %r14789;
	cvt.u64.u16	%rd14058, %rs14;
	shl.b64 	%rd14059, %rd14058, 1;
	add.s64 	%rd14060, %rd13998, %rd14059;
	ld.u16 	%rs4195, [%rd14060];
	cvt.u32.u16	%r14791, %rs4195;
	add.s32 	%r14792, %r14790, %r14791;
	cvt.s64.s32	%rd14061, %r14792;
	shl.b64 	%rd14062, %rd14061, 2;
	add.s64 	%rd14063, %rd13, %rd14062;
	ld.f32 	%f2186, [%rd14063];
	cvt.u32.u16	%r14793, %rs1;
	cvt.u32.u16	%r14794, %rs30;
	mul.lo.s32 	%r14795, %r14793, %r14794;
	ld.u16 	%rs4196, [%SP+42];
	cvt.u32.u16	%r14796, %rs4196;
	mul.lo.s32 	%r14797, %r14796, 27;
	add.s32 	%r14798, %r14795, %r14797;
	cvt.u64.u16	%rd14064, %rs14;
	shl.b64 	%rd14065, %rd14064, 1;
	add.s64 	%rd14066, %rd13998, %rd14065;
	ld.u16 	%rs4197, [%rd14066];
	cvt.u32.u16	%r14799, %rs4197;
	add.s32 	%r14800, %r14798, %r14799;
	cvt.s64.s32	%rd14067, %r14800;
	shl.b64 	%rd14068, %rd14067, 2;
	add.s64 	%rd14069, %rd13, %rd14068;
	ld.f32 	%f2187, [%rd14069];
	// Callseq Start 402
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd13994;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13995;
	.param .b32 param4;
	st.param.f32	[param4+0], %f2176;
	.param .b32 param5;
	st.param.f32	[param5+0], %f2177;
	.param .b32 param6;
	st.param.f32	[param6+0], %f2178;
	.param .b32 param7;
	st.param.f32	[param7+0], %f2179;
	.param .b32 param8;
	st.param.f32	[param8+0], %f2180;
	.param .b32 param9;
	st.param.f32	[param9+0], %f2181;
	.param .b32 param10;
	st.param.f32	[param10+0], %f2182;
	.param .b32 param11;
	st.param.f32	[param11+0], %f2183;
	.param .b32 param12;
	st.param.f32	[param12+0], %f2184;
	.param .b32 param13;
	st.param.f32	[param13+0], %f2185;
	.param .b32 param14;
	st.param.f32	[param14+0], %f2186;
	.param .b32 param15;
	st.param.f32	[param15+0], %f2187;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 402
tmp1834:

BB46_834:
	.loc	1 466 1
	cvt.u32.u16	%r14801, %rs14;
	ld.u16 	%rs4198, [%SP+16];
	cvt.u32.u16	%r14802, %rs4198;
	mul.lo.s32 	%r14803, %r14802, 6;
	add.s32 	%r14804, %r14801, %r14803;
	cvt.s64.s32	%rd14070, %r14804;
	shl.b64 	%rd14071, %rd14070, 1;
	mov.u64 	%rd14072, cBoolModel;
	cvta.const.u64 	%rd14073, %rd14072;
	add.s64 	%rd14074, %rd14073, %rd14071;
	ld.u16 	%rs4199, [%rd14074];
	setp.ne.s16	%p828, %rs4199, 0;
	not.pred 	%p829, %p828;
	@%p829 bra 	BB46_836;
	bra.uni 	BB46_835;

BB46_835:
	.loc	1 466 1
tmp1835:
	cvt.u32.u16	%r14805, %rs1;
	cvt.u32.u16	%r14806, %rs30;
	mul.lo.s32 	%r14807, %r14805, %r14806;
	ld.u16 	%rs4200, [%SP+42];
	cvt.u32.u16	%r14808, %rs4200;
	mul.lo.s32 	%r14809, %r14808, 28;
	add.s32 	%r14810, %r14807, %r14809;
	cvt.u64.u16	%rd14075, %rs14;
	mov.u64 	%rd14076, cSegToComp;
	cvta.const.u64 	%rd14077, %rd14076;
	shl.b64 	%rd14078, %rd14075, 1;
	add.s64 	%rd14079, %rd14077, %rd14078;
	ld.u16 	%rs4201, [%rd14079];
	cvt.u32.u16	%r14811, %rs4201;
	add.s32 	%r14812, %r14810, %r14811;
	cvt.s64.s32	%rd14080, %r14812;
	shl.b64 	%rd14081, %rd14080, 2;
	add.s64 	%rd14082, %rd13, %rd14081;
	ld.f32 	%f2188, [%rd14082];
	cvt.u32.u16	%r14813, %rs1;
	cvt.u32.u16	%r14814, %rs30;
	mul.lo.s32 	%r14815, %r14813, %r14814;
	ld.u16 	%rs4202, [%SP+42];
	cvt.u32.u16	%r14816, %rs4202;
	mul.lo.s32 	%r14817, %r14816, 29;
	add.s32 	%r14818, %r14815, %r14817;
	cvt.u64.u16	%rd14083, %rs14;
	shl.b64 	%rd14084, %rd14083, 1;
	add.s64 	%rd14085, %rd14077, %rd14084;
	ld.u16 	%rs4203, [%rd14085];
	cvt.u32.u16	%r14819, %rs4203;
	add.s32 	%r14820, %r14818, %r14819;
	cvt.s64.s32	%rd14086, %r14820;
	shl.b64 	%rd14087, %rd14086, 2;
	add.s64 	%rd14088, %rd13, %rd14087;
	ld.f32 	%f2189, [%rd14088];
	// Callseq Start 403
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2218;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2216;
	.param .b32 param2;
	st.param.f32	[param2+0], %f2188;
	.param .b32 param3;
	st.param.f32	[param3+0], %f2189;
	call.uni 
	_Z16CuDerivModel_pasffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 403
tmp1836:

BB46_836:

	.loc	1 369 54
	add.s32 	%r14848, %r14848, 1;
tmp1837:
	bra.uni 	BB46_187;
tmp1838:

BB46_838:
	mov.u32 	%r3691, 0;
	.loc	1 472 1
tmp1839:
	mov.b32 	%r14853, %r3691;
tmp1840:

BB46_839:
	.loc	1 472 1
	ld.u16 	%rs1121, [%SP+284];
	cvt.u32.u16	%r3692, %rs1121;
	setp.lt.s32	%p188, %r14853, %r3692;
	not.pred 	%p189, %p188;
	@%p189 bra 	BB46_842;
	bra.uni 	BB46_840;

BB46_840:
	.loc	1 473 1
tmp1841:
	mul.lo.s32 	%r3693, %r14853, 32;
	cvt.u32.u16	%r3694, %rs2;
	add.s32 	%r3695, %r3693, %r3694;
	cvt.s64.s32	%rd3359, %r3695;
	shl.b64 	%rd3360, %rd3359, 2;
	add.s64 	%rd3361, %rd5, %rd3360;
	ld.f32 	%f613, [%rd3361];
	cvt.u32.u16	%r3696, %rs1;
	ld.u16 	%rs1122, [%SP+284];
	cvt.u32.u16	%r3697, %rs1122;
	mul.lo.s32 	%r3698, %r3697, %r3;
	mov.u32 	%r3699, %ntid.y;
	mul.lo.s32 	%r3700, %r3698, %r3699;
	mul.lo.s32 	%r3701, %r3696, %r3700;
	mov.u32 	%r3702, %tid.y;
	mul.lo.s32 	%r3703, %r3702, %r3;
	ld.u16 	%rs1123, [%SP+284];
	cvt.u32.u16	%r3704, %rs1123;
	mul.lo.s32 	%r3705, %r3703, %r3704;
	add.s32 	%r3706, %r3701, %r3705;
	mul.lo.s32 	%r3707, %r14853, %r3;
	add.s32 	%r3708, %r3706, %r3707;
	add.s32 	%r3709, %r3708, %r3;
	sub.s32 	%r3710, %r3709, 32;
	cvt.u32.u16	%r3711, %rs2;
	add.s32 	%r3712, %r3710, %r3711;
	cvt.u64.u32	%rd3362, %r3712;
	shl.b64 	%rd3363, %rd3362, 2;
	add.s64 	%rd3364, %rd21, %rd3363;
	st.f32 	[%rd3364], %f613;
tmp1842:

	.loc	1 472 43
	add.s32 	%r14853, %r14853, 1;
tmp1843:
	bra.uni 	BB46_839;
tmp1844:

BB46_842:
	.loc	1 476 2
	ret;
tmp1845:
func_end46:
}

	// .globl	_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt
.visible .entry _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt(
	.param .align 8 .b8 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0[56],
	.param .u64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_1,
	.param .align 8 .b8 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2[32],
	.param .align 8 .b8 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_3[208],
	.param .u64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_4,
	.param .u64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_5,
	.param .u16 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_6,
	.param .u16 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_7
)
{
	.local .align 8 .b8 	__local_depot47[600];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .s16 	%rs<40>;
	.reg .f32 	%f<16>;
	.reg .s32 	%r<10>;
	.reg .s64 	%rd<64>;


	.loc 1 477 1
func_begin47:
	.loc	1 0 0

	.loc 1 477 1

	mov.u64 	%rd63, __local_depot47;
	cvta.local.u64 	%SP, %rd63;
	ld.param.u16 	%rs1, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0];
	ld.param.u16 	%rs2, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+2];
	ld.param.u16 	%rs3, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+4];
	ld.param.u16 	%rs4, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+6];
	ld.param.f32 	%f1, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+8];
	ld.param.u64 	%rd5, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+16];
	ld.param.u64 	%rd6, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+24];
	ld.param.u64 	%rd7, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+32];
	ld.param.u64 	%rd8, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+40];
	ld.param.f32 	%f2, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+48];
	ld.param.u64 	%rd9, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_1];
	ld.param.f32 	%f3, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+8];
	ld.param.f32 	%f4, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+12];
	ld.param.f32 	%f5, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+16];
	ld.param.u16 	%rs9, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+20];
	ld.param.u64 	%rd11, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+24];
	ld.param.u64 	%rd12, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_4];
	ld.param.u64 	%rd13, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_5];
	ld.param.u16 	%rs10, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_6];
	ld.param.u16 	%rs11, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_7];
	ld.param.u64 	%rd10, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2];
	ld.param.u8 	%rs8, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+55];
	ld.param.u8 	%rs7, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+54];
	ld.param.u8 	%rs6, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+53];
	ld.param.u8 	%rs5, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+52];
	mov.u64 	%rd1, _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_3;
	st.u8 	[%SP+55], %rs8;
	st.u8 	[%SP+54], %rs7;
	st.u8 	[%SP+53], %rs6;
	st.u8 	[%SP+52], %rs5;
	st.f32 	[%SP+48], %f2;
	st.u64 	[%SP+40], %rd8;
	st.u64 	[%SP+32], %rd7;
	st.u64 	[%SP+24], %rd6;
	st.u64 	[%SP+16], %rd5;
	st.f32 	[%SP+8], %f1;
	st.u16 	[%SP+6], %rs4;
	st.u16 	[%SP+4], %rs3;
	st.u16 	[%SP+2], %rs2;
	st.u16 	[%SP+0], %rs1;
	st.u64 	[%SP+80], %rd11;
	st.u16 	[%SP+76], %rs9;
	st.f32 	[%SP+72], %f5;
	st.f32 	[%SP+68], %f4;
	st.f32 	[%SP+64], %f3;
	st.u64 	[%SP+56], %rd10;
	mov.u32 	%r8, 0;
	add.u64 	%rd2, %SP, 88;

BB47_1:
	cvt.s64.s32	%rd14, %r8;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd16, %rd1, %rd15;
	ld.param.u64 	%rd17, [%rd16];
	cvt.s64.s32	%rd18, %r8;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd2, %rd19;
	st.u64 	[%rd20], %rd17;
	add.s32 	%r8, %r8, 1;
	setp.lt.u32	%p1, %r8, 26;
	@%p1 bra 	BB47_1;
	bra.uni 	BB47_2;

BB47_2:
	st.u16 	[%SP+296], %rs10;
	st.u16 	[%SP+298], %rs11;
	add.u64 	%rd3, %SP, 88;
	mov.u32 	%r9, 0;
	add.u64 	%rd4, %SP, 304;

BB47_3:
	cvt.s64.s32	%rd21, %r9;
	shl.b64 	%rd22, %rd21, 3;
	add.s64 	%rd23, %rd3, %rd22;
	ld.u64 	%rd24, [%rd23];
	cvt.s64.s32	%rd25, %r9;
	shl.b64 	%rd26, %rd25, 3;
	add.s64 	%rd27, %rd4, %rd26;
	st.u64 	[%rd27], %rd24;
	add.s32 	%r9, %r9, 1;
	setp.lt.u32	%p2, %r9, 26;
	@%p2 bra 	BB47_3;
	bra.uni 	BB47_4;

BB47_4:
func_exec_begin47:
	.loc	1 485 1
tmp1846:
	ld.u16 	%rs12, [%SP+0];
	ld.u16 	%rs13, [%SP+2];
	ld.u16 	%rs14, [%SP+4];
	ld.u16 	%rs15, [%SP+6];
	ld.f32 	%f6, [%SP+8];
	ld.u64 	%rd28, [%SP+16];
	ld.u64 	%rd29, [%SP+24];
	ld.u64 	%rd30, [%SP+32];
	ld.u64 	%rd31, [%SP+40];
	ld.f32 	%f7, [%SP+48];
	ld.u8 	%rs16, [%SP+52];
	ld.u8 	%rs17, [%SP+53];
	ld.u8 	%rs18, [%SP+54];
	ld.u8 	%rs19, [%SP+55];
	st.u8 	[%SP+567], %rs19;
	st.u8 	[%SP+566], %rs18;
	st.u8 	[%SP+565], %rs17;
	st.u8 	[%SP+564], %rs16;
	st.f32 	[%SP+560], %f7;
	st.u64 	[%SP+552], %rd31;
	st.u64 	[%SP+544], %rd30;
	st.u64 	[%SP+536], %rd29;
	st.u64 	[%SP+528], %rd28;
	st.f32 	[%SP+520], %f6;
	st.u16 	[%SP+518], %rs15;
	st.u16 	[%SP+516], %rs14;
	st.u16 	[%SP+514], %rs13;
	st.u16 	[%SP+512], %rs12;
	ld.u64 	%rd32, [%SP+56];
	ld.f32 	%f8, [%SP+64];
	ld.f32 	%f9, [%SP+68];
	ld.f32 	%f10, [%SP+72];
	ld.u16 	%rs20, [%SP+76];
	ld.u64 	%rd33, [%SP+80];
	st.u64 	[%SP+592], %rd33;
	st.u16 	[%SP+588], %rs20;
	st.f32 	[%SP+584], %f10;
	st.f32 	[%SP+580], %f9;
	st.f32 	[%SP+576], %f8;
	st.u64 	[%SP+568], %rd32;
	ld.u64 	%rd34, [%SP+504];
	ld.u64 	%rd35, [%SP+496];
	ld.u16 	%rs21, [%SP+488];
	ld.u64 	%rd36, [%SP+480];
	ld.u64 	%rd37, [%SP+472];
	ld.u16 	%rs22, [%SP+464];
	ld.u64 	%rd38, [%SP+456];
	ld.u64 	%rd39, [%SP+448];
	ld.u64 	%rd40, [%SP+440];
	ld.u64 	%rd41, [%SP+432];
	ld.u64 	%rd42, [%SP+424];
	ld.u64 	%rd43, [%SP+416];
	ld.u64 	%rd44, [%SP+408];
	ld.u64 	%rd45, [%SP+400];
	ld.u64 	%rd46, [%SP+392];
	ld.u64 	%rd47, [%SP+384];
	ld.u64 	%rd48, [%SP+376];
	ld.u64 	%rd49, [%SP+368];
	ld.u16 	%rs23, [%SP+366];
	ld.u16 	%rs24, [%SP+364];
	ld.u16 	%rs25, [%SP+362];
	ld.u16 	%rs26, [%SP+360];
	ld.u64 	%rd50, [%SP+352];
	ld.u16 	%rs27, [%SP+346];
	ld.u16 	%rs28, [%SP+344];
	ld.u64 	%rd51, [%SP+336];
	ld.u64 	%rd52, [%SP+328];
	ld.u16 	%rs29, [%SP+320];
	ld.u64 	%rd53, [%SP+312];
	ld.u64 	%rd54, [%SP+304];
	ld.f32 	%f11, [%SP+560];
	ld.u64 	%rd55, [%SP+552];
	ld.u64 	%rd56, [%SP+544];
	ld.u64 	%rd57, [%SP+536];
	ld.u64 	%rd58, [%SP+528];
	ld.f32 	%f12, [%SP+520];
	ld.u16 	%rs30, [%SP+518];
	ld.u16 	%rs31, [%SP+516];
	ld.u16 	%rs32, [%SP+514];
	ld.u16 	%rs33, [%SP+512];
	ld.u64 	%rd59, [%SP+592];
	ld.u16 	%rs34, [%SP+588];
	ld.f32 	%f13, [%SP+584];
	ld.f32 	%f14, [%SP+580];
	ld.f32 	%f15, [%SP+576];
	ld.u64 	%rd60, [%SP+568];
	cvt.u32.u16	%r7, %rs35;
	ld.u8 	%rs36, [%SP+567];
	ld.u8 	%rs37, [%SP+566];
	ld.u8 	%rs38, [%SP+565];
	ld.u8 	%rs39, [%SP+564];
	// Callseq Start 404
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 8 .b8 param0[208];
	st.param.b64	[param0+0], %rd54;
	st.param.b64	[param0+8], %rd53;
	st.param.b16	[param0+16], %rs29;
	st.param.b64	[param0+24], %rd52;
	st.param.b64	[param0+32], %rd51;
	st.param.b16	[param0+40], %rs28;
	st.param.b16	[param0+42], %rs27;
	st.param.b64	[param0+48], %rd50;
	st.param.b16	[param0+56], %rs26;
	st.param.b16	[param0+58], %rs25;
	st.param.b16	[param0+60], %rs24;
	st.param.b16	[param0+62], %rs23;
	st.param.b64	[param0+64], %rd49;
	st.param.b64	[param0+72], %rd48;
	st.param.b64	[param0+80], %rd47;
	st.param.b64	[param0+88], %rd46;
	st.param.b64	[param0+96], %rd45;
	st.param.b64	[param0+104], %rd44;
	st.param.b64	[param0+112], %rd43;
	st.param.b64	[param0+120], %rd42;
	st.param.b64	[param0+128], %rd41;
	st.param.b64	[param0+136], %rd40;
	st.param.b64	[param0+144], %rd39;
	st.param.b64	[param0+152], %rd38;
	st.param.b16	[param0+160], %rs22;
	st.param.b64	[param0+168], %rd37;
	st.param.b64	[param0+176], %rd36;
	st.param.b16	[param0+184], %rs21;
	st.param.b64	[param0+192], %rd35;
	st.param.b64	[param0+200], %rd34;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd9;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd12;
	.param .align 8 .b8 param3[56];
	st.param.b16	[param3+0], %rs33;
	st.param.b16	[param3+2], %rs32;
	st.param.b16	[param3+4], %rs31;
	st.param.b16	[param3+6], %rs30;
	st.param.f32	[param3+8], %f12;
	st.param.b64	[param3+16], %rd58;
	st.param.b64	[param3+24], %rd57;
	st.param.b64	[param3+32], %rd56;
	st.param.b64	[param3+40], %rd55;
	st.param.f32	[param3+48], %f11;
	st.param.b8	[param3+52], %rs39;
	st.param.b8	[param3+53], %rs38;
	st.param.b8	[param3+54], %rs37;
	st.param.b8	[param3+55], %rs36;
	.param .align 8 .b8 param4[32];
	st.param.b64	[param4+0], %rd60;
	st.param.f32	[param4+8], %f15;
	st.param.f32	[param4+12], %f14;
	st.param.f32	[param4+16], %f13;
	st.param.b16	[param4+20], %rs34;
	st.param.b64	[param4+24], %rd59;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd13;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd61;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd62;
	.param .b32 param8;
	st.param.b32	[param8+0], %r7;
	call.uni 
	_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 404
tmp1847:
	.loc	1 487 2
	ret;
tmp1848:
func_end47:
}

	.file	1 "C:/Users/rben.KECK-CENTER/Documents/neurogpu2/VS/NeuroGPULast/NeuroGPU6/CudaStuff.cu", 1442862175, 160254
	.file	2 "c:\\users\\rben.keck-center\\documents\\neurogpu2\\vs\\neurogpulast\\neurogpu6\\CudaStuff.cuh", 1430001321, 784
	.file	3 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v7.0\\include\\cuda_device_runtime_api.h", 1424261304, 14086
	.file	4 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v7.0\\include\\device_functions.hpp", 1424261298, 140584
	.file	5 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v7.0\\include\\math_functions.hpp", 1424261299, 98411
	.file	6 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v7.0\\include\\math_functions_dbl_ptx3.hpp", 1424261300, 13323
	.file	7 "C:\\Program Files (x86)\\Microsoft Visual Studio 11.0\\VC\\include\\math.h", 1323725692, 23918
	.file	8 "c:\\users\\rben.keck-center\\documents\\neurogpu2\\vs\\neurogpulast\\neurogpu6\\AllModels.cu", 1441044048, 12896
	.file	9 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v7.0\\include\\driver_types.h", 1424261299, 67833
	.file	10 "c:\\users\\rben.keck-center\\documents\\neurogpu2\\vs\\neurogpulast\\neurogpu6\\Util.h", 1441820349, 5102

.section .debug_info {
 .b32 38549
 .b8 2
 .b8 0
 .b32 .debug_abbrev
 .b8 8
 .b8 1

 .b8 108
 .b8 103
 .b8 101
 .b8 110
 .b8 102
 .b8 101
 .b8 58
 .b8 32
 .b8 69
 .b8 68
 .b8 71
 .b8 32
 .b8 52
 .b8 46
 .b8 57

 .b8 0
 .b8 4
 .b8 67
 .b8 58
 .b8 47
 .b8 85
 .b8 115
 .b8 101
 .b8 114
 .b8 115
 .b8 47
 .b8 114
 .b8 98
 .b8 101
 .b8 110
 .b8 46
 .b8 75
 .b8 69
 .b8 67
 .b8 75
 .b8 45
 .b8 67
 .b8 69
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 47
 .b8 68
 .b8 111
 .b8 99
 .b8 117
 .b8 109
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 47
 .b8 110
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 103
 .b8 112
 .b8 117
 .b8 50
 .b8 47
 .b8 86
 .b8 83
 .b8 47
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 76
 .b8 97
 .b8 115
 .b8 116
 .b8 47
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 54
 .b8 47
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 46
 .b8 99
 .b8 117

 .b8 0
 .b64 0
 .b32 .debug_line
 .b8 67
 .b8 58
 .b8 92
 .b8 85
 .b8 115
 .b8 101
 .b8 114
 .b8 115
 .b8 92
 .b8 114
 .b8 98
 .b8 101
 .b8 110
 .b8 46
 .b8 75
 .b8 69
 .b8 67
 .b8 75
 .b8 45
 .b8 67
 .b8 69
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 92
 .b8 68
 .b8 111
 .b8 99
 .b8 117
 .b8 109
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 92
 .b8 110
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 103
 .b8 112
 .b8 117
 .b8 50
 .b8 92
 .b8 86
 .b8 83
 .b8 92
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 76
 .b8 97
 .b8 115
 .b8 116
 .b8 92
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 54

 .b8 0
 .b8 2

 .b8 99
 .b8 67
 .b8 109

 .b8 0
 .b32 231
 .b8 1
 .b32 1
 .b32 5
 .b8 9
 .b8 3
 .b64 cCm
 .b8 99
 .b8 67
 .b8 109

 .b8 0
 .b8 4
 .b8 3

 .b32 246
 .b8 4

 .b32 258
 .b32 415
 .b8 0
 .b8 5

 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116

 .b8 0
 .b8 4
 .b32 4
 .b8 6

 .b8 105
 .b8 110
 .b8 116

 .b8 0
 .b32 4
 .b8 5
 .b8 2

 .b8 99
 .b8 69

 .b8 0
 .b32 299
 .b8 1
 .b32 1
 .b32 6
 .b8 9
 .b8 3
 .b64 cE
 .b8 99
 .b8 69

 .b8 0
 .b8 4
 .b8 3

 .b32 314
 .b8 4

 .b32 258
 .b32 415
 .b8 0
 .b8 5

 .b8 100
 .b8 111
 .b8 117
 .b8 98
 .b8 108
 .b8 101

 .b8 0
 .b8 4
 .b32 8
 .b8 2

 .b8 99
 .b8 70

 .b8 0
 .b32 299
 .b8 1
 .b32 1
 .b32 7
 .b8 9
 .b8 3
 .b64 cF
 .b8 99
 .b8 70

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115

 .b8 0
 .b32 397
 .b8 1
 .b32 1
 .b32 8
 .b8 9
 .b8 3
 .b64 cFIdxs
 .b8 99
 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 2911
 .b8 0
 .b8 5

 .b8 117
 .b8 110
 .b8 115
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 32
 .b8 115
 .b8 104
 .b8 111
 .b8 114
 .b8 116

 .b8 0
 .b8 7
 .b32 2
 .b8 2

 .b8 99
 .b8 75
 .b8 115

 .b8 0
 .b32 466
 .b8 1
 .b32 1
 .b32 9
 .b8 9
 .b8 3
 .b64 cKs
 .b8 99
 .b8 75
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 415
 .b8 0
 .b8 2

 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b32 466
 .b8 1
 .b32 1
 .b32 10
 .b8 9
 .b8 3
 .b64 cSegToComp
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 66
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108

 .b8 0
 .b32 397
 .b8 1
 .b32 1
 .b32 11
 .b8 9
 .b8 3
 .b64 cBoolModel
 .b8 99
 .b8 66
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 622
 .b8 1
 .b32 1
 .b32 12
 .b8 9
 .b8 3
 .b64 cRelStarts
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 98
 .b8 0
 .b8 2

 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 622
 .b8 1
 .b32 1
 .b32 13
 .b8 9
 .b8 3
 .b64 cRelEnds
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b32 622
 .b8 1
 .b32 1
 .b32 14
 .b8 9
 .b8 3
 .b64 cFathers
 .b8 99
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 764
 .b8 1
 .b32 1
 .b32 15
 .b8 9
 .b8 3
 .b64 cRelVec
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 185
 .b8 0
 .b8 2

 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73

 .b8 0
 .b32 826
 .b8 1
 .b32 1
 .b32 16
 .b8 9
 .b8 3
 .b64 cSegStartI
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 186
 .b8 0
 .b8 2

 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73

 .b8 0
 .b32 826
 .b8 1
 .b32 1
 .b32 17
 .b8 9
 .b8 3
 .b64 cSegEndI
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 939
 .b8 1
 .b32 1
 .b32 19
 .b8 9
 .b8 3
 .b64 cCompByLevel32
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 959
 .b8 0
 .b8 2

 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 939
 .b8 1
 .b32 1
 .b32 20
 .b8 9
 .b8 3
 .b64 cCompByFLevel32
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 1060
 .b8 1
 .b32 1
 .b32 21
 .b8 9
 .b8 3
 .b64 cLRelStarts
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 23
 .b8 0
 .b8 2

 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 1060
 .b8 1
 .b32 1
 .b32 22
 .b8 9
 .b8 3
 .b64 cLRelEnds
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 1171
 .b8 1
 .b32 1
 .b32 23
 .b8 9
 .b8 3
 .b64 cFLRelStarts
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 412
 .b8 4

 .b32 258
 .b32 22
 .b8 0
 .b8 2

 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 1171
 .b8 1
 .b32 1
 .b32 24
 .b8 9
 .b8 3
 .b64 cFLRelEnds
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 466
 .b8 1
 .b32 1
 .b32 25
 .b8 9
 .b8 3
 .b64 cSonNoVec
 .b8 99
 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b8 4
 .b8 2

 .b8 115
 .b8 109
 .b8 101
 .b8 109

 .b8 0
 .b32 1313
 .b8 1
 .b32 2
 .b32 9
 .b8 9
 .b8 3
 .b64 smem
 .b8 115
 .b8 109
 .b8 101
 .b8 109

 .b8 0
 .b8 8
 .b8 3

 .b32 1324
 .b8 7

 .b32 258
 .b8 0
 .b8 5

 .b8 99
 .b8 104
 .b8 97
 .b8 114

 .b8 0
 .b8 6
 .b32 1
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 77
 .b8 97
 .b8 108
 .b8 108
 .b8 111
 .b8 99

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 77
 .b8 97
 .b8 108
 .b8 108
 .b8 111
 .b8 99

 .b8 0
 .b32 3
 .b32 64
 .b32 1446
 .b8 1
 .b64 func_begin0
 .b64 func_end0
 .b8 1
 .b8 156
 .b8 9

 .b8 112

 .b8 0
 .b32 3
 .b32 64
 .b32 38502
 .b8 11
 .b8 3
 .b64 __local_depot0
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 115

 .b8 0
 .b32 3
 .b32 64
 .b32 37286
 .b8 11
 .b8 3
 .b64 __local_depot0
 .b8 35
 .b8 8

 .b8 6
 .b8 0
 .b8 10

 .b32 1463
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 95
 .b8 116

 .b8 0
 .b8 5

 .b8 117
 .b8 110
 .b8 115
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 32
 .b8 105
 .b8 110
 .b8 116

 .b8 0
 .b8 7
 .b32 4
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 3
 .b32 69
 .b32 1446
 .b8 1
 .b64 func_begin1
 .b64 func_end1
 .b8 1
 .b8 156
 .b8 9

 .b8 112

 .b8 0
 .b32 3
 .b32 69
 .b32 38514
 .b8 11
 .b8 3
 .b64 __local_depot1
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99

 .b8 0
 .b32 3
 .b32 69
 .b32 38520
 .b8 11
 .b8 3
 .b64 __local_depot1
 .b8 35
 .b8 8

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101

 .b8 0
 .b32 3
 .b32 74
 .b32 1446
 .b8 1
 .b64 func_begin2
 .b64 func_end2
 .b8 1
 .b8 156
 .b8 9

 .b8 118
 .b8 97
 .b8 108
 .b8 117
 .b8 101

 .b8 0
 .b32 3
 .b32 74
 .b32 38531
 .b8 11
 .b8 3
 .b64 __local_depot2
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 97
 .b8 116
 .b8 116
 .b8 114

 .b8 0
 .b32 3
 .b32 74
 .b32 1463
 .b8 11
 .b8 3
 .b64 __local_depot2
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 100
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b32 3
 .b32 74
 .b32 2619
 .b8 11
 .b8 3
 .b64 __local_depot2
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 71
 .b8 101
 .b8 116
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 71
 .b8 101
 .b8 116
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b32 3
 .b32 79
 .b32 1446
 .b8 1
 .b64 func_begin3
 .b64 func_end3
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b32 3
 .b32 79
 .b32 38531
 .b8 11
 .b8 3
 .b64 __local_depot3
 .b8 35
 .b8 0

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b32 3
 .b32 84
 .b32 1446
 .b8 1
 .b64 func_begin4
 .b64 func_end4
 .b8 1
 .b8 156
 .b8 9

 .b8 110
 .b8 117
 .b8 109
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115

 .b8 0
 .b32 3
 .b32 84
 .b32 38531
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 102
 .b8 117
 .b8 110
 .b8 99

 .b8 0
 .b32 3
 .b32 84
 .b32 38520
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 98
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 84
 .b32 2619
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 100
 .b8 121
 .b8 110
 .b8 97
 .b8 109
 .b8 105
 .b8 99
 .b8 83
 .b8 109
 .b8 101
 .b8 109
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 84
 .b32 37286
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 24

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 87
 .b8 105
 .b8 116
 .b8 104
 .b8 70
 .b8 108
 .b8 97
 .b8 103
 .b8 115

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 87
 .b8 105
 .b8 116
 .b8 104
 .b8 70
 .b8 108
 .b8 97
 .b8 103
 .b8 115

 .b8 0
 .b32 3
 .b32 89
 .b32 1446
 .b8 1
 .b64 func_begin5
 .b64 func_end5
 .b8 1
 .b8 156
 .b8 9

 .b8 110
 .b8 117
 .b8 109
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115

 .b8 0
 .b32 3
 .b32 89
 .b32 38531
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 102
 .b8 117
 .b8 110
 .b8 99

 .b8 0
 .b32 3
 .b32 89
 .b32 38520
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 98
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 89
 .b32 2619
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 100
 .b8 121
 .b8 110
 .b8 97
 .b8 109
 .b8 105
 .b8 99
 .b8 83
 .b8 109
 .b8 101
 .b8 109
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 89
 .b32 37286
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 24

 .b8 6
 .b8 9

 .b8 102
 .b8 108
 .b8 97
 .b8 103
 .b8 115

 .b8 0
 .b32 3
 .b32 89
 .b32 1463
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 32

 .b8 6
 .b8 0
 .b8 11

 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b32 4
 .b32 582
 .b32 246
 .b8 1
 .b8 12

 .b8 102

 .b8 0
 .b32 4
 .b32 582
 .b32 246
 .b8 0
 .b8 11

 .b8 99
 .b8 101
 .b8 105
 .b8 108
 .b8 102

 .b8 0
 .b8 99
 .b8 101
 .b8 105
 .b8 108
 .b8 102

 .b8 0
 .b32 4
 .b32 647
 .b32 246
 .b8 1
 .b8 12

 .b8 120

 .b8 0
 .b32 4
 .b32 647
 .b32 246
 .b8 0
 .b8 11

 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b32 4
 .b32 1083
 .b32 2619
 .b8 1
 .b8 12

 .b8 105
 .b8 110

 .b8 0
 .b32 4
 .b32 1083
 .b32 246
 .b8 0
 .b8 5

 .b8 105
 .b8 110
 .b8 116

 .b8 0
 .b8 5
 .b32 4
 .b8 11

 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 117
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 117
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b32 4
 .b32 1104
 .b32 1463
 .b8 1
 .b8 12

 .b8 105
 .b8 110

 .b8 0
 .b32 4
 .b32 1104
 .b32 246
 .b8 0
 .b8 11

 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 102

 .b8 0
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 102

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 1
 .b8 12

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 12

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 0
 .b8 11

 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101

 .b8 0
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 1
 .b8 12

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 12

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 0
 .b8 11

 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b32 5
 .b32 1078
 .b32 246
 .b8 1
 .b8 12

 .b8 97

 .b8 0
 .b32 5
 .b32 1078
 .b32 246
 .b8 0
 .b8 11

 .b8 112
 .b8 111
 .b8 119
 .b8 102

 .b8 0
 .b8 112
 .b8 111
 .b8 119
 .b8 102

 .b8 0
 .b32 5
 .b32 1352
 .b32 246
 .b8 1
 .b8 12

 .b8 97

 .b8 0
 .b32 5
 .b32 1352
 .b32 246
 .b8 12

 .b8 98

 .b8 0
 .b32 5
 .b32 1352
 .b32 246
 .b8 0
 .b8 11

 .b8 101
 .b8 120
 .b8 112

 .b8 0
 .b8 101
 .b8 120
 .b8 112

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 1
 .b8 12

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 51
 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 51
 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b32 7
 .b32 514
 .b32 246
 .b8 1
 .b64 func_begin6
 .b64 func_end6
 .b8 1
 .b8 156
 .b8 9

 .b8 95
 .b8 88

 .b8 0
 .b32 7
 .b32 514
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp13
 .b64 tmp15
 .b8 13

 .b64 tmp13
 .b64 tmp15
 .b8 13

 .b64 tmp13
 .b64 tmp15
 .b8 14

 .b32 2816
 .b64 tmp13
 .b64 tmp14
 .b32 7
 .b32 515
 .b8 15

 .b32 2840
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 52
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 52
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b32 7
 .b32 516
 .b32 246
 .b8 1
 .b64 func_begin7
 .b64 func_end7
 .b8 1
 .b8 156
 .b8 9

 .b8 95
 .b8 88

 .b8 0
 .b32 7
 .b32 516
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp17
 .b64 tmp19
 .b8 13

 .b64 tmp17
 .b64 tmp19
 .b8 13

 .b64 tmp17
 .b64 tmp19
 .b8 14

 .b32 2474
 .b64 tmp17
 .b64 tmp18
 .b32 7
 .b32 517
 .b8 15

 .b32 2500
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 51
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 51
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 102

 .b8 0
 .b32 7
 .b32 532
 .b32 246
 .b8 1
 .b64 func_begin8
 .b64 func_end8
 .b8 1
 .b8 156
 .b8 9

 .b8 95
 .b8 88

 .b8 0
 .b32 7
 .b32 532
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 95
 .b8 89

 .b8 0
 .b32 7
 .b32 532
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp22
 .b64 tmp24
 .b8 13

 .b64 tmp22
 .b64 tmp24
 .b8 13

 .b64 tmp22
 .b64 tmp24
 .b8 14

 .b32 2856
 .b64 tmp22
 .b64 tmp23
 .b32 7
 .b32 533
 .b8 15

 .b32 2880
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b32 2895
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 16

 .b8 95
 .b8 90
 .b8 78
 .b8 51
 .b8 57
 .b8 95
 .b8 73
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 78
 .b8 65
 .b8 76
 .b8 95
 .b8 49
 .b8 55
 .b8 95
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 95
 .b8 99
 .b8 112
 .b8 112
 .b8 49
 .b8 95
 .b8 105
 .b8 105
 .b8 95
 .b8 49
 .b8 97
 .b8 98
 .b8 101
 .b8 54
 .b8 102
 .b8 102
 .b8 56
 .b8 49
 .b8 49
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 116
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 69
 .b8 118

 .b8 0
 .b8 95
 .b8 90
 .b8 78
 .b8 51
 .b8 57
 .b8 95
 .b8 73
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 78
 .b8 65
 .b8 76
 .b8 95
 .b8 49
 .b8 55
 .b8 95
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 95
 .b8 99
 .b8 112
 .b8 112
 .b8 49
 .b8 95
 .b8 105
 .b8 105
 .b8 95
 .b8 49
 .b8 97
 .b8 98
 .b8 101
 .b8 54
 .b8 102
 .b8 102
 .b8 56
 .b8 49
 .b8 49
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 116
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 69
 .b8 118

 .b8 0
 .b32 4
 .b32 155
 .b32 3643
 .b64 func_begin9
 .b64 func_end9
 .b8 1
 .b8 156
 .b8 17

 .b8 118
 .b8 111
 .b8 105
 .b8 100

 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 99
 .b8 97
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 99
 .b8 97
 .b8 102

 .b8 0
 .b32 8
 .b32 82
 .b32 246
 .b8 1
 .b64 func_begin10
 .b64 func_end10
 .b8 1
 .b8 156
 .b8 9

 .b8 122

 .b8 0
 .b32 8
 .b32 82
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp27
 .b64 tmp38
 .b8 13

 .b64 tmp27
 .b64 tmp38
 .b8 13

 .b64 tmp27
 .b64 tmp38
 .b8 13

 .b64 tmp27
 .b64 tmp37
 .b8 13

 .b64 tmp28
 .b64 tmp33
 .b8 14

 .b32 2692
 .b64 tmp31
 .b64 tmp32
 .b32 8
 .b32 84
 .b8 15

 .b32 2724
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b32 2739
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp33
 .b64 tmp37
 .b8 14

 .b32 2692
 .b64 tmp35
 .b64 tmp36
 .b32 8
 .b32 86
 .b8 15

 .b32 2724
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b32 2739
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 109
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 109
 .b8 102

 .b8 0
 .b32 8
 .b32 89
 .b32 246
 .b8 1
 .b64 func_begin11
 .b64 func_end11
 .b8 1
 .b8 156
 .b8 9

 .b8 122

 .b8 0
 .b32 8
 .b32 89
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp39
 .b64 tmp50
 .b8 13

 .b64 tmp39
 .b64 tmp50
 .b8 13

 .b64 tmp39
 .b64 tmp50
 .b8 13

 .b64 tmp39
 .b64 tmp49
 .b8 13

 .b64 tmp40
 .b64 tmp45
 .b8 14

 .b32 2692
 .b64 tmp43
 .b64 tmp44
 .b32 8
 .b32 91
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp45
 .b64 tmp49
 .b8 14

 .b32 2692
 .b64 tmp47
 .b64 tmp48
 .b32 8
 .b32 93
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 118
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 118
 .b8 102

 .b8 0
 .b32 8
 .b32 96
 .b32 246
 .b8 1
 .b64 func_begin12
 .b64 func_end12
 .b8 1
 .b8 156
 .b8 9

 .b8 122

 .b8 0
 .b32 8
 .b32 96
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp51
 .b64 tmp62
 .b8 13

 .b64 tmp51
 .b64 tmp62
 .b8 13

 .b64 tmp51
 .b64 tmp62
 .b8 13

 .b64 tmp51
 .b64 tmp61
 .b8 13

 .b64 tmp52
 .b64 tmp57
 .b8 14

 .b32 2692
 .b64 tmp55
 .b64 tmp56
 .b32 8
 .b32 98
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp57
 .b64 tmp61
 .b8 14

 .b32 2692
 .b64 tmp59
 .b64 tmp60
 .b32 8
 .b32 100
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 112
 .b8 48
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 112
 .b8 48
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 103
 .b32 246
 .b8 1
 .b64 func_begin13
 .b64 func_end13
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 103
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104

 .b8 0
 .b32 8
 .b32 103
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 103
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113

 .b8 0
 .b32 8
 .b32 103
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp63
 .b64 tmp76
 .b8 13

 .b64 tmp63
 .b64 tmp76
 .b8 13

 .b64 tmp63
 .b64 tmp76
 .b8 13

 .b64 tmp63
 .b64 tmp75
 .b8 14

 .b32 2692
 .b64 tmp65
 .b64 tmp66
 .b32 8
 .b32 104
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 13

 .b64 tmp67
 .b64 tmp74
 .b8 14

 .b32 2692
 .b64 tmp69
 .b64 tmp70
 .b32 8
 .b32 105
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 185
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp72
 .b64 tmp73
 .b32 8
 .b32 105
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 112
 .b32 3643
 .b8 1
 .b64 func_begin14
 .b64 func_end14
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 112
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 112
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 112
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 112
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 112
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 112
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 112
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 115
 .b32 3643
 .b8 1
 .b64 func_begin15
 .b64 func_end15
 .b8 1
 .b8 156
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 115
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot15
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 115
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot15
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 118
 .b8 109

 .b8 0
 .b32 8
 .b32 115
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 115
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 115
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 115
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 115
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp80
 .b64 tmp117
 .b8 13

 .b64 tmp80
 .b64 tmp116
 .b8 13

 .b64 tmp80
 .b64 tmp116
 .b8 18

 .b8 97

 .b8 0
 .b32 8
 .b32 116
 .b32 246
 .b32 .debug_loc
 .b8 18

 .b8 98

 .b8 0
 .b32 8
 .b32 116
 .b32 246
 .b32 .debug_loc+63
 .b8 14

 .b32 2755
 .b64 tmp83
 .b64 tmp84
 .b32 8
 .b32 118
 .b8 15

 .b32 2785
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b32 2800
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp88
 .b64 tmp89
 .b32 8
 .b32 119
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp92
 .b64 tmp93
 .b32 8
 .b32 121
 .b8 15

 .b32 2785
 .b8 7
 .b8 144
 .b8 178
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 15

 .b32 2800
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp95
 .b64 tmp96
 .b32 8
 .b32 122
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 185
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp99
 .b64 tmp100
 .b32 8
 .b32 124
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp104
 .b64 tmp105
 .b32 8
 .b32 125
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp107
 .b64 tmp108
 .b32 8
 .b32 125
 .b8 15

 .b32 2785
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 15

 .b32 2800
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp111
 .b64 tmp112
 .b32 8
 .b32 126
 .b8 15

 .b32 2785
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 15

 .b32 2800
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp114
 .b64 tmp115
 .b32 8
 .b32 127
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 129
 .b32 3643
 .b8 1
 .b64 func_begin16
 .b64 func_end16
 .b8 1
 .b8 156
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 129
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot16
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 129
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 129
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 129
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 129
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 129
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 129
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 129
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 129
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp118
 .b64 tmp126
 .b8 13

 .b64 tmp118
 .b64 tmp125
 .b8 13

 .b64 tmp118
 .b64 tmp125
 .b8 14

 .b32 2755
 .b64 tmp120
 .b64 tmp121
 .b32 8
 .b32 134
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp123
 .b64 tmp124
 .b32 8
 .b32 135
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 138
 .b32 3643
 .b8 1
 .b64 func_begin17
 .b64 func_end17
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 138
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 138
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 138
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 138
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 138
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 138
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 138
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 138
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 138
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 138
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 142
 .b32 3643
 .b8 1
 .b64 func_begin18
 .b64 func_end18
 .b8 1
 .b8 156
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 142
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot18
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 142
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 142
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 142
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 142
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 142
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 142
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 142
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 142
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 142
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp130
 .b64 tmp144
 .b8 13

 .b64 tmp130
 .b64 tmp143
 .b8 13

 .b64 tmp130
 .b64 tmp143
 .b8 14

 .b32 2692
 .b64 tmp132
 .b64 tmp133
 .b32 8
 .b32 145
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp135
 .b64 tmp136
 .b32 8
 .b32 147
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp138
 .b64 tmp139
 .b32 8
 .b32 149
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp141
 .b64 tmp142
 .b32 8
 .b32 150
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 152
 .b32 3643
 .b8 1
 .b64 func_begin19
 .b64 func_end19
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 152
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 152
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 152
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 152
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 152
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 152
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 152
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 152
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 152
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 152
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 156
 .b32 3643
 .b8 1
 .b64 func_begin20
 .b64 func_end20
 .b8 1
 .b8 156
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot20
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 156
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 156
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 156
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 156
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp148
 .b64 tmp162
 .b8 13

 .b64 tmp148
 .b64 tmp161
 .b8 13

 .b64 tmp148
 .b64 tmp161
 .b8 14

 .b32 2692
 .b64 tmp150
 .b64 tmp151
 .b32 8
 .b32 159
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp153
 .b64 tmp154
 .b32 8
 .b32 161
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp156
 .b64 tmp157
 .b32 8
 .b32 163
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp159
 .b64 tmp160
 .b32 8
 .b32 164
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 166
 .b32 3643
 .b8 1
 .b64 func_begin21
 .b64 func_end21
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 166
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 166
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 166
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 166
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 166
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 172
 .b32 3643
 .b8 1
 .b64 func_begin22
 .b64 func_end22
 .b8 1
 .b8 156
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot22
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 118
 .b8 109

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 172
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 172
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 172
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 172
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp166
 .b64 tmp184
 .b8 13

 .b64 tmp166
 .b64 tmp183
 .b8 13

 .b64 tmp166
 .b64 tmp183
 .b8 18

 .b8 97

 .b8 0
 .b32 8
 .b32 173
 .b32 246
 .b32 .debug_loc+127
 .b8 18

 .b8 98

 .b8 0
 .b32 8
 .b32 173
 .b32 246
 .b32 .debug_loc+191
 .b8 14

 .b32 2755
 .b64 tmp170
 .b64 tmp171
 .b32 8
 .b32 177
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp173
 .b64 tmp174
 .b32 8
 .b32 178
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp178
 .b64 tmp179
 .b32 8
 .b32 182
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 184
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp181
 .b64 tmp182
 .b32 8
 .b32 183
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 187
 .b32 3643
 .b8 1
 .b64 func_begin23
 .b64 func_end23
 .b8 1
 .b8 156
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 187
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 187
 .b32 38093
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 187
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 187
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 187
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 187
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 187
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp185
 .b64 tmp187
 .b8 13

 .b64 tmp185
 .b64 tmp186
 .b8 13

 .b64 tmp185
 .b64 tmp186
 .b8 19

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 188
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 16

 .b8 6
 .b8 19

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 188
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 20

 .b8 6
 .b8 19

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 188
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 24

 .b8 6
 .b8 19

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 188
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 28

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 194
 .b32 3643
 .b8 1
 .b64 func_begin24
 .b64 func_end24
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 194
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot24
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 194
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot24
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 194
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 194
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 198
 .b32 3643
 .b8 1
 .b64 func_begin25
 .b64 func_end25
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 198
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 198
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 198
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 198
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 198
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 198
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 198
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp191
 .b64 tmp193
 .b8 13

 .b64 tmp191
 .b64 tmp192
 .b8 13

 .b64 tmp191
 .b64 tmp192
 .b8 19

 .b8 97

 .b8 0
 .b32 8
 .b32 199
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 98

 .b8 0
 .b32 8
 .b32 199
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 199
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 12

 .b8 6
 .b8 19

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 199
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 16

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 203
 .b32 3643
 .b8 1
 .b64 func_begin26
 .b64 func_end26
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 203
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 203
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 203
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 203
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 203
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 203
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 203
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp194
 .b64 tmp196
 .b8 13

 .b64 tmp194
 .b64 tmp195
 .b8 13

 .b64 tmp194
 .b64 tmp195
 .b8 19

 .b8 97

 .b8 0
 .b32 8
 .b32 204
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 0

 .b8 6
 .b8 19

 .b8 98

 .b8 0
 .b32 8
 .b32 204
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 204
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 204
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 209
 .b32 3643
 .b8 1
 .b64 func_begin27
 .b64 func_end27
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 209
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 209
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 209
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 209
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 209
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 209
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 209
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp197
 .b64 tmp199
 .b8 13

 .b64 tmp197
 .b64 tmp198
 .b8 13

 .b64 tmp197
 .b64 tmp198
 .b8 19

 .b8 97

 .b8 0
 .b32 8
 .b32 210
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 0

 .b8 6
 .b8 19

 .b8 98

 .b8 0
 .b32 8
 .b32 210
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 210
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 210
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 215
 .b32 3643
 .b8 1
 .b64 func_begin28
 .b64 func_end28
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 215
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 215
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 215
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp200
 .b64 tmp202
 .b8 13

 .b64 tmp200
 .b64 tmp201
 .b8 13

 .b64 tmp200
 .b64 tmp201
 .b8 19

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 216
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 0

 .b8 6
 .b8 19

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 216
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 216
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 216
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 222
 .b32 3643
 .b8 1
 .b64 func_begin29
 .b64 func_end29
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 222
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 103
 .b8 95
 .b8 112
 .b8 97
 .b8 115

 .b8 0
 .b32 8
 .b32 222
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 101
 .b8 95
 .b8 112
 .b8 97
 .b8 115

 .b8 0
 .b32 8
 .b32 222
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 8

 .b8 6
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 226
 .b32 3643
 .b8 1
 .b64 func_begin30
 .b64 func_end30
 .b8 1
 .b8 156
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 226
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 226
 .b32 38093
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 226
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 226
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 226
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 226
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 226
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp205
 .b64 tmp237
 .b8 13

 .b64 tmp205
 .b64 tmp236
 .b8 13

 .b64 tmp205
 .b64 tmp236
 .b8 19

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 227
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 16

 .b8 6
 .b8 19

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 227
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 20

 .b8 6
 .b8 19

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 227
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 24

 .b8 6
 .b8 19

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 227
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 28

 .b8 6
 .b8 14

 .b32 2755
 .b64 tmp207
 .b64 tmp208
 .b32 8
 .b32 229
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp210
 .b64 tmp211
 .b32 8
 .b32 229
 .b8 15

 .b32 2933
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp213
 .b64 tmp214
 .b32 8
 .b32 229
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp216
 .b64 tmp218
 .b32 8
 .b32 229
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 177
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp219
 .b64 tmp220
 .b32 8
 .b32 229
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 184
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp222
 .b64 tmp223
 .b32 8
 .b32 230
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 177
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 176
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp225
 .b64 tmp226
 .b32 8
 .b32 230
 .b8 15

 .b32 2933
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp228
 .b64 tmp229
 .b32 8
 .b32 230
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp231
 .b64 tmp233
 .b32 8
 .b32 230
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 182
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 180
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp234
 .b64 tmp235
 .b32 8
 .b32 230
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 179
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 184
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 232
 .b32 3643
 .b8 1
 .b64 func_begin31
 .b64 func_end31
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 232
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot31
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 232
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 232
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 232
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 232
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp238
 .b64 tmp254
 .b8 13

 .b64 tmp238
 .b64 tmp253
 .b8 13

 .b64 tmp238
 .b64 tmp253
 .b8 18

 .b8 100
 .b8 114
 .b8 105
 .b8 118
 .b8 101
 .b8 95
 .b8 99
 .b8 104
 .b8 97
 .b8 110
 .b8 110
 .b8 101
 .b8 108

 .b8 0
 .b32 8
 .b32 233
 .b32 246
 .b32 .debug_loc+255
 .b8 14

 .b32 2755
 .b64 tmp241
 .b64 tmp242
 .b32 8
 .b32 234
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 181
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp247
 .b64 tmp248
 .b32 8
 .b32 238
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp251
 .b64 tmp252
 .b32 8
 .b32 238
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 185
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 177
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 241
 .b32 3643
 .b8 1
 .b64 func_begin32
 .b64 func_end32
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 241
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 241
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp255
 .b64 tmp272
 .b8 13

 .b64 tmp255
 .b64 tmp271
 .b8 13

 .b64 tmp255
 .b64 tmp271
 .b8 19

 .b8 97

 .b8 0
 .b32 8
 .b32 242
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 98

 .b8 0
 .b32 8
 .b32 242
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 242
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 12

 .b8 6
 .b8 19

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 242
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 16

 .b8 6
 .b8 14

 .b32 2755
 .b64 tmp257
 .b64 tmp258
 .b32 8
 .b32 244
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 181
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp260
 .b64 tmp261
 .b32 8
 .b32 244
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp263
 .b64 tmp264
 .b32 8
 .b32 244
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp266
 .b64 tmp268
 .b32 8
 .b32 244
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 176
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 184
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp269
 .b64 tmp270
 .b32 8
 .b32 244
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 178
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 246
 .b32 3643
 .b8 1
 .b64 func_begin33
 .b64 func_end33
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 246
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 246
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp273
 .b64 tmp290
 .b8 13

 .b64 tmp273
 .b64 tmp289
 .b8 13

 .b64 tmp273
 .b64 tmp289
 .b8 19

 .b8 97

 .b8 0
 .b32 8
 .b32 247
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 0

 .b8 6
 .b8 19

 .b8 98

 .b8 0
 .b32 8
 .b32 247
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 247
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 247
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 12

 .b8 6
 .b8 14

 .b32 2755
 .b64 tmp275
 .b64 tmp276
 .b32 8
 .b32 249
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 181
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp278
 .b64 tmp279
 .b32 8
 .b32 249
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp281
 .b64 tmp282
 .b32 8
 .b32 249
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp284
 .b64 tmp286
 .b32 8
 .b32 249
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 176
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 184
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp287
 .b64 tmp288
 .b32 8
 .b32 249
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 178
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 251
 .b32 3643
 .b8 1
 .b64 func_begin34
 .b64 func_end34
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 251
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp291
 .b64 tmp308
 .b8 13

 .b64 tmp291
 .b64 tmp307
 .b8 13

 .b64 tmp291
 .b64 tmp307
 .b8 19

 .b8 97

 .b8 0
 .b32 8
 .b32 252
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 0

 .b8 6
 .b8 19

 .b8 98

 .b8 0
 .b32 8
 .b32 252
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 252
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 252
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 12

 .b8 6
 .b8 14

 .b32 2755
 .b64 tmp293
 .b64 tmp294
 .b32 8
 .b32 254
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 181
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp296
 .b64 tmp297
 .b32 8
 .b32 254
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp299
 .b64 tmp300
 .b32 8
 .b32 254
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp302
 .b64 tmp304
 .b32 8
 .b32 254
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 176
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 184
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp305
 .b64 tmp306
 .b32 8
 .b32 254
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 178
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 256
 .b32 3643
 .b8 1
 .b64 func_begin35
 .b64 func_end35
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 256
 .b32 38093
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 256
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 256
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp309
 .b64 tmp341
 .b8 13

 .b64 tmp309
 .b64 tmp340
 .b8 13

 .b64 tmp309
 .b64 tmp340
 .b8 19

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 257
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot35
 .b8 35
 .b8 0

 .b8 6
 .b8 19

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 257
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot35
 .b8 35
 .b8 4

 .b8 6
 .b8 19

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 257
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot35
 .b8 35
 .b8 8

 .b8 6
 .b8 19

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 257
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot35
 .b8 35
 .b8 12

 .b8 6
 .b8 14

 .b32 2755
 .b64 tmp311
 .b64 tmp312
 .b32 8
 .b32 259
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp314
 .b64 tmp315
 .b32 8
 .b32 259
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp317
 .b64 tmp318
 .b32 8
 .b32 259
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp320
 .b64 tmp322
 .b32 8
 .b32 259
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 177
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp323
 .b64 tmp324
 .b32 8
 .b32 259
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 184
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp326
 .b64 tmp327
 .b32 8
 .b32 260
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 177
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 176
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2911
 .b64 tmp329
 .b64 tmp330
 .b32 8
 .b32 260
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 245
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2692
 .b64 tmp332
 .b64 tmp333
 .b32 8
 .b32 260
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp335
 .b64 tmp337
 .b32 8
 .b32 260
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 182
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 180
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp338
 .b64 tmp339
 .b32 8
 .b32 260
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 179
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 8
 .b8 144
 .b8 184
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 262
 .b32 3643
 .b8 1
 .b64 func_begin36
 .b64 func_end36
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 262
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 262
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 103
 .b8 95
 .b8 112
 .b8 97
 .b8 115

 .b8 0
 .b32 8
 .b32 262
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 101
 .b8 95
 .b8 112
 .b8 97
 .b8 115

 .b8 0
 .b32 8
 .b32 262
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b32 8
 .b32 267
 .b32 3643
 .b8 1
 .b64 func_begin37
 .b64 func_end37
 .b8 1
 .b8 156
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 267
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot37
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 267
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot37
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 267
 .b32 38081
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 267
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 267
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 267
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 267
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 267
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 267
 .b32 38093
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp344
 .b64 tmp347
 .b8 13

 .b64 tmp344
 .b64 tmp346
 .b8 13

 .b64 tmp344
 .b64 tmp346
 .b8 19

 .b8 103
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 269
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b32 8
 .b32 275
 .b32 3643
 .b8 1
 .b64 func_begin38
 .b64 func_end38
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 275
 .b32 38081
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 275
 .b32 38093
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 275
 .b32 38093
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 24

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 275
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 32

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 275
 .b32 38093
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 40

 .b8 6
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 278
 .b32 3643
 .b8 1
 .b64 func_begin39
 .b64 func_end39
 .b8 1
 .b8 156
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 278
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 278
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 278
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 278
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 12

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 278
 .b32 38081
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 278
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 278
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 278
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 278
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp350
 .b64 tmp354
 .b8 13

 .b64 tmp350
 .b64 tmp353
 .b8 13

 .b64 tmp350
 .b64 tmp353
 .b8 19

 .b8 103
 .b8 107

 .b8 0
 .b32 8
 .b32 279
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 105
 .b8 107

 .b8 0
 .b32 8
 .b32 280
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 286
 .b32 3643
 .b8 1
 .b64 func_begin40
 .b64 func_end40
 .b8 1
 .b8 156
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 286
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 286
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 286
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 286
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 12

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 286
 .b32 38081
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 286
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 286
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 286
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 286
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp355
 .b64 tmp359
 .b8 13

 .b64 tmp355
 .b64 tmp358
 .b8 13

 .b64 tmp355
 .b64 tmp358
 .b8 19

 .b8 103
 .b8 107

 .b8 0
 .b32 8
 .b32 287
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 105
 .b8 107

 .b8 0
 .b32 8
 .b32 288
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 294
 .b32 3643
 .b8 1
 .b64 func_begin41
 .b64 func_end41
 .b8 1
 .b8 156
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot41
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot41
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot41
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot41
 .b8 35
 .b8 12

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 294
 .b32 38081
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 294
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 294
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp360
 .b64 tmp364
 .b8 13

 .b64 tmp360
 .b64 tmp363
 .b8 13

 .b64 tmp360
 .b64 tmp363
 .b8 19

 .b8 103
 .b8 107

 .b8 0
 .b32 8
 .b32 295
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 105
 .b8 107

 .b8 0
 .b32 8
 .b32 296
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 302
 .b32 3643
 .b8 1
 .b64 func_begin42
 .b64 func_end42
 .b8 1
 .b8 156
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 12

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 20

 .b8 6
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 24

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 28

 .b8 6
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 32

 .b8 6
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 36

 .b8 6
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 40

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 302
 .b32 38081
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 302
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 302
 .b32 38093
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 302
 .b32 38093
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 302
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp365
 .b64 tmp369
 .b8 13

 .b64 tmp365
 .b64 tmp368
 .b8 13

 .b64 tmp365
 .b64 tmp368
 .b8 19

 .b8 103
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 303
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 105
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 304
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 310
 .b32 3643
 .b8 1
 .b64 func_begin43
 .b64 func_end43
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 310
 .b32 38081
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 310
 .b32 38093
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 310
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 95
 .b8 112
 .b8 97
 .b8 115

 .b8 0
 .b32 8
 .b32 310
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 101
 .b8 95
 .b8 112
 .b8 97
 .b8 115

 .b8 0
 .b32 8
 .b32 310
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 13

 .b64 tmp370
 .b64 tmp373
 .b8 13

 .b64 tmp370
 .b64 tmp372
 .b8 13

 .b64 tmp370
 .b64 tmp372
 .b8 19

 .b8 105

 .b8 0
 .b32 8
 .b32 312
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 56
 .b8 66
 .b8 101
 .b8 102
 .b8 111
 .b8 114
 .b8 101
 .b8 76
 .b8 85
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 56
 .b8 66
 .b8 101
 .b8 102
 .b8 111
 .b8 114
 .b8 101
 .b8 76
 .b8 85
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b32 1
 .b32 179
 .b32 3643
 .b8 1
 .b64 func_begin44
 .b64 func_end44
 .b8 1
 .b8 156
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 179
 .b32 38099
 .b8 11
 .b8 3
 .b64 __local_depot44
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 117
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 179
 .b32 38081
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 179
 .b32 38081
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 179
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 13

 .b64 tmp374
 .b64 tmp429
 .b8 13

 .b64 tmp374
 .b64 tmp428
 .b8 13

 .b64 tmp374
 .b64 tmp428
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120

 .b8 0
 .b32 1
 .b32 181
 .b32 412
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 18

 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b32 .debug_loc+343
 .b8 18

 .b8 67
 .b8 117
 .b8 114
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b32 .debug_loc+534
 .b8 19

 .b8 74
 .b8 117
 .b8 109
 .b8 99
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 73

 .b8 0
 .b32 1
 .b32 183
 .b32 412
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 18

 .b8 105

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b32 .debug_loc+625
 .b8 19

 .b8 67
 .b8 117
 .b8 114
 .b8 66

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b8 7
 .b8 144
 .b8 177
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 67
 .b8 117
 .b8 114
 .b8 74

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 18

 .b8 106

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b32 .debug_loc+782
 .b8 19

 .b8 116

 .b8 0
 .b32 1
 .b32 182
 .b32 412
 .b8 7
 .b8 144
 .b8 183
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 13

 .b64 tmp377
 .b64 tmp428
 .b8 13

 .b64 tmp378
 .b64 tmp428
 .b8 13

 .b64 tmp379
 .b64 tmp426
 .b8 13

 .b64 tmp379
 .b64 tmp400
 .b8 13

 .b64 tmp380
 .b64 tmp400
 .b8 13

 .b64 tmp381
 .b64 tmp398
 .b8 13

 .b64 tmp382
 .b64 tmp398
 .b8 13

 .b64 tmp383
 .b64 tmp398
 .b8 13

 .b64 tmp384
 .b64 tmp396
 .b8 18

 .b8 117
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 193
 .b32 314
 .b32 .debug_loc+716
 .b8 19

 .b8 98
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 197
 .b32 314
 .b8 7
 .b8 144
 .b8 180
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 14

 .b32 2755
 .b64 tmp388
 .b64 tmp389
 .b32 1
 .b32 195
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp394
 .b64 tmp395
 .b32 1
 .b32 198
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 184
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp400
 .b64 tmp426
 .b8 13

 .b64 tmp401
 .b64 tmp426
 .b8 13

 .b64 tmp401
 .b64 tmp426
 .b8 13

 .b64 tmp402
 .b64 tmp426
 .b8 13

 .b64 tmp403
 .b64 tmp424
 .b8 19

 .b8 83
 .b8 116

 .b8 0
 .b32 1
 .b32 205
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 110

 .b8 0
 .b32 1
 .b32 206
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 13

 .b64 tmp407
 .b64 tmp424
 .b8 13

 .b64 tmp408
 .b64 tmp424
 .b8 13

 .b64 tmp409
 .b64 tmp422
 .b8 18

 .b8 117
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 209
 .b32 314
 .b32 .debug_loc+873
 .b8 19

 .b8 98
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 212
 .b32 314
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 14

 .b32 2755
 .b64 tmp414
 .b64 tmp415
 .b32 1
 .b32 210
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 6
 .b8 144
 .b8 182
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp420
 .b64 tmp421
 .b32 1
 .b32 213
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 182
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 53
 .b8 66
 .b8 107
 .b8 83
 .b8 117
 .b8 98
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 53
 .b8 66
 .b8 107
 .b8 83
 .b8 117
 .b8 98
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b32 1
 .b32 221
 .b32 3643
 .b8 1
 .b64 func_begin45
 .b64 func_end45
 .b8 1
 .b8 156
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 221
 .b32 38099
 .b8 11
 .b8 3
 .b64 __local_depot45
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 117
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 221
 .b32 38081
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 221
 .b32 38081
 .b8 6
 .b8 144
 .b8 182
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 76
 .b8 111
 .b8 103
 .b8 110
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 221
 .b32 412
 .b8 7
 .b8 144
 .b8 183
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 9

 .b8 80
 .b8 88

 .b8 0
 .b32 1
 .b32 221
 .b32 38081
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 80
 .b8 70

 .b8 0
 .b32 1
 .b32 221
 .b32 38081
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp430
 .b64 tmp619
 .b8 13

 .b64 tmp430
 .b64 tmp618
 .b8 13

 .b64 tmp430
 .b64 tmp618
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 183
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 184
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 6
 .b8 144
 .b8 185
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 178
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 18

 .b8 105

 .b8 0
 .b32 1
 .b32 226
 .b32 412
 .b32 .debug_loc+2342
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 185
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 181
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 184
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 183
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 182
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 225
 .b32 412
 .b8 7
 .b8 144
 .b8 185
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 20

 .b32 2755
 .b32 .debug_ranges
 .b32 1
 .b32 232
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+938
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+1052
 .b8 0
 .b8 20

 .b32 2755
 .b32 .debug_ranges+80
 .b32 1
 .b32 232
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+1166
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+1532
 .b8 0
 .b8 20

 .b32 2755
 .b32 .debug_ranges+320
 .b32 1
 .b32 232
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+1898
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+2120
 .b8 0
 .b8 13

 .b64 tmp548
 .b64 tmp618
 .b8 13

 .b64 tmp549
 .b64 tmp618
 .b8 13

 .b64 tmp550
 .b64 tmp616
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 185
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 239
 .b32 246
 .b8 6
 .b8 144
 .b8 182
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 185
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 182
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 185
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 178
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 181
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 183
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 176
 .b8 236
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 177
 .b8 236
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 179
 .b8 236
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 245
 .b32 246
 .b8 6
 .b8 144
 .b8 180
 .b8 236
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 51
 .b8 114
 .b8 117
 .b8 110
 .b8 83
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 51
 .b8 114
 .b8 117
 .b8 110
 .b8 83
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b32 1
 .b32 286
 .b32 3643
 .b8 1
 .b64 func_begin46
 .b64 func_end46
 .b8 1
 .b8 156
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 286
 .b32 38099
 .b8 11
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 115
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 286
 .b32 38335
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 208
 .b8 1

 .b8 6
 .b8 9

 .b8 115
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 286
 .b32 38493
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 136
 .b8 2

 .b8 6
 .b8 9

 .b8 80
 .b8 97
 .b8 114
 .b8 97
 .b8 109
 .b8 115
 .b8 77

 .b8 0
 .b32 1
 .b32 286
 .b32 38093
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 9

 .b8 86

 .b8 0
 .b32 1
 .b32 286
 .b32 38093
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 9

 .b8 86
 .b8 72
 .b8 111
 .b8 116
 .b8 71
 .b8 108
 .b8 111
 .b8 98
 .b8 97
 .b8 108

 .b8 0
 .b32 1
 .b32 286
 .b32 38093
 .b8 7
 .b8 144
 .b8 177
 .b8 228
 .b8 144
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 111
 .b8 102
 .b8 102
 .b8 115
 .b8 101
 .b8 116

 .b8 0
 .b32 1
 .b32 286
 .b32 412
 .b32 .debug_loc+2433
 .b8 9

 .b8 83
 .b8 77
 .b8 101
 .b8 109
 .b8 86
 .b8 72
 .b8 111
 .b8 116

 .b8 0
 .b32 1
 .b32 286
 .b32 38093
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 97
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 1
 .b32 286
 .b32 38093
 .b8 6
 .b8 144
 .b8 182
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 13

 .b64 tmp620
 .b64 tmp1845
 .b8 13

 .b64 tmp620
 .b64 tmp1844
 .b8 13

 .b64 tmp620
 .b64 tmp1844
 .b8 19

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 73
 .b8 68

 .b8 0
 .b32 1
 .b32 291
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 168
 .b8 2

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 172
 .b8 2

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 212
 .b8 2

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 252
 .b8 2

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 164
 .b8 3

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 204
 .b8 3

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 244
 .b8 3

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 156
 .b8 4

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 196
 .b8 4

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 236
 .b8 4

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 148
 .b8 5

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 188
 .b8 5

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 228
 .b8 5

 .b8 6
 .b8 19

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 38537
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 140
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 184
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 192
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 200
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 204
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 208
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 216
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 224
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 228
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 232
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 240
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 248
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 252
 .b8 6

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 128
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 136
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 144
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 148
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 152
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 160
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 168
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 172
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 176
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 184
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 192
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 196
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 200
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 208
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 216
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 220
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 224
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 232
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 240
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 244
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 248
 .b8 7

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 128
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 136
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 140
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 144
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 152
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 160
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 164
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 168
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 176
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 184
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 188
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 192
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 200
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 208
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 212
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 216
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 314
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 224
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 232
 .b8 8

 .b8 6
 .b8 19

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 332
 .b32 246
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 236
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 240
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 242
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 244
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 246
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 248
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 250
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 252
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 254
 .b8 8

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 128
 .b8 9

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 130
 .b8 9

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 132
 .b8 9

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 134
 .b8 9

 .b8 6
 .b8 19

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 336
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot46
 .b8 35
 .b8 136
 .b8 9

 .b8 6
 .b8 18

 .b8 80
 .b8 101
 .b8 114
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 117
 .b8 115

 .b8 0
 .b32 1
 .b32 298
 .b32 412
 .b32 .debug_loc+2599
 .b8 19

 .b8 117
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 290
 .b32 38081
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 98
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 290
 .b32 38081
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 110
 .b8 73
 .b8 68

 .b8 0
 .b32 1
 .b32 319
 .b32 412
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 78
 .b8 116

 .b8 0
 .b32 1
 .b32 320
 .b32 2619
 .b8 5
 .b8 144
 .b8 179
 .b8 228
 .b8 149
 .b8 1
 .b8 2
 .b8 18

 .b8 116

 .b8 0
 .b32 1
 .b32 321
 .b32 246
 .b32 .debug_loc+2665
 .b8 19

 .b8 80
 .b8 88

 .b8 0
 .b32 1
 .b32 322
 .b32 38081
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 70

 .b8 0
 .b32 1
 .b32 322
 .b32 38081
 .b8 6
 .b8 144
 .b8 184
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 183
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 184
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 6
 .b8 144
 .b8 185
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 7
 .b8 144
 .b8 178
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 326
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 18

 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+2783
 .b8 18

 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+2877
 .b8 18

 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+2971
 .b8 18

 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3065
 .b8 18

 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3159
 .b8 18

 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3253
 .b8 18

 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3347
 .b8 18

 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3441
 .b8 18

 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3535
 .b8 18

 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3629
 .b8 18

 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3723
 .b8 18

 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3817
 .b8 18

 .b8 118
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+3911
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4005
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4099
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4193
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4287
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4381
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4475
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4569
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4663
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4757
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4851
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+4945
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+5039
 .b8 18

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b32 .debug_loc+5133
 .b8 18

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b32 .debug_loc+5227
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 182
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 183
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 184
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 185
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 177
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 183
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 101
 .b8 114
 .b8 84
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 80
 .b8 97
 .b8 114
 .b8 97
 .b8 109
 .b8 77
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 1
 .b32 348
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 18

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b32 .debug_loc+5324
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 181
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 182
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 183
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 184
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 185
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 343
 .b32 412
 .b8 7
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 115
 .b8 116
 .b8 105
 .b8 109
 .b8 76
 .b8 111
 .b8 99

 .b8 0
 .b32 1
 .b32 356
 .b32 412
 .b8 7
 .b8 144
 .b8 180
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 19

 .b8 115
 .b8 116
 .b8 105
 .b8 109
 .b8 65
 .b8 114
 .b8 101
 .b8 97

 .b8 0
 .b32 1
 .b32 357
 .b32 246
 .b8 6
 .b8 144
 .b8 184
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 18

 .b8 100
 .b8 116
 .b8 67
 .b8 111
 .b8 117
 .b8 110
 .b8 116
 .b8 101
 .b8 114

 .b8 0
 .b32 1
 .b32 358
 .b32 412
 .b32 .debug_loc+5448
 .b8 18

 .b8 100
 .b8 116

 .b8 0
 .b32 1
 .b32 359
 .b32 246
 .b32 .debug_loc+5572
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+5983
 .b8 18

 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6074
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+6166
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6260
 .b8 18

 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6351
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+6443
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6537
 .b8 18

 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6628
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+6720
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6814
 .b8 18

 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+6905
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+6997
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7091
 .b8 18

 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7182
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+7274
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7368
 .b8 18

 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7459
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+7551
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7645
 .b8 18

 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7736
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+7828
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+7922
 .b8 18

 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8013
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+8105
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8199
 .b8 18

 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8291
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+8384
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8478
 .b8 18

 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8571
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+8664
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8758
 .b8 18

 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+8851
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+8944
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+9038
 .b8 18

 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+9131
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+9224
 .b8 18

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+9318
 .b8 18

 .b8 68
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 314
 .b32 .debug_loc+9411
 .b8 18

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b32 .debug_loc+9504
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 183
 .b8 234
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 184
 .b8 234
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 185
 .b8 234
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 176
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 177
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 178
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 179
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 180
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 181
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 182
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 183
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 184
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 367
 .b32 246
 .b8 8
 .b8 144
 .b8 185
 .b8 236
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 184
 .b8 232
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 185
 .b8 232
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 176
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 177
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 178
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 179
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 180
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 181
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 182
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 183
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 184
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 185
 .b8 234
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 19

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 51

 .b8 0
 .b32 1
 .b32 329
 .b32 246
 .b8 8
 .b8 144
 .b8 176
 .b8 236
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 14

 .b32 2755
 .b64 tmp624
 .b64 tmp625
 .b32 1
 .b32 299
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 183
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 185
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2516
 .b64 tmp627
 .b64 tmp628
 .b32 1
 .b32 299
 .b8 15

 .b32 2542
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2629
 .b64 tmp630
 .b64 tmp631
 .b32 1
 .b32 299
 .b8 15

 .b32 2675
 .b8 7
 .b8 144
 .b8 181
 .b8 230
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2755
 .b64 tmp640
 .b64 tmp641
 .b32 1
 .b32 310
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b8 7
 .b8 144
 .b8 179
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2516
 .b64 tmp643
 .b64 tmp644
 .b32 1
 .b32 310
 .b8 15

 .b32 2542
 .b8 7
 .b8 144
 .b8 182
 .b8 230
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2629
 .b64 tmp646
 .b64 tmp647
 .b32 1
 .b32 310
 .b8 15

 .b32 2675
 .b8 7
 .b8 144
 .b8 185
 .b8 230
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 14

 .b32 2558
 .b64 tmp652
 .b64 tmp653
 .b32 1
 .b32 320
 .b8 15

 .b32 2602
 .b8 7
 .b8 144
 .b8 177
 .b8 232
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 13

 .b64 tmp912
 .b64 tmp1838
 .b8 18

 .b8 105

 .b8 0
 .b32 1
 .b32 369
 .b32 2619
 .b32 .debug_loc+5692
 .b8 13

 .b64 tmp913
 .b64 tmp1838
 .b8 13

 .b64 tmp915
 .b64 tmp1838
 .b8 13

 .b64 tmp915
 .b64 tmp1836
 .b8 13

 .b64 tmp920
 .b64 tmp928
 .b8 13

 .b64 tmp921
 .b64 tmp928
 .b8 13

 .b64 tmp921
 .b64 tmp927
 .b8 13

 .b64 tmp922
 .b64 tmp927
 .b8 13

 .b64 tmp922
 .b64 tmp927
 .b8 18

 .b8 114
 .b8 101
 .b8 99
 .b8 73
 .b8 110
 .b8 100

 .b8 0
 .b32 1
 .b32 380
 .b32 2619
 .b32 .debug_loc+5789
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp929
 .b64 tmp935
 .b8 18

 .b8 114
 .b8 101
 .b8 99
 .b8 73
 .b8 110
 .b8 100

 .b8 0
 .b32 1
 .b32 387
 .b32 2619
 .b32 .debug_loc+5886
 .b8 0
 .b8 13

 .b64 tmp974
 .b64 tmp979
 .b8 13

 .b64 tmp975
 .b64 tmp979
 .b8 14

 .b32 2692
 .b64 tmp977
 .b64 tmp978
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 232
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 232
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp979
 .b64 tmp984
 .b8 13

 .b64 tmp980
 .b64 tmp984
 .b8 14

 .b32 2692
 .b64 tmp982
 .b64 tmp983
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 176
 .b8 234
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 177
 .b8 234
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp984
 .b64 tmp989
 .b8 13

 .b64 tmp985
 .b64 tmp989
 .b8 14

 .b32 2692
 .b64 tmp987
 .b64 tmp988
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 234
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 234
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp989
 .b64 tmp994
 .b8 13

 .b64 tmp990
 .b64 tmp994
 .b8 14

 .b32 2692
 .b64 tmp992
 .b64 tmp993
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 176
 .b8 236
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 177
 .b8 236
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp994
 .b64 tmp999
 .b8 13

 .b64 tmp995
 .b64 tmp999
 .b8 14

 .b32 2692
 .b64 tmp997
 .b64 tmp998
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 236
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 236
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp999
 .b64 tmp1004
 .b8 13

 .b64 tmp1000
 .b64 tmp1004
 .b8 14

 .b32 2692
 .b64 tmp1002
 .b64 tmp1003
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 176
 .b8 238
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 177
 .b8 238
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1004
 .b64 tmp1009
 .b8 13

 .b64 tmp1005
 .b64 tmp1009
 .b8 14

 .b32 2692
 .b64 tmp1007
 .b64 tmp1008
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 238
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 238
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1009
 .b64 tmp1014
 .b8 13

 .b64 tmp1010
 .b64 tmp1014
 .b8 14

 .b32 2692
 .b64 tmp1012
 .b64 tmp1013
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 176
 .b8 240
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 177
 .b8 240
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1014
 .b64 tmp1019
 .b8 13

 .b64 tmp1015
 .b64 tmp1019
 .b8 14

 .b32 2692
 .b64 tmp1017
 .b64 tmp1018
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 240
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 240
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1019
 .b64 tmp1024
 .b8 13

 .b64 tmp1020
 .b64 tmp1024
 .b8 14

 .b32 2692
 .b64 tmp1022
 .b64 tmp1023
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 176
 .b8 242
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 177
 .b8 242
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1024
 .b64 tmp1029
 .b8 13

 .b64 tmp1025
 .b64 tmp1029
 .b8 14

 .b32 2692
 .b64 tmp1027
 .b64 tmp1028
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 242
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 242
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1029
 .b64 tmp1034
 .b8 13

 .b64 tmp1030
 .b64 tmp1034
 .b8 14

 .b32 2692
 .b64 tmp1032
 .b64 tmp1033
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 176
 .b8 224
 .b8 220
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 177
 .b8 224
 .b8 220
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1034
 .b64 tmp1039
 .b8 13

 .b64 tmp1035
 .b64 tmp1039
 .b8 14

 .b32 2692
 .b64 tmp1037
 .b64 tmp1038
 .b32 1
 .b32 405
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 181
 .b8 224
 .b8 220
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b8 7
 .b8 144
 .b8 182
 .b8 224
 .b8 220
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 20

 .b32 2755
 .b32 .debug_ranges+464
 .b32 1
 .b32 412
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+9598
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+9666
 .b8 0
 .b8 20

 .b32 2755
 .b32 .debug_ranges+512
 .b32 1
 .b32 412
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+9734
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+9932
 .b8 0
 .b8 20

 .b32 2755
 .b32 .debug_ranges+640
 .b32 1
 .b32 412
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+10130
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1446
 .b32 314
 .b32 .debug_loc+10250
 .b8 0
 .b8 20

 .b32 2692
 .b32 .debug_ranges+720
 .b32 1
 .b32 417
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b32 .debug_loc+10370
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b32 .debug_loc+10438
 .b8 0
 .b8 20

 .b32 2692
 .b32 .debug_ranges+768
 .b32 1
 .b32 417
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b32 .debug_loc+10506
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b32 .debug_loc+10704
 .b8 0
 .b8 20

 .b32 2692
 .b32 .debug_ranges+896
 .b32 1
 .b32 417
 .b8 21

 .b8 97

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b32 .debug_loc+10902
 .b8 21

 .b8 98

 .b8 0
 .b32 4
 .b32 1437
 .b32 246
 .b32 .debug_loc+11022
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 13

 .b64 tmp1839
 .b64 tmp1844
 .b8 18

 .b8 114
 .b8 101
 .b8 99
 .b8 73
 .b8 110
 .b8 100

 .b8 0
 .b32 1
 .b32 472
 .b32 2619
 .b32 .debug_loc+11142
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 80
 .b8 102
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 80
 .b8 102
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 116

 .b8 0
 .b32 1
 .b32 477
 .b32 3643
 .b8 1
 .b64 func_begin47
 .b64 func_end47
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 477
 .b32 38335
 .b8 11
 .b8 3
 .b64 __local_depot47
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 115
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 477
 .b32 38493
 .b8 11
 .b8 3
 .b64 __local_depot47
 .b8 35
 .b8 56

 .b8 6
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 477
 .b32 38099
 .b8 11
 .b8 3
 .b64 __local_depot47
 .b8 35
 .b8 88

 .b8 6
 .b8 9

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 477
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot47
 .b8 35
 .b8 168
 .b8 2

 .b8 6
 .b8 9

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 70
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 477
 .b32 412
 .b8 12
 .b8 3
 .b64 __local_depot47
 .b8 35
 .b8 170
 .b8 2

 .b8 6
 .b8 9

 .b8 80
 .b8 97
 .b8 114
 .b8 97
 .b8 109
 .b8 115
 .b8 77

 .b8 0
 .b32 1
 .b32 477
 .b32 38093
 .b8 9
 .b8 3
 .b64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_1
 .b8 7
 .b8 9

 .b8 86

 .b8 0
 .b32 1
 .b32 477
 .b32 38093
 .b8 9
 .b8 3
 .b64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_4
 .b8 7
 .b8 9

 .b8 86
 .b8 72
 .b8 111
 .b8 116
 .b8 71
 .b8 108
 .b8 111
 .b8 98
 .b8 97
 .b8 108

 .b8 0
 .b32 1
 .b32 477
 .b32 38093
 .b8 9
 .b8 3
 .b64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_5
 .b8 7
 .b8 0
 .b8 10

 .b32 37298
 .b8 115
 .b8 105
 .b8 122
 .b8 101
 .b8 95
 .b8 116

 .b8 0
 .b8 5

 .b8 117
 .b8 110
 .b8 115
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 32
 .b8 108
 .b8 111
 .b8 110
 .b8 103
 .b8 32
 .b8 108
 .b8 111
 .b8 110
 .b8 103

 .b8 0
 .b8 7
 .b32 8
 .b8 22

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 0
 .b32 9
 .b32 1056
 .b8 23

 .b8 72
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 208
 .b32 10
 .b32 63
 .b8 24

 .b8 101

 .b8 0
 .b32 38081
 .b32 10
 .b32 64
 .b8 0

 .b8 1
 .b8 24

 .b8 102

 .b8 0
 .b32 38081
 .b32 10
 .b32 65
 .b8 8

 .b8 1
 .b8 24

 .b8 78

 .b8 0
 .b32 412
 .b32 10
 .b32 66
 .b8 16

 .b8 1
 .b8 24

 .b8 75
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 68
 .b8 24

 .b8 1
 .b8 24

 .b8 67
 .b8 109
 .b8 115

 .b8 0
 .b32 38093
 .b32 10
 .b32 69
 .b8 32

 .b8 1
 .b8 24

 .b8 78
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 115

 .b8 0
 .b32 412
 .b32 10
 .b32 70
 .b8 40

 .b8 1
 .b8 24

 .b8 78
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 412
 .b32 10
 .b32 71
 .b8 42

 .b8 1
 .b8 24

 .b8 98
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108

 .b8 0
 .b32 38087
 .b32 10
 .b32 72
 .b8 48

 .b8 1
 .b8 24

 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 412
 .b32 10
 .b32 74
 .b8 56

 .b8 1
 .b8 24

 .b8 76
 .b8 111
 .b8 103
 .b8 110
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 412
 .b32 10
 .b32 75
 .b8 58

 .b8 1
 .b8 24

 .b8 110
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b32 412
 .b32 10
 .b32 76
 .b8 60

 .b8 1
 .b8 24

 .b8 110
 .b8 67
 .b8 97
 .b8 108
 .b8 108
 .b8 70
 .b8 111
 .b8 114
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114

 .b8 0
 .b32 412
 .b32 10
 .b32 77
 .b8 62

 .b8 1
 .b8 24

 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 78
 .b8 64

 .b8 1
 .b8 24

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 38087
 .b32 10
 .b32 80
 .b8 72

 .b8 1
 .b8 24

 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 82
 .b8 80

 .b8 1
 .b8 24

 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 83
 .b8 88

 .b8 1
 .b8 24

 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 38087
 .b32 10
 .b32 84
 .b8 96

 .b8 1
 .b8 24

 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73

 .b8 0
 .b32 38087
 .b32 10
 .b32 85
 .b8 104

 .b8 1
 .b8 24

 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73

 .b8 0
 .b32 38087
 .b32 10
 .b32 86
 .b8 112

 .b8 1
 .b8 24

 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b32 38087
 .b32 10
 .b32 87
 .b8 120

 .b8 1
 .b8 24

 .b8 77
 .b8 105
 .b8 100
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 88
 .b8 128
 .b8 1

 .b8 1
 .b8 24

 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 90
 .b8 136
 .b8 1

 .b8 1
 .b8 24

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 38087
 .b32 10
 .b32 93
 .b8 144
 .b8 1

 .b8 1
 .b8 24

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 38087
 .b32 10
 .b32 94
 .b8 152
 .b8 1

 .b8 1
 .b8 24

 .b8 110
 .b8 76
 .b8 82
 .b8 101
 .b8 108

 .b8 0
 .b32 412
 .b32 10
 .b32 95
 .b8 160
 .b8 1

 .b8 1
 .b8 24

 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 96
 .b8 168
 .b8 1

 .b8 1
 .b8 24

 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 97
 .b8 176
 .b8 1

 .b8 1
 .b8 24

 .b8 110
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108

 .b8 0
 .b32 412
 .b32 10
 .b32 98
 .b8 184
 .b8 1

 .b8 1
 .b8 24

 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 99
 .b8 192
 .b8 1

 .b8 1
 .b8 24

 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 100
 .b8 200
 .b8 1

 .b8 1
 .b8 0
 .b8 25

 .b32 314
 .b8 12
 .b8 25

 .b32 412
 .b8 12
 .b8 25

 .b32 246
 .b8 12
 .b8 10

 .b32 37355
 .b8 72
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b8 23

 .b8 83
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b32 56
 .b32 10
 .b32 108
 .b8 24

 .b8 78
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 105

 .b8 0
 .b32 412
 .b32 10
 .b32 109
 .b8 0

 .b8 1
 .b8 24

 .b8 108
 .b8 111
 .b8 99

 .b8 0
 .b32 412
 .b32 10
 .b32 110
 .b8 2

 .b8 1
 .b8 24

 .b8 99
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b32 412
 .b32 10
 .b32 111
 .b8 4

 .b8 1
 .b8 24

 .b8 110
 .b8 117
 .b8 109
 .b8 111
 .b8 102
 .b8 100
 .b8 116
 .b8 115

 .b8 0
 .b32 412
 .b32 10
 .b32 112
 .b8 6

 .b8 1
 .b8 24

 .b8 97
 .b8 114
 .b8 101
 .b8 97

 .b8 0
 .b32 246
 .b32 10
 .b32 113
 .b8 8

 .b8 1
 .b8 24

 .b8 100
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 114
 .b8 16

 .b8 1
 .b8 24

 .b8 97
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 38093
 .b32 10
 .b32 115
 .b8 24

 .b8 1
 .b8 24

 .b8 100
 .b8 117
 .b8 114
 .b8 115

 .b8 0
 .b32 38093
 .b32 10
 .b32 116
 .b8 32

 .b8 1
 .b8 24

 .b8 100
 .b8 101
 .b8 108
 .b8 115

 .b8 0
 .b32 38093
 .b32 10
 .b32 117
 .b8 40

 .b8 1
 .b8 24

 .b8 78
 .b8 116

 .b8 0
 .b32 246
 .b32 10
 .b32 118
 .b8 48

 .b8 1
 .b8 0
 .b8 10

 .b32 38109
 .b8 83
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b8 23

 .b8 83
 .b8 105
 .b8 109

 .b8 0
 .b32 32
 .b32 10
 .b32 123
 .b8 24

 .b8 86
 .b8 115

 .b8 0
 .b32 38093
 .b32 10
 .b32 124
 .b8 0

 .b8 1
 .b8 24

 .b8 100
 .b8 116

 .b8 0
 .b32 246
 .b32 10
 .b32 125
 .b8 8

 .b8 1
 .b8 24

 .b8 84
 .b8 70
 .b8 105
 .b8 110
 .b8 97
 .b8 108

 .b8 0
 .b32 246
 .b32 10
 .b32 126
 .b8 12

 .b8 1
 .b8 24

 .b8 67
 .b8 101
 .b8 108
 .b8 115
 .b8 105
 .b8 117
 .b8 115

 .b8 0
 .b32 246
 .b32 10
 .b32 127
 .b8 16

 .b8 1
 .b8 24

 .b8 78
 .b8 82
 .b8 101
 .b8 99
 .b8 83
 .b8 105
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 412
 .b32 10
 .b32 128
 .b8 20

 .b8 1
 .b8 24

 .b8 82
 .b8 101
 .b8 99
 .b8 83
 .b8 105
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 38087
 .b32 10
 .b32 129
 .b8 24

 .b8 1
 .b8 0
 .b8 10

 .b32 38345
 .b8 83
 .b8 105
 .b8 109

 .b8 0
 .b8 25

 .b32 38508
 .b8 12
 .b8 25

 .b32 3643
 .b8 12
 .b8 25

 .b32 37323
 .b8 12
 .b8 25

 .b32 38526
 .b8 12
 .b8 26

 .b32 3643
 .b8 25

 .b32 2619
 .b8 12
 .b8 3

 .b32 246
 .b8 4

 .b32 258
 .b32 9
 .b8 0
 .b8 0
}
.section .debug_abbrev {
 .b8 1

 .b8 17

 .b8 1

 .b8 37

 .b8 8

 .b8 19

 .b8 11

 .b8 3

 .b8 8

 .b8 17

 .b8 1

 .b8 16

 .b8 6

 .b8 27

 .b8 8

 .b8 0

 .b8 0

 .b8 2

 .b8 52

 .b8 0

 .b8 3

 .b8 8

 .b8 73

 .b8 19

 .b8 63

 .b8 12

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 2

 .b8 10

 .b8 135
 .b8 64

 .b8 8

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 3

 .b8 1

 .b8 1

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 4

 .b8 33

 .b8 0

 .b8 73

 .b8 19

 .b8 47

 .b8 6

 .b8 0

 .b8 0

 .b8 5

 .b8 36

 .b8 0

 .b8 3

 .b8 8

 .b8 62

 .b8 11

 .b8 11

 .b8 6

 .b8 0

 .b8 0

 .b8 6

 .b8 36

 .b8 0

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 62

 .b8 11

 .b8 0

 .b8 0

 .b8 7

 .b8 33

 .b8 0

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 8

 .b8 46

 .b8 1

 .b8 135
 .b8 64

 .b8 8

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 63

 .b8 12

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 64

 .b8 10

 .b8 0

 .b8 0

 .b8 9

 .b8 5

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 10

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 10

 .b8 22

 .b8 0

 .b8 73

 .b8 19

 .b8 3

 .b8 8

 .b8 0

 .b8 0

 .b8 11

 .b8 46

 .b8 1

 .b8 135
 .b8 64

 .b8 8

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 32

 .b8 11

 .b8 0

 .b8 0

 .b8 12

 .b8 5

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 13

 .b8 11

 .b8 1

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 0

 .b8 0

 .b8 14

 .b8 29

 .b8 1

 .b8 49

 .b8 19

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 88

 .b8 6

 .b8 89

 .b8 6

 .b8 0

 .b8 0

 .b8 15

 .b8 5

 .b8 0

 .b8 49

 .b8 19

 .b8 2

 .b8 10

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 16

 .b8 46

 .b8 0

 .b8 135
 .b8 64

 .b8 8

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 64

 .b8 10

 .b8 0

 .b8 0

 .b8 17

 .b8 59

 .b8 0

 .b8 3

 .b8 8

 .b8 0

 .b8 0

 .b8 18

 .b8 52

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 6

 .b8 0

 .b8 0

 .b8 19

 .b8 52

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 10

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 20

 .b8 29

 .b8 1

 .b8 49

 .b8 19

 .b8 85

 .b8 6

 .b8 88

 .b8 6

 .b8 89

 .b8 6

 .b8 0

 .b8 0

 .b8 21

 .b8 5

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 6

 .b8 0

 .b8 0

 .b8 22

 .b8 19

 .b8 0

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 0

 .b8 0

 .b8 23

 .b8 19

 .b8 1

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 0

 .b8 0

 .b8 24

 .b8 13

 .b8 0

 .b8 3

 .b8 8

 .b8 73

 .b8 19

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 56

 .b8 15

 .b8 50

 .b8 11

 .b8 0

 .b8 0

 .b8 25

 .b8 15

 .b8 0

 .b8 73

 .b8 19

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 26

 .b8 38

 .b8 0

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 0

}
.section .debug_loc {
 .b64 tmp85
 .b64 tmp101
 .b8 5
 .b8 0
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b64 tmp101
 .b64 func_end15
 .b8 6
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp90
 .b64 tmp109
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp109
 .b64 func_end15
 .b8 6
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp167
 .b64 tmp175
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp175
 .b64 func_end22
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp168
 .b64 tmp176
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp176
 .b64 func_end22
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp243
 .b64 tmp245
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp245
 .b64 tmp245
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp245
 .b64 func_end31
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp376
 .b64 tmp380
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp380
 .b64 tmp380
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp380
 .b64 tmp399
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp399
 .b64 tmp402
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp402
 .b64 tmp402
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp402
 .b64 tmp425
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp425
 .b64 func_end44
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp378
 .b64 tmp378
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp378
 .b64 tmp427
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp427
 .b64 func_end44
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp383
 .b64 tmp383
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp383
 .b64 tmp397
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp397
 .b64 func_end44
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp385
 .b64 tmp390
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp390
 .b64 func_end44
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp408
 .b64 tmp408
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp408
 .b64 tmp423
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp423
 .b64 func_end44
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp411
 .b64 tmp416
 .b8 6
 .b8 0
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp416
 .b64 func_end44
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp444
 .b64 tmp448
 .b8 6
 .b8 0
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp448
 .b64 tmp452
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp452
 .b64 tmp456
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp456
 .b64 func_end45
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp445
 .b64 tmp449
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp449
 .b64 tmp453
 .b8 6
 .b8 0
 .b8 144
 .b8 185
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp453
 .b64 tmp457
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp457
 .b64 func_end45
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp460
 .b64 tmp464
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp464
 .b64 tmp468
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp468
 .b64 tmp472
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp472
 .b64 tmp476
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp476
 .b64 tmp480
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp480
 .b64 tmp484
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp484
 .b64 tmp488
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp488
 .b64 tmp492
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp492
 .b64 tmp496
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp496
 .b64 tmp500
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp500
 .b64 tmp504
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp504
 .b64 tmp508
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp508
 .b64 tmp512
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp512
 .b64 func_end45
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp461
 .b64 tmp465
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp465
 .b64 tmp469
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp469
 .b64 tmp473
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp473
 .b64 tmp477
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp477
 .b64 tmp481
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp481
 .b64 tmp485
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp485
 .b64 tmp489
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp489
 .b64 tmp493
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp493
 .b64 tmp497
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp497
 .b64 tmp501
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp501
 .b64 tmp505
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp505
 .b64 tmp509
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp509
 .b64 tmp513
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp513
 .b64 func_end45
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp516
 .b64 tmp520
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp520
 .b64 tmp524
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp524
 .b64 tmp528
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp528
 .b64 tmp532
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp532
 .b64 tmp536
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp536
 .b64 tmp540
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp540
 .b64 tmp544
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp544
 .b64 func_end45
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp517
 .b64 tmp521
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp521
 .b64 tmp525
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp525
 .b64 tmp529
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp529
 .b64 tmp533
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp533
 .b64 tmp537
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp537
 .b64 tmp541
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp541
 .b64 tmp545
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp545
 .b64 func_end45
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp549
 .b64 tmp549
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp549
 .b64 tmp617
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp617
 .b64 func_end45
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 func_begin46
 .b64 tmp633
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp633
 .b64 tmp635
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp635
 .b64 tmp637
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 238
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp637
 .b64 tmp648
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 238
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp648
 .b64 tmp649
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp649
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 238
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp621
 .b64 tmp632
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp632
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp655
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp920
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp920
 .b64 tmp1654
 .b8 6
 .b8 0
 .b8 144
 .b8 176
 .b8 236
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp1654
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp671
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1629
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1629
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp672
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1631
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1631
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp673
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1633
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1633
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp674
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1635
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1635
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp675
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1637
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1637
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp676
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1639
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1639
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp677
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1641
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1641
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp678
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1643
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1643
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp679
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1645
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1645
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp680
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1647
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1647
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp681
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1649
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1649
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp682
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1651
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1651
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp683
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1653
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1653
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp684
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1549
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1549
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp685
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1551
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1551
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp686
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1553
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1553
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp687
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1555
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1555
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 196
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp688
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1557
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1557
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp689
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1559
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1559
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp690
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1561
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1561
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp691
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1563
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1563
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp692
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1565
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1565
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp693
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1567
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1567
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp694
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1569
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1569
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp695
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1571
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1571
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp696
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp1573
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1573
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp697
 .b64 tmp711
 .b8 9
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp711
 .b64 tmp711
 .b8 9
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp711
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp895
 .b64 tmp914
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp914
 .b64 tmp1548
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp1548
 .b64 tmp1548
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp1548
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp910
 .b64 tmp914
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp914
 .b64 tmp919
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp919
 .b64 tmp919
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp919
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 200
 .b8 161
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp911
 .b64 tmp914
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp914
 .b64 tmp917
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp917
 .b64 tmp919
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp919
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp913
 .b64 tmp913
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp913
 .b64 tmp1837
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp1837
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp923
 .b64 tmp923
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp923
 .b64 tmp926
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp926
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp930
 .b64 tmp930
 .b8 9
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp930
 .b64 tmp934
 .b8 9
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp934
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp936
 .b64 tmp1469
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1469
 .b64 tmp1550
 .b8 6
 .b8 0
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1550
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 240
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp937
 .b64 tmp1485
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1485
 .b64 tmp1486
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1486
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp938
 .b64 tmp979
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp979
 .b64 tmp979
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp979
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp939
 .b64 tmp1470
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1470
 .b64 tmp1552
 .b8 6
 .b8 0
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1552
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 242
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp940
 .b64 tmp1490
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1490
 .b64 tmp1491
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1491
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp941
 .b64 tmp984
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp984
 .b64 tmp984
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp984
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp942
 .b64 tmp1471
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1471
 .b64 tmp1554
 .b8 6
 .b8 0
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1554
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp943
 .b64 tmp1495
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1495
 .b64 tmp1496
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1496
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp944
 .b64 tmp989
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp989
 .b64 tmp989
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp989
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp945
 .b64 tmp1472
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1472
 .b64 tmp1556
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1556
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp946
 .b64 tmp1500
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1500
 .b64 tmp1501
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 230
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1501
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp947
 .b64 tmp994
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp994
 .b64 tmp994
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp994
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp948
 .b64 tmp1473
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1473
 .b64 tmp1558
 .b8 6
 .b8 0
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1558
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp949
 .b64 tmp1505
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1505
 .b64 tmp1506
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1506
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp950
 .b64 tmp999
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp999
 .b64 tmp999
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp999
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp951
 .b64 tmp1474
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1474
 .b64 tmp1560
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1560
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp952
 .b64 tmp1510
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1510
 .b64 tmp1511
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1511
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp953
 .b64 tmp1004
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1004
 .b64 tmp1004
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1004
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp954
 .b64 tmp1475
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1475
 .b64 tmp1562
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1562
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 230
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp955
 .b64 tmp1515
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1515
 .b64 tmp1516
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1516
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp956
 .b64 tmp1009
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1009
 .b64 tmp1009
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1009
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp957
 .b64 tmp1476
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1476
 .b64 tmp1564
 .b8 6
 .b8 0
 .b8 144
 .b8 184
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1564
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp958
 .b64 tmp1520
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1520
 .b64 tmp1521
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1521
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp959
 .b64 tmp1014
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1014
 .b64 tmp1014
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1014
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp960
 .b64 tmp1477
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1477
 .b64 tmp1566
 .b8 6
 .b8 0
 .b8 144
 .b8 185
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1566
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp961
 .b64 tmp1525
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1525
 .b64 tmp1526
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 234
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1526
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp962
 .b64 tmp1019
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1019
 .b64 tmp1019
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1019
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp963
 .b64 tmp1478
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1478
 .b64 tmp1568
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1568
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 236
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp964
 .b64 tmp1530
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1530
 .b64 tmp1531
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 234
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1531
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp965
 .b64 tmp1024
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1024
 .b64 tmp1024
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1024
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp966
 .b64 tmp1479
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1479
 .b64 tmp1570
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1570
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 238
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp967
 .b64 tmp1535
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1535
 .b64 tmp1536
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 236
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1536
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp968
 .b64 tmp1029
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1029
 .b64 tmp1029
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1029
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp969
 .b64 tmp1480
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1480
 .b64 tmp1572
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1572
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 240
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp970
 .b64 tmp1540
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1540
 .b64 tmp1541
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1541
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp971
 .b64 tmp1034
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1034
 .b64 tmp1034
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1034
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp972
 .b64 tmp1481
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1481
 .b64 tmp1574
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1574
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp973
 .b64 tmp1545
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1545
 .b64 tmp1546
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 238
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1546
 .b64 func_end46
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp974
 .b64 tmp1039
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1039
 .b64 tmp1039
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1039
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 200
 .b8 145
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1404
 .b64 tmp1409
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1409
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1405
 .b64 tmp1410
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1410
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1414
 .b64 tmp1419
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1419
 .b64 tmp1424
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1424
 .b64 tmp1429
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1429
 .b64 tmp1434
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 234
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1434
 .b64 tmp1439
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 236
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1439
 .b64 tmp1444
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1444
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 238
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1415
 .b64 tmp1420
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1420
 .b64 tmp1425
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1425
 .b64 tmp1430
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1430
 .b64 tmp1435
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 234
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1435
 .b64 tmp1440
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 236
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1440
 .b64 tmp1445
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 236
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1445
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1449
 .b64 tmp1454
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 238
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1454
 .b64 tmp1459
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1459
 .b64 tmp1464
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1464
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 242
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1450
 .b64 tmp1455
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 238
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1455
 .b64 tmp1460
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1460
 .b64 tmp1465
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1465
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1482
 .b64 tmp1487
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 238
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1487
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 238
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1482
 .b64 tmp1487
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1487
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 238
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1492
 .b64 tmp1497
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 240
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1497
 .b64 tmp1502
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1502
 .b64 tmp1507
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 242
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1507
 .b64 tmp1512
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1512
 .b64 tmp1517
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1517
 .b64 tmp1522
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1522
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1492
 .b64 tmp1497
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 240
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1497
 .b64 tmp1502
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 242
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1502
 .b64 tmp1507
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 216
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1507
 .b64 tmp1512
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1512
 .b64 tmp1517
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1517
 .b64 tmp1522
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1522
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1527
 .b64 tmp1532
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1532
 .b64 tmp1537
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1537
 .b64 tmp1542
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1542
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1527
 .b64 tmp1532
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1532
 .b64 tmp1537
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1537
 .b64 tmp1542
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1542
 .b64 func_end46
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 220
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1840
 .b64 tmp1840
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp1840
 .b64 tmp1843
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp1843
 .b64 func_end46
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 224
 .b8 161
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
}
.section .debug_ranges {
 .b64 tmp446
 .b64 tmp447
 .b64 tmp450
 .b64 tmp451
 .b64 tmp454
 .b64 tmp455
 .b64 tmp458
 .b64 tmp459
 .b64 0
 .b64 0
 .b64 tmp462
 .b64 tmp463
 .b64 tmp466
 .b64 tmp467
 .b64 tmp470
 .b64 tmp471
 .b64 tmp474
 .b64 tmp475
 .b64 tmp478
 .b64 tmp479
 .b64 tmp482
 .b64 tmp483
 .b64 tmp486
 .b64 tmp487
 .b64 tmp490
 .b64 tmp491
 .b64 tmp494
 .b64 tmp495
 .b64 tmp498
 .b64 tmp499
 .b64 tmp502
 .b64 tmp503
 .b64 tmp506
 .b64 tmp507
 .b64 tmp510
 .b64 tmp511
 .b64 tmp514
 .b64 tmp515
 .b64 0
 .b64 0
 .b64 tmp518
 .b64 tmp519
 .b64 tmp522
 .b64 tmp523
 .b64 tmp526
 .b64 tmp527
 .b64 tmp530
 .b64 tmp531
 .b64 tmp534
 .b64 tmp535
 .b64 tmp538
 .b64 tmp539
 .b64 tmp542
 .b64 tmp543
 .b64 tmp546
 .b64 tmp547
 .b64 0
 .b64 0
 .b64 tmp1406
 .b64 tmp1407
 .b64 tmp1411
 .b64 tmp1412
 .b64 0
 .b64 0
 .b64 tmp1416
 .b64 tmp1417
 .b64 tmp1421
 .b64 tmp1422
 .b64 tmp1426
 .b64 tmp1427
 .b64 tmp1431
 .b64 tmp1432
 .b64 tmp1436
 .b64 tmp1437
 .b64 tmp1441
 .b64 tmp1442
 .b64 tmp1446
 .b64 tmp1447
 .b64 0
 .b64 0
 .b64 tmp1451
 .b64 tmp1452
 .b64 tmp1456
 .b64 tmp1457
 .b64 tmp1461
 .b64 tmp1462
 .b64 tmp1466
 .b64 tmp1467
 .b64 0
 .b64 0
 .b64 tmp1483
 .b64 tmp1484
 .b64 tmp1488
 .b64 tmp1489
 .b64 0
 .b64 0
 .b64 tmp1493
 .b64 tmp1494
 .b64 tmp1498
 .b64 tmp1499
 .b64 tmp1503
 .b64 tmp1504
 .b64 tmp1508
 .b64 tmp1509
 .b64 tmp1513
 .b64 tmp1514
 .b64 tmp1518
 .b64 tmp1519
 .b64 tmp1523
 .b64 tmp1524
 .b64 0
 .b64 0
 .b64 tmp1528
 .b64 tmp1529
 .b64 tmp1533
 .b64 tmp1534
 .b64 tmp1538
 .b64 tmp1539
 .b64 tmp1543
 .b64 tmp1544
 .b64 0
 .b64 0
}
.section .debug_pubnames {
 .b32 2004
 .b8 2
 .b8 0
 .b32 .debug_info
 .b32 38549
 .b32 358
 .b8 99
 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115
 .b8 0

 .b32 1186
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115
 .b8 0

 .b32 19173
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 0

 .b32 21379
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 575
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115
 .b8 0

 .b32 268
 .b8 99
 .b8 69
 .b8 0

 .b32 327
 .b8 99
 .b8 70
 .b8 0

 .b32 884
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50
 .b8 0

 .b32 5109
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 2911
 .b8 101
 .b8 120
 .b8 112
 .b8 0

 .b32 11618
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 22459
 .b8 95
 .b8 90
 .b8 56
 .b8 66
 .b8 101
 .b8 102
 .b8 111
 .b8 114
 .b8 101
 .b8 76
 .b8 85
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 0

 .b32 2816
 .b8 101
 .b8 120
 .b8 112
 .b8 102
 .b8 0

 .b32 5377
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 1335
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 77
 .b8 97
 .b8 108
 .b8 108
 .b8 111
 .b8 99
 .b8 0

 .b32 3492
 .b8 95
 .b8 90
 .b8 78
 .b8 51
 .b8 57
 .b8 95
 .b8 73
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 78
 .b8 65
 .b8 76
 .b8 95
 .b8 49
 .b8 55
 .b8 95
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 95
 .b8 99
 .b8 112
 .b8 112
 .b8 49
 .b8 95
 .b8 105
 .b8 105
 .b8 95
 .b8 49
 .b8 97
 .b8 98
 .b8 101
 .b8 54
 .b8 102
 .b8 102
 .b8 56
 .b8 49
 .b8 49
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 116
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 69
 .b8 118
 .b8 0

 .b32 12055
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 779
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73
 .b8 0

 .b32 19622
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 0

 .b32 9564
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 15877
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 20415
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 13342
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 19928
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 2692
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 102
 .b8 0

 .b32 12492
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 2516
 .b8 99
 .b8 101
 .b8 105
 .b8 108
 .b8 102
 .b8 0

 .b32 8295
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 14532
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 6358
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 3287
 .b8 95
 .b8 90
 .b8 51
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 102
 .b8 0

 .b32 6895
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 637
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115
 .b8 0

 .b32 954
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50
 .b8 0

 .b32 1278
 .b8 115
 .b8 109
 .b8 101
 .b8 109
 .b8 0

 .b32 198
 .b8 99
 .b8 67
 .b8 109
 .b8 0

 .b32 1011
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115
 .b8 0

 .b32 1884
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 0

 .b32 2629
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 117
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122
 .b8 0

 .b32 17531
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 10978
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 22140
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 23696
 .b8 95
 .b8 90
 .b8 53
 .b8 66
 .b8 107
 .b8 83
 .b8 117
 .b8 98
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 0

 .b32 2558
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122
 .b8 0

 .b32 2154
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 87
 .b8 105
 .b8 116
 .b8 104
 .b8 70
 .b8 108
 .b8 97
 .b8 103
 .b8 115
 .b8 0

 .b32 4632
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 112
 .b8 48
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 433
 .b8 99
 .b8 75
 .b8 115
 .b8 0

 .b32 841
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73
 .b8 0

 .b32 2474
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102
 .b8 0

 .b32 723
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99
 .b8 0

 .b32 16704
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 11170
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 3649
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 0

 .b32 20897
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 1790
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 71
 .b8 101
 .b8 116
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 0

 .b32 1233
 .b8 99
 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99
 .b8 0

 .b32 3117
 .b8 95
 .b8 90
 .b8 52
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102
 .b8 0

 .b32 1482
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115
 .b8 0

 .b32 9003
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 10526
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 15039
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 481
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 0

 .b32 3950
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 0

 .b32 13171
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 1120
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115
 .b8 0

 .b32 7241
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 2755
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 0

 .b32 1075
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115
 .b8 0

 .b32 2856
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 0

 .b32 18969
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 112
 .b8 97
 .b8 115
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 528
 .b8 99
 .b8 66
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 0

 .b32 1615
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 0

 .b32 36906
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 80
 .b8 102
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 116
 .b8 0

 .b32 680
 .b8 99
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115
 .b8 0

 .b32 26714
 .b8 95
 .b8 90
 .b8 49
 .b8 51
 .b8 114
 .b8 117
 .b8 110
 .b8 83
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 0

 .b32 7949
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 4291
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 0

 .b32 2949
 .b8 95
 .b8 90
 .b8 51
 .b8 101
 .b8 120
 .b8 112
 .b8 102
 .b8 0

 .b32 0
}
