// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "12/13/2018 19:28:50"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UDP_test (
	clk,
	rst,
	ETH_TX_EN,
	ETH_TX_CLK,
	ETH_TX_DATA,
	ETH_RST_N);
input 	clk;
input 	rst;
output 	ETH_TX_EN;
input 	ETH_TX_CLK;
output 	[3:0] ETH_TX_DATA;
output 	ETH_RST_N;

// Design Ports Information
// ETH_TX_EN	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETH_TX_DATA[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETH_TX_DATA[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETH_TX_DATA[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETH_TX_DATA[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETH_RST_N	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ETH_TX_CLK	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Ethernet_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \ETH_TX_EN~output_o ;
wire \ETH_TX_DATA[0]~output_o ;
wire \ETH_TX_DATA[1]~output_o ;
wire \ETH_TX_DATA[2]~output_o ;
wire \ETH_TX_DATA[3]~output_o ;
wire \ETH_RST_N~output_o ;
wire \ETH_TX_CLK~input_o ;
wire \RTL8201_MII_MAC1|Toggle_Send[4]~1_combout ;
wire \RTL8201_MII_MAC1|Add1~1 ;
wire \RTL8201_MII_MAC1|Add1~3_cout ;
wire \RTL8201_MII_MAC1|Add1~5 ;
wire \RTL8201_MII_MAC1|Add1~7 ;
wire \RTL8201_MII_MAC1|Add1~8_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[4]~3_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[4]~4_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \RTL8201_MII_MAC1|Mux3~9_combout ;
wire \RTL8201_MII_MAC1|Mux3~10_combout ;
wire \RTL8201_MII_MAC1|Mux3~0_combout ;
wire \RTL8201_MII_MAC1|rdaddress[0]~11_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[3]~5_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \cnt~10_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \cnt~9_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \cnt~8_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \cnt~7_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \cnt~6_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \cnt~5_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \cnt~12_combout ;
wire \Equal0~3_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \cnt~11_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Equal0~2_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Add0~0_combout ;
wire \cnt~4_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Equal0~8_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \Equal0~5_combout ;
wire \Equal0~9_combout ;
wire \sendflag~44_combout ;
wire \sendflag.00000001~q ;
wire \sendflag.00000010~q ;
wire \sendflag.00000011~q ;
wire \sendflag.00000100~q ;
wire \sendflag.00000101~q ;
wire \sendflag.00000110~q ;
wire \sendflag.00000111~feeder_combout ;
wire \sendflag.00000111~q ;
wire \sendflag.00001000~q ;
wire \sendflag.00001001~feeder_combout ;
wire \sendflag.00001001~q ;
wire \sendflag.00001010~q ;
wire \sendflag.00001011~q ;
wire \sendflag.00001100~q ;
wire \sendflag.00001101~q ;
wire \sendflag.00001110~q ;
wire \sendflag.00001111~feeder_combout ;
wire \sendflag.00001111~q ;
wire \sendflag.00010000~feeder_combout ;
wire \sendflag.00010000~q ;
wire \sendflag.00010001~q ;
wire \sendflag.00010010~q ;
wire \sendflag.00010011~q ;
wire \sendflag.00010100~feeder_combout ;
wire \sendflag.00010100~q ;
wire \sendflag.00010101~feeder_combout ;
wire \sendflag.00010101~q ;
wire \sendflag.00010110~feeder_combout ;
wire \sendflag.00010110~q ;
wire \sendflag.00010111~feeder_combout ;
wire \sendflag.00010111~q ;
wire \sendflag.00011000~q ;
wire \sendflag.00011001~feeder_combout ;
wire \sendflag.00011001~q ;
wire \sendflag.00011010~q ;
wire \sendflag.00011011~q ;
wire \sendflag.00011100~feeder_combout ;
wire \sendflag.00011100~q ;
wire \sendflag.00011101~q ;
wire \sendflag.00011110~feeder_combout ;
wire \sendflag.00011110~q ;
wire \sendflag.00011111~feeder_combout ;
wire \sendflag.00011111~q ;
wire \sendflag.00100000~q ;
wire \Selector0~0_combout ;
wire \sendflag.00000000~q ;
wire \Equal0~10_combout ;
wire \Selector1~0_combout ;
wire \start~q ;
wire \IP1|wrreq~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \IP1|Selector1~0_combout ;
wire \IP1|Send_State.0000001~q ;
wire \IP1|Send_State.0000010~q ;
wire \IP1|Send_State.0000011~q ;
wire \IP1|Send_State.0000100~q ;
wire \IP1|Send_State.0000101~feeder_combout ;
wire \IP1|Send_State.0000101~q ;
wire \IP1|Send_State.0000110~q ;
wire \IP1|Send_State.0000111~q ;
wire \IP1|Send_State.0001000~q ;
wire \IP1|Send_State.0001001~q ;
wire \IP1|Send_State.0001010~q ;
wire \IP1|Send_State.0001011~q ;
wire \IP1|Send_State.0001100~q ;
wire \IP1|Send_State.0001101~q ;
wire \IP1|Send_State.0001110~q ;
wire \IP1|Send_State.0001111~q ;
wire \IP1|Send_State.0010000~q ;
wire \IP1|Send_State.0010001~q ;
wire \IP1|Send_State.0010010~q ;
wire \IP1|Send_State.0010011~feeder_combout ;
wire \IP1|Send_State.0010011~q ;
wire \IP1|Send_State.0010100~q ;
wire \IP1|Send_State.0010101~q ;
wire \IP1|Send_State.0010110~feeder_combout ;
wire \IP1|Send_State.0010110~q ;
wire \IP1|Send_State.0010111~q ;
wire \IP1|Send_State.0011000~q ;
wire \IP1|Send_State.0011001~q ;
wire \IP1|Send_State.0011010~q ;
wire \IP1|Send_State.0011011~q ;
wire \IP1|Send_State.0011100~feeder_combout ;
wire \IP1|Send_State.0011100~q ;
wire \IP1|Send_State.0011101~q ;
wire \IP1|Send_State.0011110~q ;
wire \IP1|Send_State.0011111~feeder_combout ;
wire \IP1|Send_State.0011111~q ;
wire \IP1|Send_State.0100000~q ;
wire \IP1|Send_State.0100001~q ;
wire \IP1|Send_State.0100010~q ;
wire \IP1|Selector35~1_combout ;
wire \IP1|Send_State.0100011~q ;
wire \IP1|Selector49~0_combout ;
wire \IP1|aclr~q ;
wire \IP1|Selector48~0_combout ;
wire \IP1|rdreq~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \IP1|SEND_DATA[0]~2_combout ;
wire \IP1|Send_State.0100100~q ;
wire \IP1|Send_State.0100101~q ;
wire \RTL8201_MII_MAC1|Selector1~0_combout ;
wire \RTL8201_MII_MAC1|Selector36~0_combout ;
wire \RTL8201_MII_MAC1|SENT_BUSY~0_combout ;
wire \RTL8201_MII_MAC1|SENT_BUSY~q ;
wire \IP1|Selector38~0_combout ;
wire \IP1|Send_State.0100110~q ;
wire \IP1|Selector0~0_combout ;
wire \IP1|Send_State.0000000~q ;
wire \IP1|Selector39~0_combout ;
wire \IP1|Selector39~1_combout ;
wire \IP1|SEND_EN~q ;
wire \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0_combout ;
wire \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1_combout ;
wire \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ;
wire \RTL8201_MII_MAC1|Selector1~1_combout ;
wire \RTL8201_MII_MAC1|Selector1~2_combout ;
wire \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ;
wire \RTL8201_MII_MAC1|Selector2~0_combout ;
wire \RTL8201_MII_MAC1|Selector2~1_combout ;
wire \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ;
wire \RTL8201_MII_MAC1|rdaddress[6]~17_combout ;
wire \RTL8201_MII_MAC1|rdaddress[0]~12 ;
wire \RTL8201_MII_MAC1|rdaddress[1]~13_combout ;
wire \RTL8201_MII_MAC1|rdaddress[1]~14 ;
wire \RTL8201_MII_MAC1|rdaddress[2]~15_combout ;
wire \RTL8201_MII_MAC1|rdaddress[2]~16 ;
wire \RTL8201_MII_MAC1|rdaddress[3]~18_combout ;
wire \RTL8201_MII_MAC1|rdaddress[3]~19 ;
wire \RTL8201_MII_MAC1|rdaddress[4]~20_combout ;
wire \RTL8201_MII_MAC1|rdaddress[4]~21 ;
wire \RTL8201_MII_MAC1|rdaddress[5]~22_combout ;
wire \RTL8201_MII_MAC1|wraddress[0]~11_combout ;
wire \RTL8201_MII_MAC1|wraddress[4]~19_combout ;
wire \RTL8201_MII_MAC1|wraddress[0]~12 ;
wire \RTL8201_MII_MAC1|wraddress[1]~13_combout ;
wire \RTL8201_MII_MAC1|wraddress[1]~14 ;
wire \RTL8201_MII_MAC1|wraddress[2]~15_combout ;
wire \RTL8201_MII_MAC1|wraddress[2]~16 ;
wire \RTL8201_MII_MAC1|wraddress[3]~17_combout ;
wire \RTL8201_MII_MAC1|wraddress[3]~18 ;
wire \RTL8201_MII_MAC1|wraddress[4]~20_combout ;
wire \RTL8201_MII_MAC1|wraddress[4]~21 ;
wire \RTL8201_MII_MAC1|wraddress[5]~22_combout ;
wire \RTL8201_MII_MAC1|Mux3~2_combout ;
wire \RTL8201_MII_MAC1|Mux3~1_combout ;
wire \RTL8201_MII_MAC1|Mux3~3_combout ;
wire \RTL8201_MII_MAC1|rdaddress[5]~23 ;
wire \RTL8201_MII_MAC1|rdaddress[6]~24_combout ;
wire \RTL8201_MII_MAC1|rdaddress[6]~25 ;
wire \RTL8201_MII_MAC1|rdaddress[7]~26_combout ;
wire \RTL8201_MII_MAC1|wraddress[5]~23 ;
wire \RTL8201_MII_MAC1|wraddress[6]~24_combout ;
wire \RTL8201_MII_MAC1|wraddress[6]~25 ;
wire \RTL8201_MII_MAC1|wraddress[7]~26_combout ;
wire \RTL8201_MII_MAC1|Mux3~5_combout ;
wire \RTL8201_MII_MAC1|Mux3~4_combout ;
wire \RTL8201_MII_MAC1|wraddress[7]~27 ;
wire \RTL8201_MII_MAC1|wraddress[8]~28_combout ;
wire \RTL8201_MII_MAC1|rdaddress[7]~27 ;
wire \RTL8201_MII_MAC1|rdaddress[8]~28_combout ;
wire \RTL8201_MII_MAC1|Mux3~6_combout ;
wire \RTL8201_MII_MAC1|rdaddress[8]~29 ;
wire \RTL8201_MII_MAC1|rdaddress[9]~30_combout ;
wire \RTL8201_MII_MAC1|rdaddress[9]~31 ;
wire \RTL8201_MII_MAC1|rdaddress[10]~32_combout ;
wire \RTL8201_MII_MAC1|wraddress[8]~29 ;
wire \RTL8201_MII_MAC1|wraddress[9]~30_combout ;
wire \RTL8201_MII_MAC1|wraddress[9]~31 ;
wire \RTL8201_MII_MAC1|wraddress[10]~32_combout ;
wire \RTL8201_MII_MAC1|Mux3~7_combout ;
wire \RTL8201_MII_MAC1|Mux3~8_combout ;
wire \RTL8201_MII_MAC1|Mux3~11_combout ;
wire \RTL8201_MII_MAC1|Mux1~0_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[3]~0_combout ;
wire \RTL8201_MII_MAC1|Add1~6_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[3]~6_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[0]~9_combout ;
wire \RTL8201_MII_MAC1|Add1~0_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[0]~10_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[0]~11_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ;
wire \RTL8201_MII_MAC1|Add1~4_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[2]~7_combout ;
wire \RTL8201_MII_MAC1|Toggle_Send[2]~8_combout ;
wire \RTL8201_MII_MAC1|Selector48~0_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_EN~0_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_EN~1_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_EN~q ;
wire \IP1|Selector44~2_combout ;
wire \IP1|SEND_DATA[0]~0_combout ;
wire \IP1|SEND_DATA[0]~1_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \Selector6~0_combout ;
wire \Selector8~0_combout ;
wire \Selector9~2_combout ;
wire \Selector9~3_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout ;
wire \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \Selector6~2_combout ;
wire \Selector6~3_combout ;
wire \Selector7~1_combout ;
wire \Selector7~0_combout ;
wire \Selector7~2_combout ;
wire \WideOr2~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~4_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \IP1|Selector44~0_combout ;
wire \IP1|Selector44~1_combout ;
wire \IP1|Selector44~3_combout ;
wire \IP1|Selector47~0_combout ;
wire \IP1|Selector47~1_combout ;
wire \IP1|WideOr39~0_combout ;
wire \IP1|Selector45~0_combout ;
wire \IP1|WideOr39~1_combout ;
wire \IP1|Selector45~1_combout ;
wire \IP1|Selector45~2_combout ;
wire \IP1|Selector45~3_combout ;
wire \IP1|Selector45~4_combout ;
wire \IP1|SEND_DATA[2]~feeder_combout ;
wire \IP1|dlen[1]~0_combout ;
wire \IP1|Selector43~3_combout ;
wire \IP1|Selector43~0_combout ;
wire \IP1|Selector43~1_combout ;
wire \IP1|Selector43~2_combout ;
wire \IP1|Selector43~4_combout ;
wire \IP1|Selector43~5_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ;
wire \IP1|Selector46~0_combout ;
wire \IP1|Selector47~2_combout ;
wire \IP1|Selector47~3_combout ;
wire \IP1|Selector47~4_combout ;
wire \IP1|Selector47~5_combout ;
wire \IP1|SEND_DATA[0]~feeder_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ;
wire \IP1|Selector47~6_combout ;
wire \IP1|Selector40~0_combout ;
wire \IP1|Selector35~0_combout ;
wire \Selector8~1_combout ;
wire \Selector8~2_combout ;
wire \WideOr7~0_combout ;
wire \Selector4~0_combout ;
wire \WideOr5~1_combout ;
wire \WideOr5~0_combout ;
wire \WideOr5~2_combout ;
wire \Selector4~1_combout ;
wire \WideOr5~3_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector2~0_combout ;
wire \IP1|Selector40~1_combout ;
wire \IP1|Selector40~2_combout ;
wire \IP1|Selector40~3_combout ;
wire \RTL8201_MII_MAC1|Selector4~0_combout ;
wire \RTL8201_MII_MAC1|CRC32_in[21]~0_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58_combout ;
wire \IP1|Selector41~0_combout ;
wire \IP1|Selector41~1_combout ;
wire \IP1|Selector41~2_combout ;
wire \IP1|Selector41~3_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ;
wire \IP1|Selector42~0_combout ;
wire \IP1|Selector42~1_combout ;
wire \IP1|Selector42~2_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37_combout ;
wire \IP1|Selector46~1_combout ;
wire \IP1|Selector46~2_combout ;
wire \IP1|Selector46~3_combout ;
wire \IP1|Selector46~4_combout ;
wire \IP1|SEND_DATA[1]~feeder_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72_combout ;
wire \RTL8201_MII_MAC1|Selector5~0_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ;
wire \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68_combout ;
wire \RTL8201_MII_MAC1|Mux8~0_combout ;
wire \RTL8201_MII_MAC1|Mux8~1_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ;
wire \RTL8201_MII_MAC1|wren~0_combout ;
wire \RTL8201_MII_MAC1|wren~q ;
wire \RTL8201_MII_MAC1|Mux8~2_combout ;
wire \RTL8201_MII_MAC1|Mux8~3_combout ;
wire \RTL8201_MII_MAC1|Mux8~4_combout ;
wire \RTL8201_MII_MAC1|Mux8~5_combout ;
wire \RTL8201_MII_MAC1|Mux8~6_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_DATA[3]~1_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_DATA[3]~2_combout ;
wire \RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout ;
wire \RTL8201_MII_MAC1|Mux7~0_combout ;
wire \RTL8201_MII_MAC1|Mux7~1_combout ;
wire \RTL8201_MII_MAC1|Mux7~2_combout ;
wire \RTL8201_MII_MAC1|Mux7~3_combout ;
wire \RTL8201_MII_MAC1|Mux7~4_combout ;
wire \RTL8201_MII_MAC1|Mux7~5_combout ;
wire \RTL8201_MII_MAC1|Mux7~6_combout ;
wire \RTL8201_MII_MAC1|Mux6~0_combout ;
wire \RTL8201_MII_MAC1|Mux6~1_combout ;
wire \RTL8201_MII_MAC1|Mux6~2_combout ;
wire \RTL8201_MII_MAC1|Mux6~3_combout ;
wire \RTL8201_MII_MAC1|Mux6~4_combout ;
wire \RTL8201_MII_MAC1|Mux6~5_combout ;
wire \RTL8201_MII_MAC1|Mux6~6_combout ;
wire \RTL8201_MII_MAC1|Mux5~0_combout ;
wire \RTL8201_MII_MAC1|Mux5~1_combout ;
wire \RTL8201_MII_MAC1|Mux5~2_combout ;
wire \RTL8201_MII_MAC1|Mux5~3_combout ;
wire \RTL8201_MII_MAC1|Mux5~4_combout ;
wire \RTL8201_MII_MAC1|Mux5~5_combout ;
wire \RTL8201_MII_MAC1|Mux5~6_combout ;
wire [4:0] \RTL8201_MII_MAC1|Toggle_Send ;
wire [7:0] \IP1|SEND_DATA ;
wire [7:0] data;
wire [31:0] \RTL8201_MII_MAC1|CRC32_in ;
wire [7:0] \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b ;
wire [7:0] \RTL8201_MII_MAC1|is_crc32_8bit1|temr ;
wire [7:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [10:0] \RTL8201_MII_MAC1|rdaddress ;
wire [10:0] \RTL8201_MII_MAC1|wraddress ;
wire [3:0] \RTL8201_MII_MAC1|ETH_TX_DATA ;
wire [15:0] \IP1|dlen ;
wire [31:0] cnt;
wire [10:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [10:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [9:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [10:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;

wire [3:0] \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [3:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;

assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [0] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [1] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [4] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [5] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [2] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [3] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [6] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [7] = \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];

assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];
assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [1];
assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [2];
assign \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \ETH_TX_EN~output (
	.i(\RTL8201_MII_MAC1|ETH_TX_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETH_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ETH_TX_EN~output .bus_hold = "false";
defparam \ETH_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \ETH_TX_DATA[0]~output (
	.i(\RTL8201_MII_MAC1|ETH_TX_DATA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETH_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ETH_TX_DATA[0]~output .bus_hold = "false";
defparam \ETH_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \ETH_TX_DATA[1]~output (
	.i(\RTL8201_MII_MAC1|ETH_TX_DATA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETH_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ETH_TX_DATA[1]~output .bus_hold = "false";
defparam \ETH_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \ETH_TX_DATA[2]~output (
	.i(\RTL8201_MII_MAC1|ETH_TX_DATA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETH_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ETH_TX_DATA[2]~output .bus_hold = "false";
defparam \ETH_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \ETH_TX_DATA[3]~output (
	.i(\RTL8201_MII_MAC1|ETH_TX_DATA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETH_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ETH_TX_DATA[3]~output .bus_hold = "false";
defparam \ETH_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \ETH_RST_N~output (
	.i(\rst~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ETH_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ETH_RST_N~output .bus_hold = "false";
defparam \ETH_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y24_N22
cycloneive_io_ibuf \ETH_TX_CLK~input (
	.i(ETH_TX_CLK),
	.ibar(gnd),
	.o(\ETH_TX_CLK~input_o ));
// synopsys translate_off
defparam \ETH_TX_CLK~input .bus_hold = "false";
defparam \ETH_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[4]~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[4]~1_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & (\RTL8201_MII_MAC1|Toggle_Send [1] & \RTL8201_MII_MAC1|Toggle_Send [3]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[4]~1 .lut_mask = 16'hC000;
defparam \RTL8201_MII_MAC1|Toggle_Send[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Add1~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Add1~0_combout  = \RTL8201_MII_MAC1|Toggle_Send [0] $ (VCC)
// \RTL8201_MII_MAC1|Add1~1  = CARRY(\RTL8201_MII_MAC1|Toggle_Send [0])

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Add1~0_combout ),
	.cout(\RTL8201_MII_MAC1|Add1~1 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Add1~0 .lut_mask = 16'h33CC;
defparam \RTL8201_MII_MAC1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|Add1~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Add1~3_cout  = CARRY((!\RTL8201_MII_MAC1|Add1~1 ) # (!\RTL8201_MII_MAC1|Toggle_Send [1]))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|Add1~1 ),
	.combout(),
	.cout(\RTL8201_MII_MAC1|Add1~3_cout ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Add1~3 .lut_mask = 16'h005F;
defparam \RTL8201_MII_MAC1|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Add1~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Add1~4_combout  = (\RTL8201_MII_MAC1|Toggle_Send [2] & (\RTL8201_MII_MAC1|Add1~3_cout  $ (GND))) # (!\RTL8201_MII_MAC1|Toggle_Send [2] & (!\RTL8201_MII_MAC1|Add1~3_cout  & VCC))
// \RTL8201_MII_MAC1|Add1~5  = CARRY((\RTL8201_MII_MAC1|Toggle_Send [2] & !\RTL8201_MII_MAC1|Add1~3_cout ))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|Add1~3_cout ),
	.combout(\RTL8201_MII_MAC1|Add1~4_combout ),
	.cout(\RTL8201_MII_MAC1|Add1~5 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Add1~4 .lut_mask = 16'hA50A;
defparam \RTL8201_MII_MAC1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|Add1~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Add1~6_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & (!\RTL8201_MII_MAC1|Add1~5 )) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|Add1~5 ) # (GND)))
// \RTL8201_MII_MAC1|Add1~7  = CARRY((!\RTL8201_MII_MAC1|Add1~5 ) # (!\RTL8201_MII_MAC1|Toggle_Send [3]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|Add1~5 ),
	.combout(\RTL8201_MII_MAC1|Add1~6_combout ),
	.cout(\RTL8201_MII_MAC1|Add1~7 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Add1~6 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|Add1~8 (
// Equation(s):
// \RTL8201_MII_MAC1|Add1~8_combout  = \RTL8201_MII_MAC1|Add1~7  $ (!\RTL8201_MII_MAC1|Toggle_Send [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(\RTL8201_MII_MAC1|Add1~7 ),
	.combout(\RTL8201_MII_MAC1|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Add1~8 .lut_mask = 16'hF00F;
defparam \RTL8201_MII_MAC1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[4]~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[4]~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & \RTL8201_MII_MAC1|Add1~8_combout )

	.dataa(\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[4]~3 .lut_mask = 16'hA0A0;
defparam \RTL8201_MII_MAC1|Toggle_Send[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[4]~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[4]~4_combout  = (\RTL8201_MII_MAC1|Toggle_Send[4]~1_combout  & ((\RTL8201_MII_MAC1|Toggle_Send [2]) # ((!\RTL8201_MII_MAC1|Toggle_Send [4] & \RTL8201_MII_MAC1|Toggle_Send[4]~3_combout )))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send[4]~1_combout  & (((\RTL8201_MII_MAC1|Toggle_Send [4]) # (\RTL8201_MII_MAC1|Toggle_Send[4]~3_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send[4]~1_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send[4]~3_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[4]~4 .lut_mask = 16'hDFD8;
defparam \RTL8201_MII_MAC1|Toggle_Send[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \RTL8201_MII_MAC1|Toggle_Send[4] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Toggle_Send[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[4] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|Toggle_Send[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~9 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~9_combout  = (\RTL8201_MII_MAC1|Toggle_Send [4] & (\RTL8201_MII_MAC1|Toggle_Send [2] $ (!\RTL8201_MII_MAC1|Toggle_Send [3])))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~9 .lut_mask = 16'hC300;
defparam \RTL8201_MII_MAC1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~10 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~10_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & (((\RTL8201_MII_MAC1|Mux3~9_combout  & \RTL8201_MII_MAC1|Toggle_Send [2])) # (!\RTL8201_MII_MAC1|Toggle_Send [0]))) # (!\RTL8201_MII_MAC1|Toggle_Send [1] & 
// (!\RTL8201_MII_MAC1|Mux3~9_combout ))

	.dataa(\RTL8201_MII_MAC1|Mux3~9_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~10 .lut_mask = 16'h85F5;
defparam \RTL8201_MII_MAC1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [2] $ (\RTL8201_MII_MAC1|Toggle_Send [3])) # (!\RTL8201_MII_MAC1|Toggle_Send [4])

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~0 .lut_mask = 16'h5AFF;
defparam \RTL8201_MII_MAC1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[0]~11 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[0]~11_combout  = \RTL8201_MII_MAC1|rdaddress [0] $ (VCC)
// \RTL8201_MII_MAC1|rdaddress[0]~12  = CARRY(\RTL8201_MII_MAC1|rdaddress [0])

	.dataa(\RTL8201_MII_MAC1|rdaddress [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|rdaddress[0]~11_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[0]~12 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[0]~11 .lut_mask = 16'h55AA;
defparam \RTL8201_MII_MAC1|rdaddress[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[3]~5 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[3]~5_combout  = (!\RTL8201_MII_MAC1|Toggle_Send [0] & (!\RTL8201_MII_MAC1|Toggle_Send [2] & (!\RTL8201_MII_MAC1|Toggle_Send [3] & !\RTL8201_MII_MAC1|Toggle_Send [1])))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~5 .lut_mask = 16'h0001;
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (cnt[1] & (!\Add0~1 )) # (!cnt[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!cnt[1]))

	.dataa(gnd),
	.datab(cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (cnt[2] & (\Add0~3  $ (GND))) # (!cnt[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((cnt[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (cnt[3] & (!\Add0~5 )) # (!cnt[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!cnt[3]))

	.dataa(cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N7
dffeas \cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (cnt[4] & (\Add0~7  $ (GND))) # (!cnt[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((cnt[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N9
dffeas \cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt[5] & (!\Add0~9 )) # (!cnt[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!cnt[5]))

	.dataa(cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N11
dffeas \cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (cnt[6] & (\Add0~11  $ (GND))) # (!cnt[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((cnt[6] & !\Add0~11 ))

	.dataa(cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N13
dffeas \cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (cnt[7] & (!\Add0~13 )) # (!cnt[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!cnt[7]))

	.dataa(gnd),
	.datab(cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \cnt~10 (
// Equation(s):
// \cnt~10_combout  = (\Add0~14_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(\Add0~14_combout ),
	.datab(gnd),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~10 .lut_mask = 16'h0AAA;
defparam \cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (cnt[8] & (\Add0~15  $ (GND))) # (!cnt[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((cnt[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N17
dffeas \cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (cnt[9] & (!\Add0~17 )) # (!cnt[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!cnt[9]))

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \cnt~9 (
// Equation(s):
// \cnt~9_combout  = (\Add0~18_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~9 .lut_mask = 16'h0CCC;
defparam \cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (cnt[10] & (\Add0~19  $ (GND))) # (!cnt[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((cnt[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneive_lcell_comb \cnt~8 (
// Equation(s):
// \cnt~8_combout  = (\Add0~20_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Add0~20_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~8 .lut_mask = 16'h0CCC;
defparam \cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10] .is_wysiwyg = "true";
defparam \cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (cnt[11] & (!\Add0~21 )) # (!cnt[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!cnt[11]))

	.dataa(cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[11] .is_wysiwyg = "true";
defparam \cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (cnt[12] & (\Add0~23  $ (GND))) # (!cnt[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((cnt[12] & !\Add0~23 ))

	.dataa(cnt[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \cnt~7 (
// Equation(s):
// \cnt~7_combout  = (\Add0~24_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(\Add0~24_combout ),
	.datab(gnd),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~7 .lut_mask = 16'h0AAA;
defparam \cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[12] .is_wysiwyg = "true";
defparam \cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (cnt[13] & (!\Add0~25 )) # (!cnt[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!cnt[13]))

	.dataa(cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N27
dffeas \cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[13] .is_wysiwyg = "true";
defparam \cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (cnt[14] & (\Add0~27  $ (GND))) # (!cnt[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((cnt[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[14] .is_wysiwyg = "true";
defparam \cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (cnt[15] & (!\Add0~29 )) # (!cnt[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!cnt[15]))

	.dataa(gnd),
	.datab(cnt[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \cnt~6 (
// Equation(s):
// \cnt~6_combout  = (\Add0~30_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Add0~30_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~6 .lut_mask = 16'h0CCC;
defparam \cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[15] .is_wysiwyg = "true";
defparam \cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (cnt[16] & (\Add0~31  $ (GND))) # (!cnt[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((cnt[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[16] .is_wysiwyg = "true";
defparam \cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (cnt[17] & (!\Add0~33 )) # (!cnt[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!cnt[17]))

	.dataa(gnd),
	.datab(cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[17] .is_wysiwyg = "true";
defparam \cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (cnt[18] & (\Add0~35  $ (GND))) # (!cnt[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((cnt[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(cnt[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[18] .is_wysiwyg = "true";
defparam \cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (cnt[19] & (!\Add0~37 )) # (!cnt[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!cnt[19]))

	.dataa(cnt[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \cnt~5 (
// Equation(s):
// \cnt~5_combout  = (\Add0~38_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(gnd),
	.datac(\Add0~38_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~5 .lut_mask = 16'h50F0;
defparam \cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[19] .is_wysiwyg = "true";
defparam \cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (cnt[20] & (\Add0~39  $ (GND))) # (!cnt[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((cnt[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(cnt[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \cnt~12 (
// Equation(s):
// \cnt~12_combout  = (\Add0~40_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(\Add0~40_combout ),
	.datab(gnd),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~12 .lut_mask = 16'h0AAA;
defparam \cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[20] .is_wysiwyg = "true";
defparam \cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!cnt[17] & (cnt[20] & (!cnt[18] & cnt[19])))

	.dataa(cnt[17]),
	.datab(cnt[20]),
	.datac(cnt[18]),
	.datad(cnt[19]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0400;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (cnt[21] & (!\Add0~41 )) # (!cnt[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!cnt[21]))

	.dataa(cnt[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[21] .is_wysiwyg = "true";
defparam \cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (cnt[22] & (\Add0~43  $ (GND))) # (!cnt[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((cnt[22] & !\Add0~43 ))

	.dataa(cnt[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[22] .is_wysiwyg = "true";
defparam \cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (cnt[23] & (!\Add0~45 )) # (!cnt[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!cnt[23]))

	.dataa(gnd),
	.datab(cnt[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \cnt~11 (
// Equation(s):
// \cnt~11_combout  = (\Add0~46_combout  & ((!\Equal0~4_combout ) # (!\Equal0~9_combout )))

	.dataa(gnd),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~11 .lut_mask = 16'h3F00;
defparam \cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[23] .is_wysiwyg = "true";
defparam \cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (cnt[24] & (\Add0~47  $ (GND))) # (!cnt[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((cnt[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(cnt[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[24] .is_wysiwyg = "true";
defparam \cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!cnt[22] & (cnt[23] & (!cnt[24] & !cnt[21])))

	.dataa(cnt[22]),
	.datab(cnt[23]),
	.datac(cnt[24]),
	.datad(cnt[21]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0004;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (cnt[25] & (!\Add0~49 )) # (!cnt[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!cnt[25]))

	.dataa(gnd),
	.datab(cnt[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[25] .is_wysiwyg = "true";
defparam \cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (cnt[26] & (\Add0~51  $ (GND))) # (!cnt[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((cnt[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(cnt[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[26] .is_wysiwyg = "true";
defparam \cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (cnt[27] & (!\Add0~53 )) # (!cnt[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!cnt[27]))

	.dataa(cnt[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[27] .is_wysiwyg = "true";
defparam \cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (cnt[28] & (\Add0~55  $ (GND))) # (!cnt[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((cnt[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(cnt[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \cnt[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[28] .is_wysiwyg = "true";
defparam \cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (cnt[29] & (!\Add0~57 )) # (!cnt[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!cnt[29]))

	.dataa(cnt[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \cnt[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[29] .is_wysiwyg = "true";
defparam \cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (cnt[30] & (\Add0~59  $ (GND))) # (!cnt[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((cnt[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(cnt[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \cnt[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[30] .is_wysiwyg = "true";
defparam \cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = cnt[31] $ (\Add0~61 )

	.dataa(cnt[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \cnt[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[31] .is_wysiwyg = "true";
defparam \cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!cnt[0] & (!cnt[30] & (!cnt[29] & !cnt[31])))

	.dataa(cnt[0]),
	.datab(cnt[30]),
	.datac(cnt[29]),
	.datad(cnt[31]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!cnt[26] & (!cnt[25] & (!cnt[27] & !cnt[28])))

	.dataa(cnt[26]),
	.datab(cnt[25]),
	.datac(cnt[27]),
	.datad(cnt[28]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~2_combout  & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = cnt[0] $ (VCC)
// \Add0~1  = CARRY(cnt[0])

	.dataa(cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \cnt~4 (
// Equation(s):
// \cnt~4_combout  = (\Add0~0_combout  & ((!\Equal0~9_combout ) # (!\Equal0~4_combout )))

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(\Add0~0_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cnt~4 .lut_mask = 16'h30F0;
defparam \cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y21_N3
dffeas \cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sendflag.00000000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!cnt[1] & (!cnt[3] & (!cnt[2] & !cnt[4])))

	.dataa(cnt[1]),
	.datab(cnt[3]),
	.datac(cnt[2]),
	.datad(cnt[4]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (cnt[12] & (cnt[10] & (cnt[9] & !cnt[11])))

	.dataa(cnt[12]),
	.datab(cnt[10]),
	.datac(cnt[9]),
	.datad(cnt[11]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0080;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!cnt[5] & (cnt[7] & (!cnt[8] & !cnt[6])))

	.dataa(cnt[5]),
	.datab(cnt[7]),
	.datac(cnt[8]),
	.datad(cnt[6]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0004;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (cnt[15] & (!cnt[14] & (!cnt[13] & !cnt[16])))

	.dataa(cnt[15]),
	.datab(cnt[14]),
	.datac(cnt[13]),
	.datad(cnt[16]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0002;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~8_combout  & (\Equal0~6_combout  & (\Equal0~7_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~8_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \sendflag~44 (
// Equation(s):
// \sendflag~44_combout  = (!\sendflag.00000000~q  & (\Equal0~4_combout  & \Equal0~9_combout ))

	.dataa(\sendflag.00000000~q ),
	.datab(gnd),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\sendflag~44_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag~44 .lut_mask = 16'h5000;
defparam \sendflag~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \sendflag.00000001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000001 .is_wysiwyg = "true";
defparam \sendflag.00000001 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \sendflag.00000010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00000001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000010 .is_wysiwyg = "true";
defparam \sendflag.00000010 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \sendflag.00000011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00000010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000011 .is_wysiwyg = "true";
defparam \sendflag.00000011 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \sendflag.00000100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00000011~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000100 .is_wysiwyg = "true";
defparam \sendflag.00000100 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \sendflag.00000101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00000100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000101 .is_wysiwyg = "true";
defparam \sendflag.00000101 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \sendflag.00000110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00000101~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000110 .is_wysiwyg = "true";
defparam \sendflag.00000110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \sendflag.00000111~feeder (
// Equation(s):
// \sendflag.00000111~feeder_combout  = \sendflag.00000110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00000110~q ),
	.cin(gnd),
	.combout(\sendflag.00000111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00000111~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00000111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \sendflag.00000111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00000111~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000111 .is_wysiwyg = "true";
defparam \sendflag.00000111 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \sendflag.00001000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00000111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001000 .is_wysiwyg = "true";
defparam \sendflag.00001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \sendflag.00001001~feeder (
// Equation(s):
// \sendflag.00001001~feeder_combout  = \sendflag.00001000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00001000~q ),
	.cin(gnd),
	.combout(\sendflag.00001001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00001001~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00001001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \sendflag.00001001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00001001~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001001 .is_wysiwyg = "true";
defparam \sendflag.00001001 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \sendflag.00001010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00001001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001010 .is_wysiwyg = "true";
defparam \sendflag.00001010 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \sendflag.00001011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00001010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001011 .is_wysiwyg = "true";
defparam \sendflag.00001011 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \sendflag.00001100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00001011~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001100 .is_wysiwyg = "true";
defparam \sendflag.00001100 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \sendflag.00001101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00001100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001101 .is_wysiwyg = "true";
defparam \sendflag.00001101 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \sendflag.00001110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00001101~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001110 .is_wysiwyg = "true";
defparam \sendflag.00001110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \sendflag.00001111~feeder (
// Equation(s):
// \sendflag.00001111~feeder_combout  = \sendflag.00001110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00001110~q ),
	.cin(gnd),
	.combout(\sendflag.00001111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00001111~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00001111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \sendflag.00001111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00001111~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00001111 .is_wysiwyg = "true";
defparam \sendflag.00001111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \sendflag.00010000~feeder (
// Equation(s):
// \sendflag.00010000~feeder_combout  = \sendflag.00001111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00001111~q ),
	.cin(gnd),
	.combout(\sendflag.00010000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00010000~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00010000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \sendflag.00010000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00010000~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010000 .is_wysiwyg = "true";
defparam \sendflag.00010000 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \sendflag.00010001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00010000~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010001 .is_wysiwyg = "true";
defparam \sendflag.00010001 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \sendflag.00010010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00010001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010010 .is_wysiwyg = "true";
defparam \sendflag.00010010 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \sendflag.00010011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00010010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010011 .is_wysiwyg = "true";
defparam \sendflag.00010011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \sendflag.00010100~feeder (
// Equation(s):
// \sendflag.00010100~feeder_combout  = \sendflag.00010011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00010011~q ),
	.cin(gnd),
	.combout(\sendflag.00010100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00010100~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00010100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \sendflag.00010100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00010100~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010100 .is_wysiwyg = "true";
defparam \sendflag.00010100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \sendflag.00010101~feeder (
// Equation(s):
// \sendflag.00010101~feeder_combout  = \sendflag.00010100~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00010100~q ),
	.cin(gnd),
	.combout(\sendflag.00010101~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00010101~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00010101~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \sendflag.00010101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00010101~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010101 .is_wysiwyg = "true";
defparam \sendflag.00010101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \sendflag.00010110~feeder (
// Equation(s):
// \sendflag.00010110~feeder_combout  = \sendflag.00010101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00010101~q ),
	.cin(gnd),
	.combout(\sendflag.00010110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00010110~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00010110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \sendflag.00010110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00010110~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010110 .is_wysiwyg = "true";
defparam \sendflag.00010110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \sendflag.00010111~feeder (
// Equation(s):
// \sendflag.00010111~feeder_combout  = \sendflag.00010110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00010110~q ),
	.cin(gnd),
	.combout(\sendflag.00010111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00010111~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00010111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \sendflag.00010111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00010111~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00010111 .is_wysiwyg = "true";
defparam \sendflag.00010111 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \sendflag.00011000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00010111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011000 .is_wysiwyg = "true";
defparam \sendflag.00011000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \sendflag.00011001~feeder (
// Equation(s):
// \sendflag.00011001~feeder_combout  = \sendflag.00011000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00011000~q ),
	.cin(gnd),
	.combout(\sendflag.00011001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00011001~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00011001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \sendflag.00011001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00011001~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011001 .is_wysiwyg = "true";
defparam \sendflag.00011001 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \sendflag.00011010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00011001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011010 .is_wysiwyg = "true";
defparam \sendflag.00011010 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \sendflag.00011011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00011010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011011 .is_wysiwyg = "true";
defparam \sendflag.00011011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \sendflag.00011100~feeder (
// Equation(s):
// \sendflag.00011100~feeder_combout  = \sendflag.00011011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00011011~q ),
	.cin(gnd),
	.combout(\sendflag.00011100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00011100~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00011100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \sendflag.00011100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00011100~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011100 .is_wysiwyg = "true";
defparam \sendflag.00011100 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \sendflag.00011101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00011100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011101 .is_wysiwyg = "true";
defparam \sendflag.00011101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \sendflag.00011110~feeder (
// Equation(s):
// \sendflag.00011110~feeder_combout  = \sendflag.00011101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00011101~q ),
	.cin(gnd),
	.combout(\sendflag.00011110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00011110~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00011110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \sendflag.00011110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00011110~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011110 .is_wysiwyg = "true";
defparam \sendflag.00011110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \sendflag.00011111~feeder (
// Equation(s):
// \sendflag.00011111~feeder_combout  = \sendflag.00011110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00011110~q ),
	.cin(gnd),
	.combout(\sendflag.00011111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sendflag.00011111~feeder .lut_mask = 16'hFF00;
defparam \sendflag.00011111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \sendflag.00011111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sendflag.00011111~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00011111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00011111 .is_wysiwyg = "true";
defparam \sendflag.00011111 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \sendflag.00100000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sendflag.00011111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00100000 .is_wysiwyg = "true";
defparam \sendflag.00100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\sendflag.00100000~q  & ((\sendflag.00000000~q ) # ((\Equal0~9_combout  & \Equal0~4_combout ))))

	.dataa(\Equal0~9_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\sendflag.00000000~q ),
	.datad(\sendflag.00100000~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h00F8;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \sendflag.00000000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sendflag.00000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sendflag.00000000 .is_wysiwyg = "true";
defparam \sendflag.00000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~4_combout  & \Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'hF000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\sendflag.00000000~q  & (!\sendflag.00011111~q  & (\start~q ))) # (!\sendflag.00000000~q  & (((\start~q ) # (\Equal0~10_combout ))))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\start~q ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h7570;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas start(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~q ),
	.prn(vcc));
// synopsys translate_off
defparam start.is_wysiwyg = "true";
defparam start.power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \IP1|wrreq (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\start~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|wrreq .is_wysiwyg = "true";
defparam \IP1|wrreq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q  & \IP1|wrreq~q )

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|wrreq~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h5500;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \IP1|Selector1~0 (
// Equation(s):
// \IP1|Selector1~0_combout  = (\start~q  & !\IP1|Send_State.0000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\start~q ),
	.datad(\IP1|Send_State.0000000~q ),
	.cin(gnd),
	.combout(\IP1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector1~0 .lut_mask = 16'h00F0;
defparam \IP1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \IP1|Send_State.0000001 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000001 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000001 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \IP1|Send_State.0000010 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0000001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000010 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000010 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \IP1|Send_State.0000011 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0000010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000011 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000011 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \IP1|Send_State.0000100 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0000011~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000100 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \IP1|Send_State.0000101~feeder (
// Equation(s):
// \IP1|Send_State.0000101~feeder_combout  = \IP1|Send_State.0000100~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Send_State.0000100~q ),
	.cin(gnd),
	.combout(\IP1|Send_State.0000101~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Send_State.0000101~feeder .lut_mask = 16'hFF00;
defparam \IP1|Send_State.0000101~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \IP1|Send_State.0000101 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Send_State.0000101~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000101 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000101 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \IP1|Send_State.0000110 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0000101~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000110 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000110 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \IP1|Send_State.0000111 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0000110~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000111 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000111 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \IP1|Send_State.0001000 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0000111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001000 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001000 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \IP1|Send_State.0001001 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001000~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001001 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001001 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \IP1|Send_State.0001010 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001010 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001010 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \IP1|Send_State.0001011 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001011 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001011 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \IP1|Send_State.0001100 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001011~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001100 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001100 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \IP1|Send_State.0001101 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001101 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001101 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \IP1|Send_State.0001110 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001101~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001110 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001110 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \IP1|Send_State.0001111 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001110~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0001111 .is_wysiwyg = "true";
defparam \IP1|Send_State.0001111 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \IP1|Send_State.0010000 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0001111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010000 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010000 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \IP1|Send_State.0010001 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0010000~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010001 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010001 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \IP1|Send_State.0010010 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0010001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010010 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \IP1|Send_State.0010011~feeder (
// Equation(s):
// \IP1|Send_State.0010011~feeder_combout  = \IP1|Send_State.0010010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Send_State.0010010~q ),
	.cin(gnd),
	.combout(\IP1|Send_State.0010011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Send_State.0010011~feeder .lut_mask = 16'hFF00;
defparam \IP1|Send_State.0010011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \IP1|Send_State.0010011 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Send_State.0010011~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010011 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010011 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \IP1|Send_State.0010100 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0010011~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010100 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010100 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \IP1|Send_State.0010101 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0010100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010101 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \IP1|Send_State.0010110~feeder (
// Equation(s):
// \IP1|Send_State.0010110~feeder_combout  = \IP1|Send_State.0010101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Send_State.0010101~q ),
	.cin(gnd),
	.combout(\IP1|Send_State.0010110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Send_State.0010110~feeder .lut_mask = 16'hFF00;
defparam \IP1|Send_State.0010110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \IP1|Send_State.0010110 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Send_State.0010110~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010110 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010110 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \IP1|Send_State.0010111 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0010110~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0010111 .is_wysiwyg = "true";
defparam \IP1|Send_State.0010111 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \IP1|Send_State.0011000 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0010111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011000 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011000 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \IP1|Send_State.0011001 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0011000~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011001 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011001 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \IP1|Send_State.0011010 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0011001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011010 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011010 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \IP1|Send_State.0011011 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0011010~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011011 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \IP1|Send_State.0011100~feeder (
// Equation(s):
// \IP1|Send_State.0011100~feeder_combout  = \IP1|Send_State.0011011~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Send_State.0011011~q ),
	.cin(gnd),
	.combout(\IP1|Send_State.0011100~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Send_State.0011100~feeder .lut_mask = 16'hFF00;
defparam \IP1|Send_State.0011100~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \IP1|Send_State.0011100 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Send_State.0011100~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011100 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011100 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \IP1|Send_State.0011101 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0011100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011101 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011101 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \IP1|Send_State.0011110 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0011101~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011110 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \IP1|Send_State.0011111~feeder (
// Equation(s):
// \IP1|Send_State.0011111~feeder_combout  = \IP1|Send_State.0011110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Send_State.0011110~q ),
	.cin(gnd),
	.combout(\IP1|Send_State.0011111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Send_State.0011111~feeder .lut_mask = 16'hFF00;
defparam \IP1|Send_State.0011111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \IP1|Send_State.0011111 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Send_State.0011111~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0011111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0011111 .is_wysiwyg = "true";
defparam \IP1|Send_State.0011111 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \IP1|Send_State.0100000 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0011111~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100000 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100000 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \IP1|Send_State.0100001 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0100000~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100001 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100001 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \IP1|Send_State.0100010 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0100001~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100010 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \IP1|Selector35~1 (
// Equation(s):
// \IP1|Selector35~1_combout  = (\IP1|Send_State.0100010~q ) # ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \IP1|Send_State.0100011~q ))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\IP1|Send_State.0100011~q ),
	.datad(\IP1|Send_State.0100010~q ),
	.cin(gnd),
	.combout(\IP1|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector35~1 .lut_mask = 16'hFFC0;
defparam \IP1|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \IP1|Send_State.0100011 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100011 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \IP1|Selector49~0 (
// Equation(s):
// \IP1|Selector49~0_combout  = (\IP1|aclr~q  & (((\IP1|Send_State.0100011~q ) # (!\IP1|Send_State.0100100~q )))) # (!\IP1|aclr~q  & (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|Send_State.0100011~q ))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|Send_State.0100100~q ),
	.datac(\IP1|aclr~q ),
	.datad(\IP1|Send_State.0100011~q ),
	.cin(gnd),
	.combout(\IP1|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector49~0 .lut_mask = 16'hF530;
defparam \IP1|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \IP1|aclr (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|aclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|aclr .is_wysiwyg = "true";
defparam \IP1|aclr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \IP1|Selector48~0 (
// Equation(s):
// \IP1|Selector48~0_combout  = (\IP1|rdreq~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ) # (!\IP1|Send_State.0100011~q )))) # (!\IP1|rdreq~q  & (\IP1|Send_State.0100010~q  & ((!\IP1|Send_State.0100011~q ))))

	.dataa(\IP1|Send_State.0100010~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\IP1|rdreq~q ),
	.datad(\IP1|Send_State.0100011~q ),
	.cin(gnd),
	.combout(\IP1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector48~0 .lut_mask = 16'hC0FA;
defparam \IP1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \IP1|rdreq (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|rdreq .is_wysiwyg = "true";
defparam \IP1|rdreq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\IP1|rdreq~q ))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\IP1|wrreq~q  $ (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \IP1|rdreq~q )))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\IP1|rdreq~q ),
	.datad(\IP1|wrreq~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13 .lut_mask = 16'h95C0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # (GND))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & VCC)))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # ((GND))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & VCC)))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] $ (((VCC) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] $ (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]) # (GND))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & VCC)))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] $ (((VCC) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 16'hC309;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h8000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'hF000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] $ (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]) # (GND))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 16'h3C6F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & VCC)))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] $ (((VCC) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] $ (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]) # (GND))))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 16'h3C6F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout  = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] $ 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT )

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 16'hC3C3;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8])))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'h8000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3_combout  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'h8000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\IP1|rdreq~q  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP1|rdreq~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7_combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6_combout  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4_combout ))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'h00F8;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10_combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6])))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 16'h0001;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11_combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10_combout )))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11 .lut_mask = 16'h0100;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9_combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1])))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 16'h1000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8_combout  = (\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # (!\IP1|wrreq~q ))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|wrreq~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'h8C00;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q  & !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hC0B8;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ) # ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11_combout  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9_combout  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8_combout )))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~11_combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hFF80;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout )))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'hD1FC;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & ((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h882E;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hFF20;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// ((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ) # (!\IP1|wrreq~q ))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\IP1|wrreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14 .lut_mask = 16'hBF00;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~14_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \IP1|SEND_DATA[0]~2 (
// Equation(s):
// \IP1|SEND_DATA[0]~2_combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \IP1|Send_State.0100011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\IP1|Send_State.0100011~q ),
	.cin(gnd),
	.combout(\IP1|SEND_DATA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|SEND_DATA[0]~2 .lut_mask = 16'h0F00;
defparam \IP1|SEND_DATA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \IP1|Send_State.0100100 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|SEND_DATA[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100100 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100100 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \IP1|Send_State.0100101 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\IP1|Send_State.0100100~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100101 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector1~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector1~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & (\RTL8201_MII_MAC1|Toggle_Send [4] & (\RTL8201_MII_MAC1|Toggle_Send [0] & \RTL8201_MII_MAC1|Toggle_Send [1])))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector1~0 .lut_mask = 16'h8000;
defparam \RTL8201_MII_MAC1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector36~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector36~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & (!\RTL8201_MII_MAC1|Toggle_Send [2] & (\RTL8201_MII_MAC1|Selector1~0_combout ))) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & 
// (((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datac(\RTL8201_MII_MAC1|Selector1~0_combout ),
	.datad(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector36~0 .lut_mask = 16'h7340;
defparam \RTL8201_MII_MAC1|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|SENT_BUSY~0 (
// Equation(s):
// \RTL8201_MII_MAC1|SENT_BUSY~0_combout  = (\RTL8201_MII_MAC1|Selector36~0_combout  & (((\RTL8201_MII_MAC1|SENT_BUSY~q )))) # (!\RTL8201_MII_MAC1|Selector36~0_combout  & ((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ) # ((\IP1|SEND_EN~q ))))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datab(\IP1|SEND_EN~q ),
	.datac(\RTL8201_MII_MAC1|SENT_BUSY~q ),
	.datad(\RTL8201_MII_MAC1|Selector36~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|SENT_BUSY~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SENT_BUSY~0 .lut_mask = 16'hF0EE;
defparam \RTL8201_MII_MAC1|SENT_BUSY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \RTL8201_MII_MAC1|SENT_BUSY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|SENT_BUSY~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|SENT_BUSY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SENT_BUSY .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|SENT_BUSY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \IP1|Selector38~0 (
// Equation(s):
// \IP1|Selector38~0_combout  = (\IP1|Send_State.0100101~q ) # ((\IP1|Send_State.0100110~q  & \RTL8201_MII_MAC1|SENT_BUSY~q ))

	.dataa(gnd),
	.datab(\IP1|Send_State.0100101~q ),
	.datac(\IP1|Send_State.0100110~q ),
	.datad(\RTL8201_MII_MAC1|SENT_BUSY~q ),
	.cin(gnd),
	.combout(\IP1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector38~0 .lut_mask = 16'hFCCC;
defparam \IP1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \IP1|Send_State.0100110 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0100110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0100110 .is_wysiwyg = "true";
defparam \IP1|Send_State.0100110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \IP1|Selector0~0 (
// Equation(s):
// \IP1|Selector0~0_combout  = (\start~q  & (((\RTL8201_MII_MAC1|SENT_BUSY~q )) # (!\IP1|Send_State.0100110~q ))) # (!\start~q  & (\IP1|Send_State.0000000~q  & ((\RTL8201_MII_MAC1|SENT_BUSY~q ) # (!\IP1|Send_State.0100110~q ))))

	.dataa(\start~q ),
	.datab(\IP1|Send_State.0100110~q ),
	.datac(\IP1|Send_State.0000000~q ),
	.datad(\RTL8201_MII_MAC1|SENT_BUSY~q ),
	.cin(gnd),
	.combout(\IP1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector0~0 .lut_mask = 16'hFA32;
defparam \IP1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \IP1|Send_State.0000000 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|Send_State.0000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|Send_State.0000000 .is_wysiwyg = "true";
defparam \IP1|Send_State.0000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \IP1|Selector39~0 (
// Equation(s):
// \IP1|Selector39~0_combout  = ((\IP1|Send_State.0100011~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (!\IP1|Send_State.0100011~q  & (!\IP1|Send_State.0100100~q ))) # (!\IP1|Send_State.0000000~q )

	.dataa(\IP1|Send_State.0100100~q ),
	.datab(\IP1|Send_State.0100011~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\IP1|Send_State.0000000~q ),
	.cin(gnd),
	.combout(\IP1|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector39~0 .lut_mask = 16'hD1FF;
defparam \IP1|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \IP1|Selector39~1 (
// Equation(s):
// \IP1|Selector39~1_combout  = (\IP1|Send_State.0000000~q  & (((\IP1|SEND_EN~q  & \IP1|Selector39~0_combout )))) # (!\IP1|Send_State.0000000~q  & ((\start~q ) # ((\IP1|SEND_EN~q  & \IP1|Selector39~0_combout ))))

	.dataa(\IP1|Send_State.0000000~q ),
	.datab(\start~q ),
	.datac(\IP1|SEND_EN~q ),
	.datad(\IP1|Selector39~0_combout ),
	.cin(gnd),
	.combout(\IP1|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector39~1 .lut_mask = 16'hF444;
defparam \IP1|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \IP1|SEND_EN (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector39~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_EN .is_wysiwyg = "true";
defparam \IP1|SEND_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0 (
// Equation(s):
// \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ) # ((\IP1|SEND_EN~q ) # (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ),
	.datab(\IP1|SEND_EN~q ),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0 .lut_mask = 16'hFEFE;
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1 (
// Equation(s):
// \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0_combout  & ((\RTL8201_MII_MAC1|Toggle_Send [2]) # ((!\RTL8201_MII_MAC1|Selector1~0_combout ) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~0_combout ),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datad(\RTL8201_MII_MAC1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1 .lut_mask = 16'h8CCC;
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector1~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector1~1_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & (\RTL8201_MII_MAC1|Selector1~0_combout  & !\RTL8201_MII_MAC1|Toggle_Send [2]))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|Selector1~0_combout ),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector1~1 .lut_mask = 16'h00A0;
defparam \RTL8201_MII_MAC1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector1~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector1~2_combout  = (\IP1|SEND_EN~q  & (!\RTL8201_MII_MAC1|Selector1~1_combout  & ((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ))))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ),
	.datab(\IP1|SEND_EN~q ),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.datad(\RTL8201_MII_MAC1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector1~2 .lut_mask = 16'h00C4;
defparam \RTL8201_MII_MAC1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector2~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector2~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & (((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ) # (!\IP1|SEND_EN~q )))) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & 
// (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q  & ((!\IP1|SEND_EN~q ))))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.datab(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ),
	.datad(\IP1|SEND_EN~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector2~0 .lut_mask = 16'hC0EE;
defparam \RTL8201_MII_MAC1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector2~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector2~1_combout  = (\RTL8201_MII_MAC1|Selector2~0_combout  & ((\RTL8201_MII_MAC1|Toggle_Send [2]) # ((!\RTL8201_MII_MAC1|Selector1~0_combout ) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|Selector2~0_combout ),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datad(\RTL8201_MII_MAC1|Selector1~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector2~1 .lut_mask = 16'h8CCC;
defparam \RTL8201_MII_MAC1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[6]~17 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[6]~17_combout  = (\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout  & ((\RTL8201_MII_MAC1|Toggle_Send [4]) # (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q )))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout ),
	.datad(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[6]~17 .lut_mask = 16'hF0A0;
defparam \RTL8201_MII_MAC1|rdaddress[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \RTL8201_MII_MAC1|rdaddress[0] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[0] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[1]~13 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[1]~13_combout  = (\RTL8201_MII_MAC1|rdaddress [1] & (!\RTL8201_MII_MAC1|rdaddress[0]~12 )) # (!\RTL8201_MII_MAC1|rdaddress [1] & ((\RTL8201_MII_MAC1|rdaddress[0]~12 ) # (GND)))
// \RTL8201_MII_MAC1|rdaddress[1]~14  = CARRY((!\RTL8201_MII_MAC1|rdaddress[0]~12 ) # (!\RTL8201_MII_MAC1|rdaddress [1]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|rdaddress [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[0]~12 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[1]~13_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[1]~14 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[1]~13 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|rdaddress[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \RTL8201_MII_MAC1|rdaddress[1] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[1] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[2]~15 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[2]~15_combout  = (\RTL8201_MII_MAC1|rdaddress [2] & (\RTL8201_MII_MAC1|rdaddress[1]~14  $ (GND))) # (!\RTL8201_MII_MAC1|rdaddress [2] & (!\RTL8201_MII_MAC1|rdaddress[1]~14  & VCC))
// \RTL8201_MII_MAC1|rdaddress[2]~16  = CARRY((\RTL8201_MII_MAC1|rdaddress [2] & !\RTL8201_MII_MAC1|rdaddress[1]~14 ))

	.dataa(\RTL8201_MII_MAC1|rdaddress [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[1]~14 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[2]~15_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[2]~16 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[2]~15 .lut_mask = 16'hA50A;
defparam \RTL8201_MII_MAC1|rdaddress[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \RTL8201_MII_MAC1|rdaddress[2] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[2] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[3]~18 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[3]~18_combout  = (\RTL8201_MII_MAC1|rdaddress [3] & (!\RTL8201_MII_MAC1|rdaddress[2]~16 )) # (!\RTL8201_MII_MAC1|rdaddress [3] & ((\RTL8201_MII_MAC1|rdaddress[2]~16 ) # (GND)))
// \RTL8201_MII_MAC1|rdaddress[3]~19  = CARRY((!\RTL8201_MII_MAC1|rdaddress[2]~16 ) # (!\RTL8201_MII_MAC1|rdaddress [3]))

	.dataa(\RTL8201_MII_MAC1|rdaddress [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[2]~16 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[3]~18_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[3]~19 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[3]~18 .lut_mask = 16'h5A5F;
defparam \RTL8201_MII_MAC1|rdaddress[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \RTL8201_MII_MAC1|rdaddress[3] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[3]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[3] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[4]~20 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[4]~20_combout  = (\RTL8201_MII_MAC1|rdaddress [4] & (\RTL8201_MII_MAC1|rdaddress[3]~19  $ (GND))) # (!\RTL8201_MII_MAC1|rdaddress [4] & (!\RTL8201_MII_MAC1|rdaddress[3]~19  & VCC))
// \RTL8201_MII_MAC1|rdaddress[4]~21  = CARRY((\RTL8201_MII_MAC1|rdaddress [4] & !\RTL8201_MII_MAC1|rdaddress[3]~19 ))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|rdaddress [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[3]~19 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[4]~20_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[4]~21 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[4]~20 .lut_mask = 16'hC30C;
defparam \RTL8201_MII_MAC1|rdaddress[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \RTL8201_MII_MAC1|rdaddress[4] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[4]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[4] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[5]~22 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[5]~22_combout  = (\RTL8201_MII_MAC1|rdaddress [5] & (!\RTL8201_MII_MAC1|rdaddress[4]~21 )) # (!\RTL8201_MII_MAC1|rdaddress [5] & ((\RTL8201_MII_MAC1|rdaddress[4]~21 ) # (GND)))
// \RTL8201_MII_MAC1|rdaddress[5]~23  = CARRY((!\RTL8201_MII_MAC1|rdaddress[4]~21 ) # (!\RTL8201_MII_MAC1|rdaddress [5]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|rdaddress [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[4]~21 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[5]~22_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[5]~23 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[5]~22 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|rdaddress[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \RTL8201_MII_MAC1|rdaddress[5] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[5]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[5] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[0]~11 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[0]~11_combout  = (\RTL8201_MII_MAC1|wraddress [0] & (\IP1|SEND_EN~q  $ (VCC))) # (!\RTL8201_MII_MAC1|wraddress [0] & (\IP1|SEND_EN~q  & VCC))
// \RTL8201_MII_MAC1|wraddress[0]~12  = CARRY((\RTL8201_MII_MAC1|wraddress [0] & \IP1|SEND_EN~q ))

	.dataa(\RTL8201_MII_MAC1|wraddress [0]),
	.datab(\IP1|SEND_EN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|wraddress[0]~11_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[0]~12 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[0]~11 .lut_mask = 16'h6688;
defparam \RTL8201_MII_MAC1|wraddress[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[4]~19 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[4]~19_combout  = (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & ((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ) # (\IP1|SEND_EN~q )))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_IDLE~q ),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datad(\IP1|SEND_EN~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[4]~19 .lut_mask = 16'h0F0A;
defparam \RTL8201_MII_MAC1|wraddress[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \RTL8201_MII_MAC1|wraddress[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[0] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[1]~13 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[1]~13_combout  = (\RTL8201_MII_MAC1|wraddress [1] & (!\RTL8201_MII_MAC1|wraddress[0]~12 )) # (!\RTL8201_MII_MAC1|wraddress [1] & ((\RTL8201_MII_MAC1|wraddress[0]~12 ) # (GND)))
// \RTL8201_MII_MAC1|wraddress[1]~14  = CARRY((!\RTL8201_MII_MAC1|wraddress[0]~12 ) # (!\RTL8201_MII_MAC1|wraddress [1]))

	.dataa(\RTL8201_MII_MAC1|wraddress [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[0]~12 ),
	.combout(\RTL8201_MII_MAC1|wraddress[1]~13_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[1]~14 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[1]~13 .lut_mask = 16'h5A5F;
defparam \RTL8201_MII_MAC1|wraddress[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \RTL8201_MII_MAC1|wraddress[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[1] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[2]~15 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[2]~15_combout  = (\RTL8201_MII_MAC1|wraddress [2] & (\RTL8201_MII_MAC1|wraddress[1]~14  $ (GND))) # (!\RTL8201_MII_MAC1|wraddress [2] & (!\RTL8201_MII_MAC1|wraddress[1]~14  & VCC))
// \RTL8201_MII_MAC1|wraddress[2]~16  = CARRY((\RTL8201_MII_MAC1|wraddress [2] & !\RTL8201_MII_MAC1|wraddress[1]~14 ))

	.dataa(\RTL8201_MII_MAC1|wraddress [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[1]~14 ),
	.combout(\RTL8201_MII_MAC1|wraddress[2]~15_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[2]~16 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[2]~15 .lut_mask = 16'hA50A;
defparam \RTL8201_MII_MAC1|wraddress[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \RTL8201_MII_MAC1|wraddress[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[2] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[3]~17 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[3]~17_combout  = (\RTL8201_MII_MAC1|wraddress [3] & (!\RTL8201_MII_MAC1|wraddress[2]~16 )) # (!\RTL8201_MII_MAC1|wraddress [3] & ((\RTL8201_MII_MAC1|wraddress[2]~16 ) # (GND)))
// \RTL8201_MII_MAC1|wraddress[3]~18  = CARRY((!\RTL8201_MII_MAC1|wraddress[2]~16 ) # (!\RTL8201_MII_MAC1|wraddress [3]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|wraddress [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[2]~16 ),
	.combout(\RTL8201_MII_MAC1|wraddress[3]~17_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[3]~18 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[3]~17 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|wraddress[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \RTL8201_MII_MAC1|wraddress[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[3]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[3] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[4]~20 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[4]~20_combout  = (\RTL8201_MII_MAC1|wraddress [4] & (\RTL8201_MII_MAC1|wraddress[3]~18  $ (GND))) # (!\RTL8201_MII_MAC1|wraddress [4] & (!\RTL8201_MII_MAC1|wraddress[3]~18  & VCC))
// \RTL8201_MII_MAC1|wraddress[4]~21  = CARRY((\RTL8201_MII_MAC1|wraddress [4] & !\RTL8201_MII_MAC1|wraddress[3]~18 ))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|wraddress [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[3]~18 ),
	.combout(\RTL8201_MII_MAC1|wraddress[4]~20_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[4]~21 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[4]~20 .lut_mask = 16'hC30C;
defparam \RTL8201_MII_MAC1|wraddress[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \RTL8201_MII_MAC1|wraddress[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[4]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[4] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[5]~22 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[5]~22_combout  = (\RTL8201_MII_MAC1|wraddress [5] & (!\RTL8201_MII_MAC1|wraddress[4]~21 )) # (!\RTL8201_MII_MAC1|wraddress [5] & ((\RTL8201_MII_MAC1|wraddress[4]~21 ) # (GND)))
// \RTL8201_MII_MAC1|wraddress[5]~23  = CARRY((!\RTL8201_MII_MAC1|wraddress[4]~21 ) # (!\RTL8201_MII_MAC1|wraddress [5]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|wraddress [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[4]~21 ),
	.combout(\RTL8201_MII_MAC1|wraddress[5]~22_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[5]~23 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[5]~22 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|wraddress[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \RTL8201_MII_MAC1|wraddress[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[5]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[5] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~2_combout  = (\RTL8201_MII_MAC1|rdaddress [4] & (\RTL8201_MII_MAC1|wraddress [4] & (\RTL8201_MII_MAC1|rdaddress [5] $ (!\RTL8201_MII_MAC1|wraddress [5])))) # (!\RTL8201_MII_MAC1|rdaddress [4] & (!\RTL8201_MII_MAC1|wraddress [4] & 
// (\RTL8201_MII_MAC1|rdaddress [5] $ (!\RTL8201_MII_MAC1|wraddress [5]))))

	.dataa(\RTL8201_MII_MAC1|rdaddress [4]),
	.datab(\RTL8201_MII_MAC1|rdaddress [5]),
	.datac(\RTL8201_MII_MAC1|wraddress [5]),
	.datad(\RTL8201_MII_MAC1|wraddress [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~2 .lut_mask = 16'h8241;
defparam \RTL8201_MII_MAC1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~1_combout  = (\RTL8201_MII_MAC1|rdaddress [2] & (\RTL8201_MII_MAC1|wraddress [2] & (\RTL8201_MII_MAC1|rdaddress [3] $ (!\RTL8201_MII_MAC1|wraddress [3])))) # (!\RTL8201_MII_MAC1|rdaddress [2] & (!\RTL8201_MII_MAC1|wraddress [2] & 
// (\RTL8201_MII_MAC1|rdaddress [3] $ (!\RTL8201_MII_MAC1|wraddress [3]))))

	.dataa(\RTL8201_MII_MAC1|rdaddress [2]),
	.datab(\RTL8201_MII_MAC1|rdaddress [3]),
	.datac(\RTL8201_MII_MAC1|wraddress [2]),
	.datad(\RTL8201_MII_MAC1|wraddress [3]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~1 .lut_mask = 16'h8421;
defparam \RTL8201_MII_MAC1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Mux3~0_combout ) # ((\RTL8201_MII_MAC1|Mux3~2_combout  & \RTL8201_MII_MAC1|Mux3~1_combout ))))

	.dataa(\RTL8201_MII_MAC1|Mux3~0_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|Mux3~2_combout ),
	.datad(\RTL8201_MII_MAC1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~3 .lut_mask = 16'hC888;
defparam \RTL8201_MII_MAC1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[6]~24 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[6]~24_combout  = (\RTL8201_MII_MAC1|rdaddress [6] & (\RTL8201_MII_MAC1|rdaddress[5]~23  $ (GND))) # (!\RTL8201_MII_MAC1|rdaddress [6] & (!\RTL8201_MII_MAC1|rdaddress[5]~23  & VCC))
// \RTL8201_MII_MAC1|rdaddress[6]~25  = CARRY((\RTL8201_MII_MAC1|rdaddress [6] & !\RTL8201_MII_MAC1|rdaddress[5]~23 ))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|rdaddress [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[5]~23 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[6]~24_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[6]~25 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[6]~24 .lut_mask = 16'hC30C;
defparam \RTL8201_MII_MAC1|rdaddress[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \RTL8201_MII_MAC1|rdaddress[6] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[6]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[6] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[7]~26 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[7]~26_combout  = (\RTL8201_MII_MAC1|rdaddress [7] & (!\RTL8201_MII_MAC1|rdaddress[6]~25 )) # (!\RTL8201_MII_MAC1|rdaddress [7] & ((\RTL8201_MII_MAC1|rdaddress[6]~25 ) # (GND)))
// \RTL8201_MII_MAC1|rdaddress[7]~27  = CARRY((!\RTL8201_MII_MAC1|rdaddress[6]~25 ) # (!\RTL8201_MII_MAC1|rdaddress [7]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|rdaddress [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[6]~25 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[7]~26_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[7]~27 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[7]~26 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|rdaddress[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \RTL8201_MII_MAC1|rdaddress[7] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[7]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[7] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[6]~24 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[6]~24_combout  = (\RTL8201_MII_MAC1|wraddress [6] & (\RTL8201_MII_MAC1|wraddress[5]~23  $ (GND))) # (!\RTL8201_MII_MAC1|wraddress [6] & (!\RTL8201_MII_MAC1|wraddress[5]~23  & VCC))
// \RTL8201_MII_MAC1|wraddress[6]~25  = CARRY((\RTL8201_MII_MAC1|wraddress [6] & !\RTL8201_MII_MAC1|wraddress[5]~23 ))

	.dataa(\RTL8201_MII_MAC1|wraddress [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[5]~23 ),
	.combout(\RTL8201_MII_MAC1|wraddress[6]~24_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[6]~25 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[6]~24 .lut_mask = 16'hA50A;
defparam \RTL8201_MII_MAC1|wraddress[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \RTL8201_MII_MAC1|wraddress[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[6]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[6] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[7]~26 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[7]~26_combout  = (\RTL8201_MII_MAC1|wraddress [7] & (!\RTL8201_MII_MAC1|wraddress[6]~25 )) # (!\RTL8201_MII_MAC1|wraddress [7] & ((\RTL8201_MII_MAC1|wraddress[6]~25 ) # (GND)))
// \RTL8201_MII_MAC1|wraddress[7]~27  = CARRY((!\RTL8201_MII_MAC1|wraddress[6]~25 ) # (!\RTL8201_MII_MAC1|wraddress [7]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|wraddress [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[6]~25 ),
	.combout(\RTL8201_MII_MAC1|wraddress[7]~26_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[7]~27 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[7]~26 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|wraddress[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \RTL8201_MII_MAC1|wraddress[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[7]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[7] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~5 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~5_combout  = (\RTL8201_MII_MAC1|rdaddress [6] & (\RTL8201_MII_MAC1|wraddress [6] & (\RTL8201_MII_MAC1|rdaddress [7] $ (!\RTL8201_MII_MAC1|wraddress [7])))) # (!\RTL8201_MII_MAC1|rdaddress [6] & (!\RTL8201_MII_MAC1|wraddress [6] & 
// (\RTL8201_MII_MAC1|rdaddress [7] $ (!\RTL8201_MII_MAC1|wraddress [7]))))

	.dataa(\RTL8201_MII_MAC1|rdaddress [6]),
	.datab(\RTL8201_MII_MAC1|rdaddress [7]),
	.datac(\RTL8201_MII_MAC1|wraddress [6]),
	.datad(\RTL8201_MII_MAC1|wraddress [7]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~5 .lut_mask = 16'h8421;
defparam \RTL8201_MII_MAC1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~4_combout  = (\RTL8201_MII_MAC1|wraddress [0] & (\RTL8201_MII_MAC1|rdaddress [0] & (\RTL8201_MII_MAC1|rdaddress [1] $ (!\RTL8201_MII_MAC1|wraddress [1])))) # (!\RTL8201_MII_MAC1|wraddress [0] & (!\RTL8201_MII_MAC1|rdaddress [0] & 
// (\RTL8201_MII_MAC1|rdaddress [1] $ (!\RTL8201_MII_MAC1|wraddress [1]))))

	.dataa(\RTL8201_MII_MAC1|wraddress [0]),
	.datab(\RTL8201_MII_MAC1|rdaddress [1]),
	.datac(\RTL8201_MII_MAC1|rdaddress [0]),
	.datad(\RTL8201_MII_MAC1|wraddress [1]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~4 .lut_mask = 16'h8421;
defparam \RTL8201_MII_MAC1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[8]~28 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[8]~28_combout  = (\RTL8201_MII_MAC1|wraddress [8] & (\RTL8201_MII_MAC1|wraddress[7]~27  $ (GND))) # (!\RTL8201_MII_MAC1|wraddress [8] & (!\RTL8201_MII_MAC1|wraddress[7]~27  & VCC))
// \RTL8201_MII_MAC1|wraddress[8]~29  = CARRY((\RTL8201_MII_MAC1|wraddress [8] & !\RTL8201_MII_MAC1|wraddress[7]~27 ))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|wraddress [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[7]~27 ),
	.combout(\RTL8201_MII_MAC1|wraddress[8]~28_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[8]~29 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[8]~28 .lut_mask = 16'hC30C;
defparam \RTL8201_MII_MAC1|wraddress[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \RTL8201_MII_MAC1|wraddress[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[8]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[8] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[8]~28 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[8]~28_combout  = (\RTL8201_MII_MAC1|rdaddress [8] & (\RTL8201_MII_MAC1|rdaddress[7]~27  $ (GND))) # (!\RTL8201_MII_MAC1|rdaddress [8] & (!\RTL8201_MII_MAC1|rdaddress[7]~27  & VCC))
// \RTL8201_MII_MAC1|rdaddress[8]~29  = CARRY((\RTL8201_MII_MAC1|rdaddress [8] & !\RTL8201_MII_MAC1|rdaddress[7]~27 ))

	.dataa(\RTL8201_MII_MAC1|rdaddress [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[7]~27 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[8]~28_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[8]~29 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[8]~28 .lut_mask = 16'hA50A;
defparam \RTL8201_MII_MAC1|rdaddress[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \RTL8201_MII_MAC1|rdaddress[8] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[8]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[8] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~6_combout  = (!\RTL8201_MII_MAC1|Toggle_Send [2] & (\RTL8201_MII_MAC1|wraddress [8] $ (!\RTL8201_MII_MAC1|rdaddress [8])))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|wraddress [8]),
	.datad(\RTL8201_MII_MAC1|rdaddress [8]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~6 .lut_mask = 16'h3003;
defparam \RTL8201_MII_MAC1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[9]~30 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[9]~30_combout  = (\RTL8201_MII_MAC1|rdaddress [9] & (!\RTL8201_MII_MAC1|rdaddress[8]~29 )) # (!\RTL8201_MII_MAC1|rdaddress [9] & ((\RTL8201_MII_MAC1|rdaddress[8]~29 ) # (GND)))
// \RTL8201_MII_MAC1|rdaddress[9]~31  = CARRY((!\RTL8201_MII_MAC1|rdaddress[8]~29 ) # (!\RTL8201_MII_MAC1|rdaddress [9]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|rdaddress [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|rdaddress[8]~29 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[9]~30_combout ),
	.cout(\RTL8201_MII_MAC1|rdaddress[9]~31 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[9]~30 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|rdaddress[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \RTL8201_MII_MAC1|rdaddress[9] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[9]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[9] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|rdaddress[10]~32 (
// Equation(s):
// \RTL8201_MII_MAC1|rdaddress[10]~32_combout  = \RTL8201_MII_MAC1|rdaddress [10] $ (!\RTL8201_MII_MAC1|rdaddress[9]~31 )

	.dataa(\RTL8201_MII_MAC1|rdaddress [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RTL8201_MII_MAC1|rdaddress[9]~31 ),
	.combout(\RTL8201_MII_MAC1|rdaddress[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[10]~32 .lut_mask = 16'hA5A5;
defparam \RTL8201_MII_MAC1|rdaddress[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \RTL8201_MII_MAC1|rdaddress[10] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|rdaddress[10]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|rdaddress[6]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|rdaddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|rdaddress[10] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|rdaddress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[9]~30 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[9]~30_combout  = (\RTL8201_MII_MAC1|wraddress [9] & (!\RTL8201_MII_MAC1|wraddress[8]~29 )) # (!\RTL8201_MII_MAC1|wraddress [9] & ((\RTL8201_MII_MAC1|wraddress[8]~29 ) # (GND)))
// \RTL8201_MII_MAC1|wraddress[9]~31  = CARRY((!\RTL8201_MII_MAC1|wraddress[8]~29 ) # (!\RTL8201_MII_MAC1|wraddress [9]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|wraddress [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RTL8201_MII_MAC1|wraddress[8]~29 ),
	.combout(\RTL8201_MII_MAC1|wraddress[9]~30_combout ),
	.cout(\RTL8201_MII_MAC1|wraddress[9]~31 ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[9]~30 .lut_mask = 16'h3C3F;
defparam \RTL8201_MII_MAC1|wraddress[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \RTL8201_MII_MAC1|wraddress[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[9]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[9] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|wraddress[10]~32 (
// Equation(s):
// \RTL8201_MII_MAC1|wraddress[10]~32_combout  = \RTL8201_MII_MAC1|wraddress[9]~31  $ (!\RTL8201_MII_MAC1|wraddress [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RTL8201_MII_MAC1|wraddress [10]),
	.cin(\RTL8201_MII_MAC1|wraddress[9]~31 ),
	.combout(\RTL8201_MII_MAC1|wraddress[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[10]~32 .lut_mask = 16'hF00F;
defparam \RTL8201_MII_MAC1|wraddress[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \RTL8201_MII_MAC1|wraddress[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wraddress[10]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|wraddress[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wraddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wraddress[10] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wraddress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~7 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~7_combout  = (\RTL8201_MII_MAC1|rdaddress [10] & (\RTL8201_MII_MAC1|wraddress [10] & (\RTL8201_MII_MAC1|rdaddress [9] $ (!\RTL8201_MII_MAC1|wraddress [9])))) # (!\RTL8201_MII_MAC1|rdaddress [10] & (!\RTL8201_MII_MAC1|wraddress [10] 
// & (\RTL8201_MII_MAC1|rdaddress [9] $ (!\RTL8201_MII_MAC1|wraddress [9]))))

	.dataa(\RTL8201_MII_MAC1|rdaddress [10]),
	.datab(\RTL8201_MII_MAC1|rdaddress [9]),
	.datac(\RTL8201_MII_MAC1|wraddress [10]),
	.datad(\RTL8201_MII_MAC1|wraddress [9]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~7 .lut_mask = 16'h8421;
defparam \RTL8201_MII_MAC1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~8 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~8_combout  = (\RTL8201_MII_MAC1|Mux3~5_combout  & (\RTL8201_MII_MAC1|Mux3~4_combout  & (\RTL8201_MII_MAC1|Mux3~6_combout  & \RTL8201_MII_MAC1|Mux3~7_combout )))

	.dataa(\RTL8201_MII_MAC1|Mux3~5_combout ),
	.datab(\RTL8201_MII_MAC1|Mux3~4_combout ),
	.datac(\RTL8201_MII_MAC1|Mux3~6_combout ),
	.datad(\RTL8201_MII_MAC1|Mux3~7_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~8 .lut_mask = 16'h8000;
defparam \RTL8201_MII_MAC1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux3~11 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux3~11_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|Mux3~10_combout )) # (!\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|Mux3~3_combout  & ((\RTL8201_MII_MAC1|Mux3~10_combout ) # 
// (\RTL8201_MII_MAC1|Mux3~8_combout ))))

	.dataa(\RTL8201_MII_MAC1|Mux3~10_combout ),
	.datab(\RTL8201_MII_MAC1|Mux3~3_combout ),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Mux3~8_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux3~11 .lut_mask = 16'hACA8;
defparam \RTL8201_MII_MAC1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \RTL8201_MII_MAC1|Toggle_Send[1] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Mux3~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[1] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|Toggle_Send[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux1~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux1~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|Toggle_Send [2]))) # (!\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|Toggle_Send [3]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux1~0 .lut_mask = 16'hFC0C;
defparam \RTL8201_MII_MAC1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[3]~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[3]~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Mux1~0_combout ))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & (\RTL8201_MII_MAC1|Toggle_Send [3]))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~0 .lut_mask = 16'hFA50;
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[3]~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[3]~6_combout  = (\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & (\RTL8201_MII_MAC1|Add1~6_combout  & ((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ) # (!\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout ),
	.datac(\RTL8201_MII_MAC1|Add1~6_combout ),
	.datad(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~6 .lut_mask = 16'hA020;
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \RTL8201_MII_MAC1|Toggle_Send[3] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Toggle_Send[3]~0_combout ),
	.asdata(\RTL8201_MII_MAC1|Toggle_Send[3]~6_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RTL8201_MII_MAC1|Toggle_Send [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[3] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|Toggle_Send[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[0]~9 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[0]~9_combout  = (\RTL8201_MII_MAC1|Toggle_Send [4] & (\RTL8201_MII_MAC1|Toggle_Send [0] $ (((\RTL8201_MII_MAC1|Toggle_Send [2] & \RTL8201_MII_MAC1|Toggle_Send [3]))))) # (!\RTL8201_MII_MAC1|Toggle_Send [4] & 
// (((\RTL8201_MII_MAC1|Toggle_Send [3]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[0]~9 .lut_mask = 16'h6CF0;
defparam \RTL8201_MII_MAC1|Toggle_Send[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[0]~10 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[0]~10_combout  = (\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & (\RTL8201_MII_MAC1|Add1~0_combout  & ((\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ) # (!\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout )))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & (((\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout  & !\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ))))

	.dataa(\RTL8201_MII_MAC1|Add1~0_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send[3]~5_combout ),
	.datac(\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ),
	.datad(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[0]~10 .lut_mask = 16'hA02C;
defparam \RTL8201_MII_MAC1|Toggle_Send[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[0]~11 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[0]~11_combout  = (\RTL8201_MII_MAC1|Toggle_Send [4] & (!\RTL8201_MII_MAC1|Toggle_Send[0]~9_combout )) # (!\RTL8201_MII_MAC1|Toggle_Send [4] & ((\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & 
// ((\RTL8201_MII_MAC1|Toggle_Send[0]~10_combout ))) # (!\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & (!\RTL8201_MII_MAC1|Toggle_Send[0]~9_combout  & !\RTL8201_MII_MAC1|Toggle_Send[0]~10_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send[0]~9_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ),
	.datad(\RTL8201_MII_MAC1|Toggle_Send[0]~10_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[0]~11 .lut_mask = 16'h7445;
defparam \RTL8201_MII_MAC1|Toggle_Send[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \RTL8201_MII_MAC1|Toggle_Send[0] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Toggle_Send[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[0] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|Toggle_Send[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[3]~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & (((!\RTL8201_MII_MAC1|Toggle_Send [1]) # (!\RTL8201_MII_MAC1|Toggle_Send [3])) # (!\RTL8201_MII_MAC1|Toggle_Send [2]))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & 
// ((\RTL8201_MII_MAC1|Toggle_Send [2]) # ((\RTL8201_MII_MAC1|Toggle_Send [3]) # (\RTL8201_MII_MAC1|Toggle_Send [1]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~2 .lut_mask = 16'h7FFE;
defparam \RTL8201_MII_MAC1|Toggle_Send[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[2]~7 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[2]~7_combout  = \RTL8201_MII_MAC1|Toggle_Send [2] $ (((!\RTL8201_MII_MAC1|Toggle_Send [3] & (\RTL8201_MII_MAC1|Toggle_Send [1] & \RTL8201_MII_MAC1|Toggle_Send [0]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[2]~7 .lut_mask = 16'h9AAA;
defparam \RTL8201_MII_MAC1|Toggle_Send[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|Toggle_Send[2]~8 (
// Equation(s):
// \RTL8201_MII_MAC1|Toggle_Send[2]~8_combout  = (\RTL8201_MII_MAC1|Toggle_Send [4] & (((\RTL8201_MII_MAC1|Toggle_Send[2]~7_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [4] & (\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout  & (\RTL8201_MII_MAC1|Add1~4_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send[3]~2_combout ),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datac(\RTL8201_MII_MAC1|Add1~4_combout ),
	.datad(\RTL8201_MII_MAC1|Toggle_Send[2]~7_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Toggle_Send[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[2]~8 .lut_mask = 16'hEC20;
defparam \RTL8201_MII_MAC1|Toggle_Send[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \RTL8201_MII_MAC1|Toggle_Send[2] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Toggle_Send[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Toggle_Send[2] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|Toggle_Send[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector48~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector48~0_combout  = (!\RTL8201_MII_MAC1|Toggle_Send [2] & ((\RTL8201_MII_MAC1|Toggle_Send [3] & (\RTL8201_MII_MAC1|Toggle_Send [1] & \RTL8201_MII_MAC1|Toggle_Send [4])) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & !\RTL8201_MII_MAC1|Toggle_Send [4]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector48~0 .lut_mask = 16'h4001;
defparam \RTL8201_MII_MAC1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|ETH_TX_EN~0 (
// Equation(s):
// \RTL8201_MII_MAC1|ETH_TX_EN~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & !\RTL8201_MII_MAC1|Toggle_Send [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|ETH_TX_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_EN~0 .lut_mask = 16'h00F0;
defparam \RTL8201_MII_MAC1|ETH_TX_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|ETH_TX_EN~1 (
// Equation(s):
// \RTL8201_MII_MAC1|ETH_TX_EN~1_combout  = (\RTL8201_MII_MAC1|Selector48~0_combout  & ((\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|ETH_TX_EN~q ))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & (\RTL8201_MII_MAC1|ETH_TX_EN~0_combout )))) # 
// (!\RTL8201_MII_MAC1|Selector48~0_combout  & (((\RTL8201_MII_MAC1|ETH_TX_EN~q ))))

	.dataa(\RTL8201_MII_MAC1|Selector48~0_combout ),
	.datab(\RTL8201_MII_MAC1|ETH_TX_EN~0_combout ),
	.datac(\RTL8201_MII_MAC1|ETH_TX_EN~q ),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|ETH_TX_EN~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_EN~1 .lut_mask = 16'hF0D8;
defparam \RTL8201_MII_MAC1|ETH_TX_EN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \RTL8201_MII_MAC1|ETH_TX_EN (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|ETH_TX_EN~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|ETH_TX_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_EN .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|ETH_TX_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \IP1|Selector44~2 (
// Equation(s):
// \IP1|Selector44~2_combout  = (!\IP1|Send_State.0100000~q  & (!\IP1|Send_State.0011100~q  & (!\IP1|Send_State.0011001~q  & !\IP1|Send_State.0001011~q )))

	.dataa(\IP1|Send_State.0100000~q ),
	.datab(\IP1|Send_State.0011100~q ),
	.datac(\IP1|Send_State.0011001~q ),
	.datad(\IP1|Send_State.0001011~q ),
	.cin(gnd),
	.combout(\IP1|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector44~2 .lut_mask = 16'h0001;
defparam \IP1|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \IP1|SEND_DATA[0]~0 (
// Equation(s):
// \IP1|SEND_DATA[0]~0_combout  = (\IP1|Send_State.0100100~q ) # (((\IP1|Send_State.0100011~q  & !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # (!\IP1|Send_State.0000000~q ))

	.dataa(\IP1|Send_State.0100011~q ),
	.datab(\IP1|Send_State.0100100~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\IP1|Send_State.0000000~q ),
	.cin(gnd),
	.combout(\IP1|SEND_DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|SEND_DATA[0]~0 .lut_mask = 16'hCEFF;
defparam \IP1|SEND_DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \IP1|SEND_DATA[0]~1 (
// Equation(s):
// \IP1|SEND_DATA[0]~1_combout  = (!\IP1|Send_State.0100110~q  & (!\IP1|Send_State.0100101~q  & !\IP1|SEND_DATA[0]~0_combout ))

	.dataa(gnd),
	.datab(\IP1|Send_State.0100110~q ),
	.datac(\IP1|Send_State.0100101~q ),
	.datad(\IP1|SEND_DATA[0]~0_combout ),
	.cin(gnd),
	.combout(\IP1|SEND_DATA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|SEND_DATA[0]~1 .lut_mask = 16'h0003;
defparam \IP1|SEND_DATA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (data[0] & (((\sendflag.00011111~q ) # (\sendflag.00100000~q )) # (!\sendflag.00000000~q )))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\sendflag.00100000~q ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hFD00;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\sendflag.00010001~q ) # ((\sendflag.00010101~q ) # ((\sendflag.00011101~q ) # (\sendflag.00001010~q )))

	.dataa(\sendflag.00010001~q ),
	.datab(\sendflag.00010101~q ),
	.datac(\sendflag.00011101~q ),
	.datad(\sendflag.00001010~q ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hFFFE;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\sendflag.00010100~q  & (!\sendflag.00001101~q  & !\sendflag.00011000~q ))

	.dataa(gnd),
	.datab(\sendflag.00010100~q ),
	.datac(\sendflag.00001101~q ),
	.datad(\sendflag.00011000~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h0003;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (!\sendflag.00010000~q  & (\Selector6~0_combout  & (!\sendflag.00000011~q  & !\sendflag.00011100~q )))

	.dataa(\sendflag.00010000~q ),
	.datab(\Selector6~0_combout ),
	.datac(\sendflag.00000011~q ),
	.datad(\sendflag.00011100~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h0004;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (!\sendflag.00000001~q  & (!\sendflag.00010011~q  & \Selector8~0_combout ))

	.dataa(\sendflag.00000001~q ),
	.datab(gnd),
	.datac(\sendflag.00010011~q ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'h0500;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \Selector9~3 (
// Equation(s):
// \Selector9~3_combout  = (\sendflag.00011110~q ) # ((\Selector9~0_combout ) # ((\Selector9~1_combout ) # (!\Selector9~2_combout )))

	.dataa(\sendflag.00011110~q ),
	.datab(\Selector9~0_combout ),
	.datac(\Selector9~1_combout ),
	.datad(\Selector9~2_combout ),
	.cin(gnd),
	.combout(\Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~3 .lut_mask = 16'hFEFF;
defparam \Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector9~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] $ 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT )

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))) # (!\IP1|rdreq~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [0]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'h74F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout  = (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & (\IP1|rdreq~q  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(\IP1|rdreq~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12 .lut_mask = 16'h5000;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [0]))) # (!\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [1]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hF870;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))) # (!\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [2]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hF870;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [2])) # (!\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [3]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\IP1|rdreq~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hD8F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = (\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [3])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))) # (!\IP1|rdreq~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [4]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 16'hB8F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [4])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))) # (!\IP1|rdreq~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [5]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 16'hB8F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [5]))) # (!\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [6])))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [6]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 16'hF870;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = (\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [6])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))) # (!\IP1|rdreq~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [7]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 16'hB8F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT )) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & 
// ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # (GND)))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY((!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ) # 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [7])) # (!\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [8]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(\IP1|rdreq~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 16'hD8F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  $ (GND))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & 
// (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  & VCC))
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & 
// !\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.cout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [8]))) # (!\IP1|rdreq~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [9])))) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [9]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 16'hF870;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout  = \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] $ 
// (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT )

	.dataa(gnd),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 16'h3C3C;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|_~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\IP1|aclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = (\IP1|rdreq~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [9])) # (!\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [10]))))) # (!\IP1|rdreq~q  & (((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [10]))))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datab(\IP1|rdreq~q ),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 16'hB8F0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (!\sendflag.00001100~q  & (!\sendflag.00000110~q  & (!\sendflag.00001011~q  & !\sendflag.00001110~q )))

	.dataa(\sendflag.00001100~q ),
	.datab(\sendflag.00000110~q ),
	.datac(\sendflag.00001011~q ),
	.datad(\sendflag.00001110~q ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h0001;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (\Selector6~2_combout  & (!\sendflag.00010010~q  & !\sendflag.00010101~q ))

	.dataa(\Selector6~2_combout ),
	.datab(gnd),
	.datac(\sendflag.00010010~q ),
	.datad(\sendflag.00010101~q ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'h000A;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\sendflag.00011010~q ) # ((\sendflag.00001010~q ) # ((\sendflag.00010001~q ) # (\sendflag.00010111~q )))

	.dataa(\sendflag.00011010~q ),
	.datab(\sendflag.00001010~q ),
	.datac(\sendflag.00010001~q ),
	.datad(\sendflag.00010111~q ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFFFE;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (data[2] & (((\sendflag.00011111~q ) # (\sendflag.00100000~q )) # (!\sendflag.00000000~q )))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\sendflag.00100000~q ),
	.datad(data[2]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hFD00;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (((\Selector7~1_combout ) # (\Selector7~0_combout )) # (!\Selector6~3_combout )) # (!\Selector8~0_combout )

	.dataa(\Selector8~0_combout ),
	.datab(\Selector6~3_combout ),
	.datac(\Selector7~1_combout ),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hFFF7;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data[2] .is_wysiwyg = "true";
defparam \data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\sendflag.00000000~q  & (!\sendflag.00011111~q  & !\sendflag.00100000~q ))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\sendflag.00100000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h0202;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ((\sendflag.00000010~q ) # ((!\WideOr2~0_combout  & data[3]))) # (!\Selector6~0_combout )

	.dataa(\WideOr2~0_combout ),
	.datab(\Selector6~0_combout ),
	.datac(\sendflag.00000010~q ),
	.datad(data[3]),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hF7F3;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \Selector6~4 (
// Equation(s):
// \Selector6~4_combout  = ((\sendflag.00001001~q ) # (\Selector6~1_combout )) # (!\Selector6~3_combout )

	.dataa(\Selector6~3_combout ),
	.datab(gnd),
	.datac(\sendflag.00001001~q ),
	.datad(\Selector6~1_combout ),
	.cin(gnd),
	.combout(\Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~4 .lut_mask = 16'hFFF5;
defparam \Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data[3] .is_wysiwyg = "true";
defparam \data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\sendflag.00000001~q ) # ((\sendflag.00000011~q ) # ((\sendflag.00000100~q ) # (\sendflag.00000110~q )))

	.dataa(\sendflag.00000001~q ),
	.datab(\sendflag.00000011~q ),
	.datac(\sendflag.00000100~q ),
	.datad(\sendflag.00000110~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFFFE;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\sendflag.00010111~q ) # ((\sendflag.00011011~q ) # (\sendflag.00010000~q ))

	.dataa(\sendflag.00010111~q ),
	.datab(\sendflag.00011011~q ),
	.datac(gnd),
	.datad(\sendflag.00010000~q ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFFEE;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Selector5~0_combout ) # ((\Selector5~1_combout ) # ((!\WideOr2~0_combout  & data[4])))

	.dataa(\WideOr2~0_combout ),
	.datab(\Selector5~0_combout ),
	.datac(data[4]),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hFFDC;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data[4] .is_wysiwyg = "true";
defparam \data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data[4],data[3],data[2],data[0]}),
	.portaaddr({\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "IP:IP1|IP_FIFO:IP_FIFO1|scfifo:scfifo_component|scfifo_pl31:auto_generated|a_dpfifo_0s31:dpfifo|altsyncram_90c1:FIFOram|ALTSYNCRAM";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 11;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 4;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 2047;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 11;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 4;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 2047;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \IP1|Selector44~0 (
// Equation(s):
// \IP1|Selector44~0_combout  = (\IP1|Send_State.0000001~q ) # ((\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\IP1|Send_State.0100011~q  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3])))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\IP1|Send_State.0100011~q ),
	.datac(\IP1|Send_State.0000001~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\IP1|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector44~0 .lut_mask = 16'hF8F0;
defparam \IP1|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \IP1|Selector44~1 (
// Equation(s):
// \IP1|Selector44~1_combout  = (\IP1|Send_State.0001000~q ) # ((\IP1|Send_State.0000010~q ) # ((\IP1|Send_State.0001101~q ) # (\IP1|Selector44~0_combout )))

	.dataa(\IP1|Send_State.0001000~q ),
	.datab(\IP1|Send_State.0000010~q ),
	.datac(\IP1|Send_State.0001101~q ),
	.datad(\IP1|Selector44~0_combout ),
	.cin(gnd),
	.combout(\IP1|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector44~1 .lut_mask = 16'hFFFE;
defparam \IP1|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \IP1|Selector44~3 (
// Equation(s):
// \IP1|Selector44~3_combout  = ((\IP1|Selector44~1_combout ) # ((!\IP1|SEND_DATA[0]~1_combout  & \IP1|SEND_DATA [3]))) # (!\IP1|Selector44~2_combout )

	.dataa(\IP1|Selector44~2_combout ),
	.datab(\IP1|SEND_DATA[0]~1_combout ),
	.datac(\IP1|SEND_DATA [3]),
	.datad(\IP1|Selector44~1_combout ),
	.cin(gnd),
	.combout(\IP1|Selector44~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector44~3 .lut_mask = 16'hFF75;
defparam \IP1|Selector44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \IP1|SEND_DATA[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector44~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[3] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \IP1|Selector47~0 (
// Equation(s):
// \IP1|Selector47~0_combout  = (\IP1|Send_State.0100000~q ) # ((\IP1|Send_State.0011111~q ) # ((\IP1|Send_State.0011100~q ) # (\IP1|Send_State.0011011~q )))

	.dataa(\IP1|Send_State.0100000~q ),
	.datab(\IP1|Send_State.0011111~q ),
	.datac(\IP1|Send_State.0011100~q ),
	.datad(\IP1|Send_State.0011011~q ),
	.cin(gnd),
	.combout(\IP1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~0 .lut_mask = 16'hFFFE;
defparam \IP1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \IP1|Selector47~1 (
// Equation(s):
// \IP1|Selector47~1_combout  = (\IP1|Send_State.0011101~q ) # ((\IP1|Send_State.0011110~q ) # ((\IP1|Send_State.0100001~q ) # (\IP1|Selector47~0_combout )))

	.dataa(\IP1|Send_State.0011101~q ),
	.datab(\IP1|Send_State.0011110~q ),
	.datac(\IP1|Send_State.0100001~q ),
	.datad(\IP1|Selector47~0_combout ),
	.cin(gnd),
	.combout(\IP1|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~1 .lut_mask = 16'hFFFE;
defparam \IP1|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \IP1|WideOr39~0 (
// Equation(s):
// \IP1|WideOr39~0_combout  = (!\IP1|Send_State.0010011~q  & (!\IP1|Send_State.0010000~q  & (!\IP1|Send_State.0001110~q  & !\IP1|Send_State.0001101~q )))

	.dataa(\IP1|Send_State.0010011~q ),
	.datab(\IP1|Send_State.0010000~q ),
	.datac(\IP1|Send_State.0001110~q ),
	.datad(\IP1|Send_State.0001101~q ),
	.cin(gnd),
	.combout(\IP1|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|WideOr39~0 .lut_mask = 16'h0001;
defparam \IP1|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \IP1|Selector45~0 (
// Equation(s):
// \IP1|Selector45~0_combout  = (!\IP1|Send_State.0011000~q  & (!\IP1|Send_State.0010010~q  & (!\IP1|Send_State.0010001~q  & !\IP1|Send_State.0011001~q )))

	.dataa(\IP1|Send_State.0011000~q ),
	.datab(\IP1|Send_State.0010010~q ),
	.datac(\IP1|Send_State.0010001~q ),
	.datad(\IP1|Send_State.0011001~q ),
	.cin(gnd),
	.combout(\IP1|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector45~0 .lut_mask = 16'h0001;
defparam \IP1|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \IP1|WideOr39~1 (
// Equation(s):
// \IP1|WideOr39~1_combout  = (!\IP1|Send_State.0010100~q  & (!\IP1|Send_State.0010111~q  & (!\IP1|Send_State.0010101~q  & !\IP1|Send_State.0010110~q )))

	.dataa(\IP1|Send_State.0010100~q ),
	.datab(\IP1|Send_State.0010111~q ),
	.datac(\IP1|Send_State.0010101~q ),
	.datad(\IP1|Send_State.0010110~q ),
	.cin(gnd),
	.combout(\IP1|WideOr39~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|WideOr39~1 .lut_mask = 16'h0001;
defparam \IP1|WideOr39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \IP1|Selector45~1 (
// Equation(s):
// \IP1|Selector45~1_combout  = (!\IP1|Send_State.0000011~q  & (!\IP1|Send_State.0000110~q  & (!\IP1|Send_State.0000111~q  & !\IP1|Send_State.0001000~q )))

	.dataa(\IP1|Send_State.0000011~q ),
	.datab(\IP1|Send_State.0000110~q ),
	.datac(\IP1|Send_State.0000111~q ),
	.datad(\IP1|Send_State.0001000~q ),
	.cin(gnd),
	.combout(\IP1|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector45~1 .lut_mask = 16'h0001;
defparam \IP1|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \IP1|Selector45~2 (
// Equation(s):
// \IP1|Selector45~2_combout  = (!\IP1|Send_State.0001100~q  & (!\IP1|Send_State.0001010~q  & \IP1|Selector45~1_combout ))

	.dataa(\IP1|Send_State.0001100~q ),
	.datab(\IP1|Send_State.0001010~q ),
	.datac(gnd),
	.datad(\IP1|Selector45~1_combout ),
	.cin(gnd),
	.combout(\IP1|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector45~2 .lut_mask = 16'h1100;
defparam \IP1|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \IP1|Selector45~3 (
// Equation(s):
// \IP1|Selector45~3_combout  = (\IP1|WideOr39~0_combout  & (\IP1|Selector45~0_combout  & (\IP1|WideOr39~1_combout  & \IP1|Selector45~2_combout )))

	.dataa(\IP1|WideOr39~0_combout ),
	.datab(\IP1|Selector45~0_combout ),
	.datac(\IP1|WideOr39~1_combout ),
	.datad(\IP1|Selector45~2_combout ),
	.cin(gnd),
	.combout(\IP1|Selector45~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector45~3 .lut_mask = 16'h8000;
defparam \IP1|Selector45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \IP1|Selector45~4 (
// Equation(s):
// \IP1|Selector45~4_combout  = (!\IP1|Selector47~1_combout  & (!\IP1|Send_State.0100010~q  & ((\IP1|Send_State.0011010~q ) # (\IP1|Selector45~3_combout ))))

	.dataa(\IP1|Selector47~1_combout ),
	.datab(\IP1|Send_State.0011010~q ),
	.datac(\IP1|Send_State.0100010~q ),
	.datad(\IP1|Selector45~3_combout ),
	.cin(gnd),
	.combout(\IP1|Selector45~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector45~4 .lut_mask = 16'h0504;
defparam \IP1|Selector45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \IP1|SEND_DATA[2]~feeder (
// Equation(s):
// \IP1|SEND_DATA[2]~feeder_combout  = \IP1|Selector45~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Selector45~4_combout ),
	.cin(gnd),
	.combout(\IP1|SEND_DATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|SEND_DATA[2]~feeder .lut_mask = 16'hFF00;
defparam \IP1|SEND_DATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \IP1|SEND_DATA[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|SEND_DATA[2]~feeder_combout ),
	.asdata(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP1|Send_State.0100011~q ),
	.ena(\IP1|SEND_DATA[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[2] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \IP1|dlen[1]~0 (
// Equation(s):
// \IP1|dlen[1]~0_combout  = (\IP1|dlen [1]) # ((\start~q  & !\IP1|Send_State.0000000~q ))

	.dataa(gnd),
	.datab(\start~q ),
	.datac(\IP1|dlen [1]),
	.datad(\IP1|Send_State.0000000~q ),
	.cin(gnd),
	.combout(\IP1|dlen[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|dlen[1]~0 .lut_mask = 16'hF0FC;
defparam \IP1|dlen[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \IP1|dlen[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|dlen[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|dlen [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|dlen[1] .is_wysiwyg = "true";
defparam \IP1|dlen[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \IP1|Selector43~3 (
// Equation(s):
// \IP1|Selector43~3_combout  = (\IP1|Send_State.0011000~q ) # ((\IP1|Send_State.0011001~q ) # ((\IP1|dlen [1] & \IP1|Send_State.0010010~q )))

	.dataa(\IP1|Send_State.0011000~q ),
	.datab(\IP1|dlen [1]),
	.datac(\IP1|Send_State.0011001~q ),
	.datad(\IP1|Send_State.0010010~q ),
	.cin(gnd),
	.combout(\IP1|Selector43~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector43~3 .lut_mask = 16'hFEFA;
defparam \IP1|Selector43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \IP1|Selector43~0 (
// Equation(s):
// \IP1|Selector43~0_combout  = (!\IP1|Send_State.0001111~q  & (\IP1|WideOr39~1_combout  & (!\IP1|Send_State.0010010~q  & \IP1|WideOr39~0_combout )))

	.dataa(\IP1|Send_State.0001111~q ),
	.datab(\IP1|WideOr39~1_combout ),
	.datac(\IP1|Send_State.0010010~q ),
	.datad(\IP1|WideOr39~0_combout ),
	.cin(gnd),
	.combout(\IP1|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector43~0 .lut_mask = 16'h0400;
defparam \IP1|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \IP1|Selector43~1 (
// Equation(s):
// \IP1|Selector43~1_combout  = (\IP1|Send_State.0000011~q ) # ((\IP1|Send_State.0000101~q ) # ((\IP1|Send_State.0001001~q ) # (\IP1|Send_State.0000010~q )))

	.dataa(\IP1|Send_State.0000011~q ),
	.datab(\IP1|Send_State.0000101~q ),
	.datac(\IP1|Send_State.0001001~q ),
	.datad(\IP1|Send_State.0000010~q ),
	.cin(gnd),
	.combout(\IP1|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector43~1 .lut_mask = 16'hFFFE;
defparam \IP1|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \IP1|Selector43~2 (
// Equation(s):
// \IP1|Selector43~2_combout  = (\IP1|Selector43~0_combout  & (!\IP1|Send_State.0001100~q  & ((\IP1|Send_State.0001011~q ) # (\IP1|Selector43~1_combout ))))

	.dataa(\IP1|Selector43~0_combout ),
	.datab(\IP1|Send_State.0001011~q ),
	.datac(\IP1|Send_State.0001100~q ),
	.datad(\IP1|Selector43~1_combout ),
	.cin(gnd),
	.combout(\IP1|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector43~2 .lut_mask = 16'h0A08;
defparam \IP1|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \IP1|Selector43~4 (
// Equation(s):
// \IP1|Selector43~4_combout  = (\IP1|Send_State.0011010~q  & (((!\IP1|dlen [1])))) # (!\IP1|Send_State.0011010~q  & ((\IP1|Selector43~3_combout ) # ((\IP1|Selector43~2_combout ))))

	.dataa(\IP1|Selector43~3_combout ),
	.datab(\IP1|Send_State.0011010~q ),
	.datac(\IP1|Selector43~2_combout ),
	.datad(\IP1|dlen [1]),
	.cin(gnd),
	.combout(\IP1|Selector43~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector43~4 .lut_mask = 16'h32FE;
defparam \IP1|Selector43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \IP1|Selector43~5 (
// Equation(s):
// \IP1|Selector43~5_combout  = (!\IP1|Send_State.0100010~q  & (!\IP1|Selector47~1_combout  & \IP1|Selector43~4_combout ))

	.dataa(\IP1|Send_State.0100010~q ),
	.datab(\IP1|Selector47~1_combout ),
	.datac(gnd),
	.datad(\IP1|Selector43~4_combout ),
	.cin(gnd),
	.combout(\IP1|Selector43~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector43~5 .lut_mask = 16'h1100;
defparam \IP1|Selector43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \IP1|SEND_DATA[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector43~5_combout ),
	.asdata(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP1|Send_State.0100011~q ),
	.ena(\IP1|SEND_DATA[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[4] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout  = \RTL8201_MII_MAC1|CRC32_in [3] $ (\RTL8201_MII_MAC1|CRC32_in [2] $ (\IP1|SEND_DATA [3] $ (\IP1|SEND_DATA [2])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [3]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [2]),
	.datac(\IP1|SEND_DATA [3]),
	.datad(\IP1|SEND_DATA [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \IP1|Selector46~0 (
// Equation(s):
// \IP1|Selector46~0_combout  = (!\IP1|Send_State.0011001~q  & (!\IP1|Send_State.0011010~q  & !\IP1|Send_State.0011000~q ))

	.dataa(gnd),
	.datab(\IP1|Send_State.0011001~q ),
	.datac(\IP1|Send_State.0011010~q ),
	.datad(\IP1|Send_State.0011000~q ),
	.cin(gnd),
	.combout(\IP1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector46~0 .lut_mask = 16'h0003;
defparam \IP1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \IP1|Selector47~2 (
// Equation(s):
// \IP1|Selector47~2_combout  = (\IP1|Send_State.0000100~q ) # ((\IP1|Send_State.0000010~q ) # ((\IP1|Send_State.0000110~q ) # (\IP1|Send_State.0001001~q )))

	.dataa(\IP1|Send_State.0000100~q ),
	.datab(\IP1|Send_State.0000010~q ),
	.datac(\IP1|Send_State.0000110~q ),
	.datad(\IP1|Send_State.0001001~q ),
	.cin(gnd),
	.combout(\IP1|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~2 .lut_mask = 16'hFFFE;
defparam \IP1|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \IP1|Selector47~3 (
// Equation(s):
// \IP1|Selector47~3_combout  = (\IP1|WideOr39~0_combout  & (\IP1|WideOr39~1_combout  & ((\IP1|Send_State.0001010~q ) # (\IP1|Selector47~2_combout ))))

	.dataa(\IP1|WideOr39~0_combout ),
	.datab(\IP1|WideOr39~1_combout ),
	.datac(\IP1|Send_State.0001010~q ),
	.datad(\IP1|Selector47~2_combout ),
	.cin(gnd),
	.combout(\IP1|Selector47~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~3 .lut_mask = 16'h8880;
defparam \IP1|Selector47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \IP1|Selector47~4 (
// Equation(s):
// \IP1|Selector47~4_combout  = (!\IP1|Send_State.0010001~q  & (!\IP1|Send_State.0010010~q  & ((\IP1|Send_State.0001111~q ) # (\IP1|Selector47~3_combout ))))

	.dataa(\IP1|Send_State.0010001~q ),
	.datab(\IP1|Send_State.0010010~q ),
	.datac(\IP1|Send_State.0001111~q ),
	.datad(\IP1|Selector47~3_combout ),
	.cin(gnd),
	.combout(\IP1|Selector47~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~4 .lut_mask = 16'h1110;
defparam \IP1|Selector47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \IP1|Selector47~5 (
// Equation(s):
// \IP1|Selector47~5_combout  = (\IP1|Send_State.0100010~q ) # ((!\IP1|Selector47~1_combout  & ((\IP1|Selector47~4_combout ) # (!\IP1|Selector46~0_combout ))))

	.dataa(\IP1|Selector46~0_combout ),
	.datab(\IP1|Send_State.0100010~q ),
	.datac(\IP1|Selector47~1_combout ),
	.datad(\IP1|Selector47~4_combout ),
	.cin(gnd),
	.combout(\IP1|Selector47~5_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~5 .lut_mask = 16'hCFCD;
defparam \IP1|Selector47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \IP1|SEND_DATA[0]~feeder (
// Equation(s):
// \IP1|SEND_DATA[0]~feeder_combout  = \IP1|Selector47~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\IP1|Selector47~5_combout ),
	.cin(gnd),
	.combout(\IP1|SEND_DATA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|SEND_DATA[0]~feeder .lut_mask = 16'hFF00;
defparam \IP1|SEND_DATA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \IP1|SEND_DATA[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|SEND_DATA[0]~feeder_combout ),
	.asdata(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP1|Send_State.0100011~q ),
	.ena(\IP1|SEND_DATA[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[0] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout  = \IP1|SEND_DATA [0] $ (\RTL8201_MII_MAC1|CRC32_in [0])

	.dataa(gnd),
	.datab(\IP1|SEND_DATA [0]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35 .lut_mask = 16'h3C3C;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout  = \RTL8201_MII_MAC1|CRC32_in [4] $ (\IP1|SEND_DATA [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datad(\IP1|SEND_DATA [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34 .lut_mask = 16'h0FF0;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \IP1|Selector47~6 (
// Equation(s):
// \IP1|Selector47~6_combout  = (!\IP1|Send_State.0000110~q  & (!\IP1|Send_State.0000010~q  & !\IP1|Send_State.0000100~q ))

	.dataa(gnd),
	.datab(\IP1|Send_State.0000110~q ),
	.datac(\IP1|Send_State.0000010~q ),
	.datad(\IP1|Send_State.0000100~q ),
	.cin(gnd),
	.combout(\IP1|Selector47~6_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector47~6 .lut_mask = 16'h0003;
defparam \IP1|Selector47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \IP1|Selector40~0 (
// Equation(s):
// \IP1|Selector40~0_combout  = (!\IP1|Send_State.0000101~q  & (!\IP1|Send_State.0011111~q  & (!\IP1|Send_State.0001100~q  & !\IP1|Send_State.0011011~q )))

	.dataa(\IP1|Send_State.0000101~q ),
	.datab(\IP1|Send_State.0011111~q ),
	.datac(\IP1|Send_State.0001100~q ),
	.datad(\IP1|Send_State.0011011~q ),
	.cin(gnd),
	.combout(\IP1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector40~0 .lut_mask = 16'h0001;
defparam \IP1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \IP1|Selector35~0 (
// Equation(s):
// \IP1|Selector35~0_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \IP1|Send_State.0100011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(\IP1|Send_State.0100011~q ),
	.cin(gnd),
	.combout(\IP1|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector35~0 .lut_mask = 16'hF000;
defparam \IP1|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\sendflag.00011010~q ) # (\sendflag.00000110~q )

	.dataa(\sendflag.00011010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sendflag.00000110~q ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFFAA;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Selector8~1_combout ) # (((data[1] & !\WideOr2~0_combout )) # (!\Selector9~2_combout ))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~2_combout ),
	.datac(data[1]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hBBFB;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data[1] .is_wysiwyg = "true";
defparam \data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (!\sendflag.00011010~q  & (!\sendflag.00001001~q  & (!\sendflag.00011011~q  & !\sendflag.00011100~q )))

	.dataa(\sendflag.00011010~q ),
	.datab(\sendflag.00001001~q ),
	.datac(\sendflag.00011011~q ),
	.datad(\sendflag.00011100~q ),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'h0001;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (data[5] & (((\sendflag.00011111~q ) # (\sendflag.00100000~q )) # (!\sendflag.00000000~q )))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\sendflag.00100000~q ),
	.datad(data[5]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hFD00;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \WideOr5~1 (
// Equation(s):
// \WideOr5~1_combout  = (!\sendflag.00000001~q  & (!\sendflag.00000011~q  & (!\sendflag.00000101~q  & !\sendflag.00000110~q )))

	.dataa(\sendflag.00000001~q ),
	.datab(\sendflag.00000011~q ),
	.datac(\sendflag.00000101~q ),
	.datad(\sendflag.00000110~q ),
	.cin(gnd),
	.combout(\WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~1 .lut_mask = 16'h0001;
defparam \WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\sendflag.00000000~q  & (!\sendflag.00011111~q  & (!\sendflag.00100000~q  & !\sendflag.00000010~q )))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\sendflag.00100000~q ),
	.datad(\sendflag.00000010~q ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'h0002;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \WideOr5~2 (
// Equation(s):
// \WideOr5~2_combout  = (\WideOr5~1_combout  & (!\sendflag.00000111~q  & (!\sendflag.00001000~q  & \WideOr5~0_combout )))

	.dataa(\WideOr5~1_combout ),
	.datab(\sendflag.00000111~q ),
	.datac(\sendflag.00001000~q ),
	.datad(\WideOr5~0_combout ),
	.cin(gnd),
	.combout(\WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~2 .lut_mask = 16'h0200;
defparam \WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\WideOr7~0_combout  & (\WideOr5~2_combout  & !\sendflag.00011101~q )))

	.dataa(\WideOr7~0_combout ),
	.datab(\Selector4~0_combout ),
	.datac(\WideOr5~2_combout ),
	.datad(\sendflag.00011101~q ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hCCEC;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data[5] .is_wysiwyg = "true";
defparam \data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \WideOr5~3 (
// Equation(s):
// \WideOr5~3_combout  = (!\sendflag.00011001~q  & (!\sendflag.00001111~q  & (!\sendflag.00001110~q  & !\sendflag.00010110~q )))

	.dataa(\sendflag.00011001~q ),
	.datab(\sendflag.00001111~q ),
	.datac(\sendflag.00001110~q ),
	.datad(\sendflag.00010110~q ),
	.cin(gnd),
	.combout(\WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~3 .lut_mask = 16'h0001;
defparam \WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (data[6] & (((\sendflag.00011111~q ) # (\sendflag.00100000~q )) # (!\sendflag.00000000~q )))

	.dataa(\sendflag.00000000~q ),
	.datab(\sendflag.00011111~q ),
	.datac(\sendflag.00100000~q ),
	.datad(data[6]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hFD00;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((!\sendflag.00011110~q  & (\WideOr5~3_combout  & \WideOr5~2_combout )))

	.dataa(\sendflag.00011110~q ),
	.datab(\WideOr5~3_combout ),
	.datac(\WideOr5~2_combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFF40;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data[6] .is_wysiwyg = "true";
defparam \data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\sendflag.00000010~q ) # ((data[7] & !\WideOr2~0_combout ))

	.dataa(gnd),
	.datab(\sendflag.00000010~q ),
	.datac(data[7]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hCCFC;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data[7] .is_wysiwyg = "true";
defparam \data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({data[7],data[6],data[5],data[1]}),
	.portaaddr({\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "IP:IP1|IP_FIFO:IP_FIFO1|scfifo:scfifo_component|scfifo_pl31:auto_generated|a_dpfifo_0s31:dpfifo|altsyncram_90c1:FIFOram|ALTSYNCRAM";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 11;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 4;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 2047;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 11;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "none";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 4;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 2047;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \IP1|Selector40~1 (
// Equation(s):
// \IP1|Selector40~1_combout  = ((\IP1|Send_State.0000011~q ) # ((\IP1|Selector35~0_combout  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))) # (!\IP1|Selector40~0_combout )

	.dataa(\IP1|Selector40~0_combout ),
	.datab(\IP1|Selector35~0_combout ),
	.datac(\IP1|Send_State.0000011~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\IP1|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector40~1 .lut_mask = 16'hFDF5;
defparam \IP1|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \IP1|Selector40~2 (
// Equation(s):
// \IP1|Selector40~2_combout  = ((\IP1|Selector40~1_combout ) # ((!\IP1|dlen [1] & \IP1|Send_State.0011010~q ))) # (!\IP1|Selector47~6_combout )

	.dataa(\IP1|Selector47~6_combout ),
	.datab(\IP1|dlen [1]),
	.datac(\IP1|Send_State.0011010~q ),
	.datad(\IP1|Selector40~1_combout ),
	.cin(gnd),
	.combout(\IP1|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector40~2 .lut_mask = 16'hFF75;
defparam \IP1|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \IP1|Selector40~3 (
// Equation(s):
// \IP1|Selector40~3_combout  = ((\IP1|Selector40~2_combout ) # ((!\IP1|SEND_DATA[0]~1_combout  & \IP1|SEND_DATA [7]))) # (!\IP1|Selector44~2_combout )

	.dataa(\IP1|Selector44~2_combout ),
	.datab(\IP1|SEND_DATA[0]~1_combout ),
	.datac(\IP1|SEND_DATA [7]),
	.datad(\IP1|Selector40~2_combout ),
	.cin(gnd),
	.combout(\IP1|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector40~3 .lut_mask = 16'hFF75;
defparam \IP1|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \IP1|SEND_DATA[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector40~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[7] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector4~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector4~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q  & !\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0])

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.datac(gnd),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector4~0 .lut_mask = 16'h00CC;
defparam \RTL8201_MII_MAC1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|CRC32_in[21]~0 (
// Equation(s):
// \RTL8201_MII_MAC1|CRC32_in[21]~0_combout  = (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & \IP1|SEND_EN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datad(\IP1|SEND_EN~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[21]~0 .lut_mask = 16'h0F00;
defparam \RTL8201_MII_MAC1|CRC32_in[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \RTL8201_MII_MAC1|CRC32_in[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[31] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout  $ (\RTL8201_MII_MAC1|CRC32_in [31] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ),
	.datac(\RTL8201_MII_MAC1|CRC32_in [31]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \RTL8201_MII_MAC1|CRC32_in[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[23] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58_combout  = \IP1|SEND_DATA [7] $ (\RTL8201_MII_MAC1|CRC32_in [23] $ (\RTL8201_MII_MAC1|CRC32_in [7] $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout )))

	.dataa(\IP1|SEND_DATA [7]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [23]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [7]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \RTL8201_MII_MAC1|CRC32_in[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[15] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \IP1|Selector41~0 (
// Equation(s):
// \IP1|Selector41~0_combout  = (\IP1|Send_State.0011001~q ) # ((\IP1|Send_State.0001011~q ) # ((\IP1|Send_State.0011010~q  & \IP1|dlen [1])))

	.dataa(\IP1|Send_State.0011001~q ),
	.datab(\IP1|Send_State.0001011~q ),
	.datac(\IP1|Send_State.0011010~q ),
	.datad(\IP1|dlen [1]),
	.cin(gnd),
	.combout(\IP1|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector41~0 .lut_mask = 16'hFEEE;
defparam \IP1|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \IP1|Selector41~1 (
// Equation(s):
// \IP1|Selector41~1_combout  = (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q  & \IP1|Send_State.0100011~q ))

	.dataa(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datab(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(gnd),
	.datad(\IP1|Send_State.0100011~q ),
	.cin(gnd),
	.combout(\IP1|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector41~1 .lut_mask = 16'h8800;
defparam \IP1|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \IP1|Selector41~2 (
// Equation(s):
// \IP1|Selector41~2_combout  = (\IP1|Send_State.0001111~q ) # ((\IP1|Selector41~0_combout ) # ((\IP1|Send_State.0010111~q ) # (\IP1|Selector41~1_combout )))

	.dataa(\IP1|Send_State.0001111~q ),
	.datab(\IP1|Selector41~0_combout ),
	.datac(\IP1|Send_State.0010111~q ),
	.datad(\IP1|Selector41~1_combout ),
	.cin(gnd),
	.combout(\IP1|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector41~2 .lut_mask = 16'hFFFE;
defparam \IP1|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \IP1|Selector41~3 (
// Equation(s):
// \IP1|Selector41~3_combout  = ((\IP1|Selector41~2_combout ) # ((!\IP1|SEND_DATA[0]~1_combout  & \IP1|SEND_DATA [6]))) # (!\IP1|Selector40~0_combout )

	.dataa(\IP1|Selector40~0_combout ),
	.datab(\IP1|SEND_DATA[0]~1_combout ),
	.datac(\IP1|SEND_DATA [6]),
	.datad(\IP1|Selector41~2_combout ),
	.cin(gnd),
	.combout(\IP1|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector41~3 .lut_mask = 16'hFF75;
defparam \IP1|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \IP1|SEND_DATA[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector41~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[6] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout  = \RTL8201_MII_MAC1|CRC32_in [6] $ (\IP1|SEND_DATA [6] $ (\RTL8201_MII_MAC1|CRC32_in [0] $ (\IP1|SEND_DATA [0])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [6]),
	.datab(\IP1|SEND_DATA [6]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [0]),
	.datad(\IP1|SEND_DATA [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \IP1|Selector42~0 (
// Equation(s):
// \IP1|Selector42~0_combout  = (\IP1|Send_State.0001001~q ) # ((\IP1|dlen [1] & ((\IP1|Send_State.0011010~q ) # (\IP1|Send_State.0010010~q ))))

	.dataa(\IP1|Send_State.0011010~q ),
	.datab(\IP1|dlen [1]),
	.datac(\IP1|Send_State.0001001~q ),
	.datad(\IP1|Send_State.0010010~q ),
	.cin(gnd),
	.combout(\IP1|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector42~0 .lut_mask = 16'hFCF8;
defparam \IP1|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \IP1|Selector42~1 (
// Equation(s):
// \IP1|Selector42~1_combout  = (\IP1|Selector42~0_combout ) # ((\IP1|Send_State.0000110~q ) # ((\IP1|Selector35~0_combout  & \IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5])))

	.dataa(\IP1|Selector42~0_combout ),
	.datab(\IP1|Selector35~0_combout ),
	.datac(\IP1|Send_State.0000110~q ),
	.datad(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\IP1|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector42~1 .lut_mask = 16'hFEFA;
defparam \IP1|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \IP1|Selector42~2 (
// Equation(s):
// \IP1|Selector42~2_combout  = ((\IP1|Selector42~1_combout ) # ((!\IP1|SEND_DATA[0]~1_combout  & \IP1|SEND_DATA [5]))) # (!\IP1|Selector44~2_combout )

	.dataa(\IP1|Selector44~2_combout ),
	.datab(\IP1|SEND_DATA[0]~1_combout ),
	.datac(\IP1|SEND_DATA [5]),
	.datad(\IP1|Selector42~1_combout ),
	.cin(gnd),
	.combout(\IP1|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector42~2 .lut_mask = 16'hFF75;
defparam \IP1|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \IP1|SEND_DATA[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[5] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76_combout  = \RTL8201_MII_MAC1|CRC32_in [15] $ (\RTL8201_MII_MAC1|CRC32_in [5] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout  $ (!\IP1|SEND_DATA [5])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [15]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [5]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ),
	.datad(\IP1|SEND_DATA [5]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \RTL8201_MII_MAC1|CRC32_in[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~76_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[7] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout  = \RTL8201_MII_MAC1|CRC32_in [6] $ (\RTL8201_MII_MAC1|CRC32_in [7] $ (\IP1|SEND_DATA [6] $ (\IP1|SEND_DATA [7])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [6]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [7]),
	.datac(\IP1|SEND_DATA [6]),
	.datad(\IP1|SEND_DATA [7]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout  $ (\RTL8201_MII_MAC1|CRC32_in [28] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [28]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \RTL8201_MII_MAC1|CRC32_in[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[20] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout  $ (\RTL8201_MII_MAC1|CRC32_in [4] $ (\IP1|SEND_DATA [4] $ (\RTL8201_MII_MAC1|CRC32_in [20])))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datac(\IP1|SEND_DATA [4]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [20]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \RTL8201_MII_MAC1|CRC32_in[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~65_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[12] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout  $ (\RTL8201_MII_MAC1|CRC32_in [12] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [12]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \RTL8201_MII_MAC1|CRC32_in[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[4] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout  = \IP1|SEND_DATA [7] $ (\RTL8201_MII_MAC1|CRC32_in [7] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout )))

	.dataa(\IP1|SEND_DATA [7]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [7]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout  $ (\RTL8201_MII_MAC1|CRC32_in [4] $ (\IP1|SEND_DATA [4] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datac(\IP1|SEND_DATA [4]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \RTL8201_MII_MAC1|CRC32_in[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~67_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[24] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37_combout  = \RTL8201_MII_MAC1|CRC32_in [24] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [24]),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~35_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \RTL8201_MII_MAC1|CRC32_in[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~37_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[16] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \IP1|Selector46~1 (
// Equation(s):
// \IP1|Selector46~1_combout  = (\IP1|Send_State.0000011~q ) # ((\IP1|Send_State.0000110~q ) # ((\IP1|Send_State.0001000~q ) # (\IP1|Send_State.0001011~q )))

	.dataa(\IP1|Send_State.0000011~q ),
	.datab(\IP1|Send_State.0000110~q ),
	.datac(\IP1|Send_State.0001000~q ),
	.datad(\IP1|Send_State.0001011~q ),
	.cin(gnd),
	.combout(\IP1|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector46~1 .lut_mask = 16'hFFFE;
defparam \IP1|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \IP1|Selector46~2 (
// Equation(s):
// \IP1|Selector46~2_combout  = (\IP1|dlen [1] & ((\IP1|Send_State.0010010~q ) # ((\IP1|Selector43~0_combout  & \IP1|Selector46~1_combout )))) # (!\IP1|dlen [1] & (\IP1|Selector43~0_combout  & (\IP1|Selector46~1_combout )))

	.dataa(\IP1|dlen [1]),
	.datab(\IP1|Selector43~0_combout ),
	.datac(\IP1|Selector46~1_combout ),
	.datad(\IP1|Send_State.0010010~q ),
	.cin(gnd),
	.combout(\IP1|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector46~2 .lut_mask = 16'hEAC0;
defparam \IP1|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \IP1|Selector46~3 (
// Equation(s):
// \IP1|Selector46~3_combout  = (\IP1|Selector46~0_combout  & ((\IP1|Selector46~2_combout ) # ((!\IP1|dlen [1] & \IP1|Send_State.0011010~q )))) # (!\IP1|Selector46~0_combout  & (!\IP1|dlen [1] & (\IP1|Send_State.0011010~q )))

	.dataa(\IP1|Selector46~0_combout ),
	.datab(\IP1|dlen [1]),
	.datac(\IP1|Send_State.0011010~q ),
	.datad(\IP1|Selector46~2_combout ),
	.cin(gnd),
	.combout(\IP1|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector46~3 .lut_mask = 16'hBA30;
defparam \IP1|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \IP1|Selector46~4 (
// Equation(s):
// \IP1|Selector46~4_combout  = (\IP1|Send_State.0100010~q ) # ((\IP1|Send_State.0011110~q ) # ((!\IP1|Selector47~1_combout  & \IP1|Selector46~3_combout )))

	.dataa(\IP1|Selector47~1_combout ),
	.datab(\IP1|Send_State.0100010~q ),
	.datac(\IP1|Send_State.0011110~q ),
	.datad(\IP1|Selector46~3_combout ),
	.cin(gnd),
	.combout(\IP1|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|Selector46~4 .lut_mask = 16'hFDFC;
defparam \IP1|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \IP1|SEND_DATA[1]~feeder (
// Equation(s):
// \IP1|SEND_DATA[1]~feeder_combout  = \IP1|Selector46~4_combout 

	.dataa(gnd),
	.datab(\IP1|Selector46~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\IP1|SEND_DATA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IP1|SEND_DATA[1]~feeder .lut_mask = 16'hCCCC;
defparam \IP1|SEND_DATA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \IP1|SEND_DATA[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\IP1|SEND_DATA[1]~feeder_combout ),
	.asdata(\IP1|IP_FIFO1|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP1|Send_State.0100011~q ),
	.ena(\IP1|SEND_DATA[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP1|SEND_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP1|SEND_DATA[1] .is_wysiwyg = "true";
defparam \IP1|SEND_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66_combout  = \RTL8201_MII_MAC1|CRC32_in [16] $ (\RTL8201_MII_MAC1|CRC32_in [1] $ (\IP1|SEND_DATA [1] $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout )))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [16]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [1]),
	.datac(\IP1|SEND_DATA [1]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~38_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \RTL8201_MII_MAC1|CRC32_in[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~66_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[8] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44_combout  = \IP1|SEND_DATA [2] $ (\RTL8201_MII_MAC1|CRC32_in [8] $ (!\RTL8201_MII_MAC1|CRC32_in [2]))

	.dataa(gnd),
	.datab(\IP1|SEND_DATA [2]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [8]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44 .lut_mask = 16'h3CC3;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \RTL8201_MII_MAC1|CRC32_in[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[0] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout  = \RTL8201_MII_MAC1|CRC32_in [0] $ (\RTL8201_MII_MAC1|CRC32_in [1] $ (\IP1|SEND_DATA [1] $ (\IP1|SEND_DATA [0])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [0]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [1]),
	.datac(\IP1|SEND_DATA [1]),
	.datad(\IP1|SEND_DATA [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  $ 
// (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout ),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \RTL8201_MII_MAC1|CRC32_in[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~51_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[25] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout  $ (\IP1|SEND_DATA [4] $ (\RTL8201_MII_MAC1|CRC32_in [4] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout ),
	.datab(\IP1|SEND_DATA [4]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70_combout  = \RTL8201_MII_MAC1|CRC32_in [25] $ (\RTL8201_MII_MAC1|CRC32_in [3] $ (\IP1|SEND_DATA [3] $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout )))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [25]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [3]),
	.datac(\IP1|SEND_DATA [3]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \RTL8201_MII_MAC1|CRC32_in[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~70_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[17] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50_combout  = \RTL8201_MII_MAC1|CRC32_in [7] $ (\RTL8201_MII_MAC1|CRC32_in [17] $ (!\IP1|SEND_DATA [7]))

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|CRC32_in [7]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [17]),
	.datad(\IP1|SEND_DATA [7]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50 .lut_mask = 16'h3CC3;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \RTL8201_MII_MAC1|CRC32_in[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[9] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72_combout  = \IP1|SEND_DATA [0] $ (\RTL8201_MII_MAC1|CRC32_in [0] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout  $ (\RTL8201_MII_MAC1|CRC32_in [9])))

	.dataa(\IP1|SEND_DATA [0]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [0]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ),
	.datad(\RTL8201_MII_MAC1|CRC32_in [9]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \RTL8201_MII_MAC1|CRC32_in[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~72_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[1] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0] (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|temr [0] = \RTL8201_MII_MAC1|CRC32_in [1] $ (\IP1|SEND_DATA [1] $ (\RTL8201_MII_MAC1|CRC32_in [7] $ (\IP1|SEND_DATA [7])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [1]),
	.datab(\IP1|SEND_DATA [1]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [7]),
	.datad(\IP1|SEND_DATA [7]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0] .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|Selector5~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Selector5~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q  & (\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0] $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout )))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Selector5~0 .lut_mask = 16'hA00A;
defparam \RTL8201_MII_MAC1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \RTL8201_MII_MAC1|CRC32_in[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[30] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout  $ (\RTL8201_MII_MAC1|CRC32_in [30] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.datac(\RTL8201_MII_MAC1|CRC32_in [30]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \RTL8201_MII_MAC1|CRC32_in[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[22] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout  = \RTL8201_MII_MAC1|CRC32_in [1] $ (\IP1|SEND_DATA [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|CRC32_in [1]),
	.datad(\IP1|SEND_DATA [1]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0 .lut_mask = 16'h0FF0;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53_combout  = \RTL8201_MII_MAC1|CRC32_in [22] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout  $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [22]),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout ),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \RTL8201_MII_MAC1|CRC32_in[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~53_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[14] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  $ (\IP1|SEND_DATA [4] $ (\RTL8201_MII_MAC1|CRC32_in [14] $ (\RTL8201_MII_MAC1|CRC32_in [4])))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.datab(\IP1|SEND_DATA [4]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [14]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \RTL8201_MII_MAC1|CRC32_in[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~75_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[6] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout  = \RTL8201_MII_MAC1|CRC32_in [6] $ (\IP1|SEND_DATA [6])

	.dataa(\RTL8201_MII_MAC1|CRC32_in [6]),
	.datab(gnd),
	.datac(\IP1|SEND_DATA [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45 .lut_mask = 16'h5A5A;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|temr [0] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout  $ 
// (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~36_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \RTL8201_MII_MAC1|CRC32_in[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~57_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[26] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout  $ (\RTL8201_MII_MAC1|CRC32_in [26] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~45_combout ),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout ),
	.datac(\RTL8201_MII_MAC1|CRC32_in [26]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~49_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \RTL8201_MII_MAC1|CRC32_in[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[18] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55_combout  = \IP1|SEND_DATA [2] $ (\RTL8201_MII_MAC1|CRC32_in [18] $ (!\RTL8201_MII_MAC1|CRC32_in [2]))

	.dataa(\IP1|SEND_DATA [2]),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|CRC32_in [18]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55 .lut_mask = 16'h5AA5;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \RTL8201_MII_MAC1|CRC32_in[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~55_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[10] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74_combout  = \RTL8201_MII_MAC1|CRC32_in [10] $ (\IP1|SEND_DATA [4] $ (\RTL8201_MII_MAC1|CRC32_in [4] $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout )))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [10]),
	.datab(\IP1|SEND_DATA [4]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \RTL8201_MII_MAC1|CRC32_in[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~74_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[2] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout  = \RTL8201_MII_MAC1|CRC32_in [2] $ (\IP1|SEND_DATA [2])

	.dataa(gnd),
	.datab(\RTL8201_MII_MAC1|CRC32_in [2]),
	.datac(gnd),
	.datad(\IP1|SEND_DATA [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41 .lut_mask = 16'h33CC;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59_combout  = \RTL8201_MII_MAC1|CRC32_in [6] $ (\IP1|SEND_DATA [6] $ (\IP1|SEND_DATA [3] $ (\RTL8201_MII_MAC1|CRC32_in [3])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [6]),
	.datab(\IP1|SEND_DATA [6]),
	.datac(\IP1|SEND_DATA [3]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [3]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  $ 
// (\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0])))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \RTL8201_MII_MAC1|CRC32_in[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~63_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[27] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59_combout  $ (\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout  $ (\RTL8201_MII_MAC1|CRC32_in [27] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~59_combout ),
	.datab(\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout ),
	.datac(\RTL8201_MII_MAC1|CRC32_in [27]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \RTL8201_MII_MAC1|CRC32_in[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~60_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[19] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61_combout  = \RTL8201_MII_MAC1|CRC32_in [19] $ (\RTL8201_MII_MAC1|CRC32_in [3] $ (!\IP1|SEND_DATA [3]))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [19]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [3]),
	.datac(gnd),
	.datad(\IP1|SEND_DATA [3]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61 .lut_mask = 16'h6699;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \RTL8201_MII_MAC1|CRC32_in[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~61_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[11] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout  $ (\RTL8201_MII_MAC1|CRC32_in [11] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout 
// )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~41_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [11]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|temr[0]~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \RTL8201_MII_MAC1|CRC32_in[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[3] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout  = \IP1|SEND_DATA [3] $ (\RTL8201_MII_MAC1|CRC32_in [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IP1|SEND_DATA [3]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [3]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39 .lut_mask = 16'h0FF0;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|temr [0] $ (\IP1|SEND_DATA [5] $ (\RTL8201_MII_MAC1|CRC32_in [5] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.datab(\IP1|SEND_DATA [5]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [5]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \RTL8201_MII_MAC1|CRC32_in[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~73_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[29] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71_combout  = \RTL8201_MII_MAC1|CRC32_in [29] $ (\IP1|SEND_DATA [4] $ (\RTL8201_MII_MAC1|CRC32_in [4] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout )))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [29]),
	.datab(\IP1|SEND_DATA [4]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~43_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \RTL8201_MII_MAC1|CRC32_in[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~71_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[21] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69_combout  = \RTL8201_MII_MAC1|CRC32_in [5] $ (\RTL8201_MII_MAC1|CRC32_in [21] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout  $ (!\IP1|SEND_DATA [5])))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [5]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [21]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~48_combout ),
	.datad(\IP1|SEND_DATA [5]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \RTL8201_MII_MAC1|CRC32_in[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~69_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[13] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout  $ (\RTL8201_MII_MAC1|CRC32_in [13] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0] $ (\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~39_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [13]),
	.datac(\RTL8201_MII_MAC1|is_crc32_8bit1|temr [0]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~34_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52 .lut_mask = 16'h6996;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \RTL8201_MII_MAC1|CRC32_in[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[5] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  = \RTL8201_MII_MAC1|CRC32_in [5] $ (\IP1|SEND_DATA [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|CRC32_in [5]),
	.datad(\IP1|SEND_DATA [5]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42 .lut_mask = 16'h0FF0;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68 (
// Equation(s):
// \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68_combout  = \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout  $ (\RTL8201_MII_MAC1|CRC32_in [4] $ (\IP1|SEND_DATA [4] $ (!\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout )))

	.dataa(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~42_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datac(\IP1|SEND_DATA [4]),
	.datad(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~47_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68 .lut_mask = 16'h9669;
defparam \RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \RTL8201_MII_MAC1|CRC32_in[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|is_crc32_8bit1|xor_out~68_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|CRC32_in[21]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|CRC32_in [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|CRC32_in[28] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|CRC32_in[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|CRC32_in [16]) # ((\RTL8201_MII_MAC1|Toggle_Send [0])))) # (!\RTL8201_MII_MAC1|Toggle_Send [1] & (((\RTL8201_MII_MAC1|CRC32_in [8] & 
// !\RTL8201_MII_MAC1|Toggle_Send [0]))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [16]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [8]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~0 .lut_mask = 16'hCCB8;
defparam \RTL8201_MII_MAC1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~1_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Mux8~0_combout  & ((\RTL8201_MII_MAC1|CRC32_in [20]))) # (!\RTL8201_MII_MAC1|Mux8~0_combout  & (\RTL8201_MII_MAC1|CRC32_in [12])))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [0] & (((\RTL8201_MII_MAC1|Mux8~0_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [12]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [20]),
	.datad(\RTL8201_MII_MAC1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~1 .lut_mask = 16'hF588;
defparam \RTL8201_MII_MAC1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \RTL8201_MII_MAC1|ETH_TX_DATA[3]~0 (
// Equation(s):
// \RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|Toggle_Send [0]))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (\RTL8201_MII_MAC1|Toggle_Send [2]))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(gnd),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~0 .lut_mask = 16'hFA0A;
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|wren~0 (
// Equation(s):
// \RTL8201_MII_MAC1|wren~0_combout  = (\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & (((\RTL8201_MII_MAC1|wren~q )))) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q  & ((\IP1|SEND_EN~q  & ((\RTL8201_MII_MAC1|wren~q ) # 
// (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ))) # (!\IP1|SEND_EN~q  & (\RTL8201_MII_MAC1|wren~q  & !\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ))))

	.dataa(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.datab(\IP1|SEND_EN~q ),
	.datac(\RTL8201_MII_MAC1|wren~q ),
	.datad(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_RECV~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wren~0 .lut_mask = 16'hE0F4;
defparam \RTL8201_MII_MAC1|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \RTL8201_MII_MAC1|wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RTL8201_MII_MAC1|wren~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|wren .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|wren .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RTL8201_MII_MAC1|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\ETH_TX_CLK~input_o ),
	.ena0(\RTL8201_MII_MAC1|wren~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\IP1|SEND_DATA [5],\IP1|SEND_DATA [4],\IP1|SEND_DATA [1],\IP1|SEND_DATA [0]}),
	.portaaddr({\RTL8201_MII_MAC1|wraddress [10],\RTL8201_MII_MAC1|wraddress [9],\RTL8201_MII_MAC1|wraddress [8],\RTL8201_MII_MAC1|wraddress [7],\RTL8201_MII_MAC1|wraddress [6],\RTL8201_MII_MAC1|wraddress [5],\RTL8201_MII_MAC1|wraddress [4],\RTL8201_MII_MAC1|wraddress [3],\RTL8201_MII_MAC1|wraddress [2],
\RTL8201_MII_MAC1|wraddress [1],\RTL8201_MII_MAC1|wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\RTL8201_MII_MAC1|rdaddress [10],\RTL8201_MII_MAC1|rdaddress [9],\RTL8201_MII_MAC1|rdaddress [8],\RTL8201_MII_MAC1|rdaddress [7],\RTL8201_MII_MAC1|rdaddress [6],\RTL8201_MII_MAC1|rdaddress [5],\RTL8201_MII_MAC1|rdaddress [4],\RTL8201_MII_MAC1|rdaddress [3],\RTL8201_MII_MAC1|rdaddress [2],
\RTL8201_MII_MAC1|rdaddress [1],\RTL8201_MII_MAC1|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ALTSYNCRAM";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~2_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Toggle_Send [1]) # ((\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [4])))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [0]),
	.datad(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~2 .lut_mask = 16'hBA98;
defparam \RTL8201_MII_MAC1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|Mux8~2_combout  & (\RTL8201_MII_MAC1|CRC32_in [4])) # (!\RTL8201_MII_MAC1|Mux8~2_combout  & ((\RTL8201_MII_MAC1|CRC32_in [0]))))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & (((\RTL8201_MII_MAC1|Mux8~2_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [4]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [0]),
	.datad(\RTL8201_MII_MAC1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~3 .lut_mask = 16'hDDA0;
defparam \RTL8201_MII_MAC1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~4_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|CRC32_in [24]) # ((\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (((!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & 
// \RTL8201_MII_MAC1|Mux8~3_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [24]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datad(\RTL8201_MII_MAC1|Mux8~3_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~4 .lut_mask = 16'hCBC8;
defparam \RTL8201_MII_MAC1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~5 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~5_combout  = (\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & ((\RTL8201_MII_MAC1|Mux8~4_combout  & (\RTL8201_MII_MAC1|CRC32_in [28])) # (!\RTL8201_MII_MAC1|Mux8~4_combout  & ((\RTL8201_MII_MAC1|Mux8~1_combout ))))) # 
// (!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & (((\RTL8201_MII_MAC1|Mux8~4_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [28]),
	.datab(\RTL8201_MII_MAC1|Mux8~1_combout ),
	.datac(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datad(\RTL8201_MII_MAC1|Mux8~4_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~5 .lut_mask = 16'hAFC0;
defparam \RTL8201_MII_MAC1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux8~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux8~6_combout  = (\RTL8201_MII_MAC1|Mux8~5_combout ) # ((\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|Toggle_Send [2]))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (!\RTL8201_MII_MAC1|Toggle_Send [4])))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datad(\RTL8201_MII_MAC1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux8~6 .lut_mask = 16'hFFD1;
defparam \RTL8201_MII_MAC1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \RTL8201_MII_MAC1|ETH_TX_DATA[3]~1 (
// Equation(s):
// \RTL8201_MII_MAC1|ETH_TX_DATA[3]~1_combout  = (\RTL8201_MII_MAC1|Toggle_Send [2] & (((\RTL8201_MII_MAC1|Toggle_Send [4]) # (!\RTL8201_MII_MAC1|Toggle_Send [1])) # (!\RTL8201_MII_MAC1|Toggle_Send [0]))) # (!\RTL8201_MII_MAC1|Toggle_Send [2] & 
// (((\RTL8201_MII_MAC1|Toggle_Send [1]) # (!\RTL8201_MII_MAC1|Toggle_Send [4]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~1 .lut_mask = 16'hFA7F;
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|ETH_TX_DATA[3]~2 (
// Equation(s):
// \RTL8201_MII_MAC1|ETH_TX_DATA[3]~2_combout  = (\RTL8201_MII_MAC1|Toggle_Send [2]) # ((\RTL8201_MII_MAC1|Toggle_Send [0]) # ((\RTL8201_MII_MAC1|Toggle_Send [1]) # (!\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q )))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|SEND_STATE.SEND_STATE_ETH~q ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~2 .lut_mask = 16'hFEFF;
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|ETH_TX_DATA[3]~3 (
// Equation(s):
// \RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & (((!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~1_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|Toggle_Send [4]) # 
// ((!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~2_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~1_combout ),
	.datad(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~2_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~3 .lut_mask = 16'h2E3F;
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \RTL8201_MII_MAC1|ETH_TX_DATA[0] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Mux8~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|ETH_TX_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[0] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & (\RTL8201_MII_MAC1|Toggle_Send [1])) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|CRC32_in [17])) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|CRC32_in [9])))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [17]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [9]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~0 .lut_mask = 16'hD9C8;
defparam \RTL8201_MII_MAC1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~1_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Mux7~0_combout  & ((\RTL8201_MII_MAC1|CRC32_in [21]))) # (!\RTL8201_MII_MAC1|Mux7~0_combout  & (\RTL8201_MII_MAC1|CRC32_in [13])))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [0] & (((\RTL8201_MII_MAC1|Mux7~0_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [13]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [21]),
	.datad(\RTL8201_MII_MAC1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~1 .lut_mask = 16'hF588;
defparam \RTL8201_MII_MAC1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~2_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Toggle_Send [1]) # ((\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [5])))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [1])))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [1]),
	.datad(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~2 .lut_mask = 16'hBA98;
defparam \RTL8201_MII_MAC1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|Mux7~2_combout  & ((\RTL8201_MII_MAC1|CRC32_in [5]))) # (!\RTL8201_MII_MAC1|Mux7~2_combout  & (\RTL8201_MII_MAC1|CRC32_in [1])))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & (((\RTL8201_MII_MAC1|Mux7~2_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [1]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [5]),
	.datad(\RTL8201_MII_MAC1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~3 .lut_mask = 16'hF388;
defparam \RTL8201_MII_MAC1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~4_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|CRC32_in [25]) # ((\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (((!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & 
// \RTL8201_MII_MAC1|Mux7~3_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [25]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datad(\RTL8201_MII_MAC1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~4 .lut_mask = 16'hCBC8;
defparam \RTL8201_MII_MAC1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~5 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~5_combout  = (\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & ((\RTL8201_MII_MAC1|Mux7~4_combout  & (\RTL8201_MII_MAC1|CRC32_in [29])) # (!\RTL8201_MII_MAC1|Mux7~4_combout  & ((\RTL8201_MII_MAC1|Mux7~1_combout ))))) # 
// (!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & (((\RTL8201_MII_MAC1|Mux7~4_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [29]),
	.datab(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datac(\RTL8201_MII_MAC1|Mux7~1_combout ),
	.datad(\RTL8201_MII_MAC1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~5 .lut_mask = 16'hBBC0;
defparam \RTL8201_MII_MAC1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux7~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux7~6_combout  = (\RTL8201_MII_MAC1|Mux7~5_combout  & ((\RTL8201_MII_MAC1|Toggle_Send [3] & ((!\RTL8201_MII_MAC1|Toggle_Send [2]))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (\RTL8201_MII_MAC1|Toggle_Send [4]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datad(\RTL8201_MII_MAC1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux7~6 .lut_mask = 16'h3A00;
defparam \RTL8201_MII_MAC1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \RTL8201_MII_MAC1|ETH_TX_DATA[1] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Mux7~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|ETH_TX_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[1] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & (\RTL8201_MII_MAC1|Toggle_Send [1])) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|CRC32_in [18])) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|CRC32_in [10])))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [18]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [10]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~0 .lut_mask = 16'hD9C8;
defparam \RTL8201_MII_MAC1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~1_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Mux6~0_combout  & (\RTL8201_MII_MAC1|CRC32_in [22])) # (!\RTL8201_MII_MAC1|Mux6~0_combout  & ((\RTL8201_MII_MAC1|CRC32_in [14]))))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [0] & (((\RTL8201_MII_MAC1|Mux6~0_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [22]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [14]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datad(\RTL8201_MII_MAC1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~1 .lut_mask = 16'hAFC0;
defparam \RTL8201_MII_MAC1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\RTL8201_MII_MAC1|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\ETH_TX_CLK~input_o ),
	.ena0(\RTL8201_MII_MAC1|wren~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\IP1|SEND_DATA [7],\IP1|SEND_DATA [6],\IP1|SEND_DATA [3],\IP1|SEND_DATA [2]}),
	.portaaddr({\RTL8201_MII_MAC1|wraddress [10],\RTL8201_MII_MAC1|wraddress [9],\RTL8201_MII_MAC1|wraddress [8],\RTL8201_MII_MAC1|wraddress [7],\RTL8201_MII_MAC1|wraddress [6],\RTL8201_MII_MAC1|wraddress [5],\RTL8201_MII_MAC1|wraddress [4],\RTL8201_MII_MAC1|wraddress [3],\RTL8201_MII_MAC1|wraddress [2],
\RTL8201_MII_MAC1|wraddress [1],\RTL8201_MII_MAC1|wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\RTL8201_MII_MAC1|rdaddress [10],\RTL8201_MII_MAC1|rdaddress [9],\RTL8201_MII_MAC1|rdaddress [8],\RTL8201_MII_MAC1|rdaddress [7],\RTL8201_MII_MAC1|rdaddress [6],\RTL8201_MII_MAC1|rdaddress [5],\RTL8201_MII_MAC1|rdaddress [4],\RTL8201_MII_MAC1|rdaddress [3],\RTL8201_MII_MAC1|rdaddress [2],
\RTL8201_MII_MAC1|rdaddress [1],\RTL8201_MII_MAC1|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RTL8201_MII_MAC:RTL8201_MII_MAC1|RTL8201_RAM:RTL8201_RAM1|altsyncram:altsyncram_component|altsyncram_obk1:auto_generated|ALTSYNCRAM";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~2_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Toggle_Send [1]) # ((\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [6])))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datac(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [6]),
	.datad(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~2 .lut_mask = 16'hB9A8;
defparam \RTL8201_MII_MAC1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|Mux6~2_combout  & (\RTL8201_MII_MAC1|CRC32_in [6])) # (!\RTL8201_MII_MAC1|Mux6~2_combout  & ((\RTL8201_MII_MAC1|CRC32_in [2]))))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & (((\RTL8201_MII_MAC1|Mux6~2_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [6]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [2]),
	.datad(\RTL8201_MII_MAC1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~3 .lut_mask = 16'hDDA0;
defparam \RTL8201_MII_MAC1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~4_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|CRC32_in [26]) # ((\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (((!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & 
// \RTL8201_MII_MAC1|Mux6~3_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [26]),
	.datac(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datad(\RTL8201_MII_MAC1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~4 .lut_mask = 16'hADA8;
defparam \RTL8201_MII_MAC1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~5 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~5_combout  = (\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & ((\RTL8201_MII_MAC1|Mux6~4_combout  & (\RTL8201_MII_MAC1|CRC32_in [30])) # (!\RTL8201_MII_MAC1|Mux6~4_combout  & ((\RTL8201_MII_MAC1|Mux6~1_combout ))))) # 
// (!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & (((\RTL8201_MII_MAC1|Mux6~4_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [30]),
	.datab(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datac(\RTL8201_MII_MAC1|Mux6~1_combout ),
	.datad(\RTL8201_MII_MAC1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~5 .lut_mask = 16'hBBC0;
defparam \RTL8201_MII_MAC1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux6~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux6~6_combout  = (\RTL8201_MII_MAC1|Mux6~5_combout ) # ((\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|Toggle_Send [2]))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (!\RTL8201_MII_MAC1|Toggle_Send [4])))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datad(\RTL8201_MII_MAC1|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux6~6 .lut_mask = 16'hFFD1;
defparam \RTL8201_MII_MAC1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \RTL8201_MII_MAC1|ETH_TX_DATA[2] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Mux6~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|ETH_TX_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[2] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~0 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~0_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & (((\RTL8201_MII_MAC1|Toggle_Send [1])))) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|CRC32_in [19])) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|CRC32_in [11])))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [19]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datad(\RTL8201_MII_MAC1|CRC32_in [11]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~0 .lut_mask = 16'hE3E0;
defparam \RTL8201_MII_MAC1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~1 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~1_combout  = (\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|Mux5~0_combout  & ((\RTL8201_MII_MAC1|CRC32_in [23]))) # (!\RTL8201_MII_MAC1|Mux5~0_combout  & (\RTL8201_MII_MAC1|CRC32_in [15])))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [0] & (((\RTL8201_MII_MAC1|Mux5~0_combout ))))

	.dataa(\RTL8201_MII_MAC1|CRC32_in [15]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [23]),
	.datad(\RTL8201_MII_MAC1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~1 .lut_mask = 16'hF388;
defparam \RTL8201_MII_MAC1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~2 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~2_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & (\RTL8201_MII_MAC1|Toggle_Send [0])) # (!\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|Toggle_Send [0] & 
// (\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [7])) # (!\RTL8201_MII_MAC1|Toggle_Send [0] & ((\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [3])))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [0]),
	.datac(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [7]),
	.datad(\RTL8201_MII_MAC1|RTL8201_RAM1|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~2 .lut_mask = 16'hD9C8;
defparam \RTL8201_MII_MAC1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~3 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~3_combout  = (\RTL8201_MII_MAC1|Toggle_Send [1] & ((\RTL8201_MII_MAC1|Mux5~2_combout  & ((\RTL8201_MII_MAC1|CRC32_in [7]))) # (!\RTL8201_MII_MAC1|Mux5~2_combout  & (\RTL8201_MII_MAC1|CRC32_in [3])))) # 
// (!\RTL8201_MII_MAC1|Toggle_Send [1] & (((\RTL8201_MII_MAC1|Mux5~2_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [1]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [3]),
	.datac(\RTL8201_MII_MAC1|CRC32_in [7]),
	.datad(\RTL8201_MII_MAC1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~3 .lut_mask = 16'hF588;
defparam \RTL8201_MII_MAC1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~4 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~4_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|CRC32_in [27]) # ((\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (((!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & 
// \RTL8201_MII_MAC1|Mux5~3_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datab(\RTL8201_MII_MAC1|CRC32_in [27]),
	.datac(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datad(\RTL8201_MII_MAC1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~4 .lut_mask = 16'hADA8;
defparam \RTL8201_MII_MAC1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~5 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~5_combout  = (\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & ((\RTL8201_MII_MAC1|Mux5~4_combout  & (\RTL8201_MII_MAC1|CRC32_in [31])) # (!\RTL8201_MII_MAC1|Mux5~4_combout  & ((\RTL8201_MII_MAC1|Mux5~1_combout ))))) # 
// (!\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout  & (((\RTL8201_MII_MAC1|Mux5~4_combout ))))

	.dataa(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~0_combout ),
	.datab(\RTL8201_MII_MAC1|CRC32_in [31]),
	.datac(\RTL8201_MII_MAC1|Mux5~1_combout ),
	.datad(\RTL8201_MII_MAC1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~5 .lut_mask = 16'hDDA0;
defparam \RTL8201_MII_MAC1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \RTL8201_MII_MAC1|Mux5~6 (
// Equation(s):
// \RTL8201_MII_MAC1|Mux5~6_combout  = (\RTL8201_MII_MAC1|Toggle_Send [3] & ((\RTL8201_MII_MAC1|Toggle_Send [2]) # ((\RTL8201_MII_MAC1|Mux5~5_combout )))) # (!\RTL8201_MII_MAC1|Toggle_Send [3] & (((\RTL8201_MII_MAC1|Toggle_Send [4] & 
// \RTL8201_MII_MAC1|Mux5~5_combout ))))

	.dataa(\RTL8201_MII_MAC1|Toggle_Send [3]),
	.datab(\RTL8201_MII_MAC1|Toggle_Send [2]),
	.datac(\RTL8201_MII_MAC1|Toggle_Send [4]),
	.datad(\RTL8201_MII_MAC1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\RTL8201_MII_MAC1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \RTL8201_MII_MAC1|Mux5~6 .lut_mask = 16'hFA88;
defparam \RTL8201_MII_MAC1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \RTL8201_MII_MAC1|ETH_TX_DATA[3] (
	.clk(\ETH_TX_CLK~input_o ),
	.d(\RTL8201_MII_MAC1|Mux5~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RTL8201_MII_MAC1|ETH_TX_DATA[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RTL8201_MII_MAC1|ETH_TX_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3] .is_wysiwyg = "true";
defparam \RTL8201_MII_MAC1|ETH_TX_DATA[3] .power_up = "low";
// synopsys translate_on

assign ETH_TX_EN = \ETH_TX_EN~output_o ;

assign ETH_TX_DATA[0] = \ETH_TX_DATA[0]~output_o ;

assign ETH_TX_DATA[1] = \ETH_TX_DATA[1]~output_o ;

assign ETH_TX_DATA[2] = \ETH_TX_DATA[2]~output_o ;

assign ETH_TX_DATA[3] = \ETH_TX_DATA[3]~output_o ;

assign ETH_RST_N = \ETH_RST_N~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
