Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 509.3
Slack: 951.3
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   37                       
state_reg[2]/CK->Q       DFFR_X2#*               rr    175.3    175.3    175.3      0.0      0.0      5.1     89.5      9    36,   36  /PD_TOP        (1.10)
rt_shieldBuf__1/A->Z     BUF_X1#*                rr    264.0     88.7     88.6      0.1     15.3      1.3     30.9      2    36,   36  /PD_TOP        (1.10)
i_0_7_54/A->ZN           INV_X8                  rf    273.2      9.2      9.2      0.0     15.3      2.1     11.9      3    36,   36  /PD_TOP        (1.10)
i_0_7_33/A1->ZN          NAND2_X4*               fr    304.5     31.3     31.3      0.0      4.3      2.1     35.5      3    36,   36  /PD_TOP        (1.10)
i_0_7_32/A->ZN           INV_X8                  rf    314.2      9.7      9.7      0.0     15.3      1.9     13.6      3    36,   36  /PD_TOP        (1.10)
i_0_7_28/A3->ZN          NOR3_X4*                fr    410.8     96.6     96.6      0.0      4.5      1.5     29.4      2    36,   36  /PD_TOP        (1.10)
i_0_7_27/A->ZN           INV_X8                  rf    419.2      8.4      8.4      0.0     15.3      1.4      9.3      2    36,   36  /PD_TOP        (1.10)
i_0_7_8/B2->ZN           OAI21_X4                fr    447.6     28.4     28.4      0.0      4.0      0.8      3.4      1    36,   36  /PD_TOP        (1.10)
i_0_7_7/A->ZN            OAI221_X2               rf    483.1     35.5     35.5      0.0     17.4      0.9      3.5      1    36,   36  /PD_TOP        (1.10)
i_0_7_0/A->ZN            OAI221_X2               fr    509.3     26.2     26.2      0.0     18.2      0.9      2.0      1    36,   36  /PD_TOP        (1.10)
state_reg[0]/D           DFFR_X2#                 r    509.3      0.0               0.0     35.1                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[3]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1455.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 44.7)
Data arrival time: 1030.1
Slack: 425.2
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[3]                    {set_input_delay}        f    700.0    700.0    700.0                        5.3     11.4      2    35,    0                       
i_0_7_43/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_7_42/B2->ZN          OAI21_X4*               fr    871.4     69.9     69.9      0.0     12.0      2.8     40.2      4    36,   36  /PD_TOP        (1.10)
i_0_7_41/A->ZN           INV_X8                  rf    883.0     11.6     11.5      0.1     15.3      3.5     20.5      5    36,   36  /PD_TOP        (1.10)
i_0_7_37/A2->ZN          OR2_X4                  ff    931.8     48.8     48.7      0.1      5.3      2.3     12.7      3    36,   36  /PD_TOP        (1.10)
i_0_7_4/B->ZN            AOI211_X2               fr    998.1     66.3     66.3      0.0     10.5      0.9      3.2      1    36,   36  /PD_TOP        (1.10)
i_0_7_0/C1->ZN           OAI221_X2               rf   1030.1     32.0     32.0      0.0     39.4      0.9      2.0      1    36,   36  /PD_TOP        (1.10)
state_reg[0]/D           DFFR_X2#                 f   1030.1      0.0               0.0     16.3                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: display[0]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 228.5
Slack: -17728.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   37                       
state_reg[0]/CK->Q       DFFR_X2#*               rr    171.1    171.1    171.1      0.0      0.0      4.5     72.2      7    36,   36  /PD_TOP        (1.10)
i_0_0_1/A->ZN            INV_X8                  rf    178.2      7.1      7.0      0.1     15.3      0.6      4.5      1    36,   36  /PD_TOP        (1.10)
i_0_0_0/A->ZN            AOI21_X4                fr    228.1     49.9     49.9      0.0      3.5      4.7     14.7      1    36,   36  /PD_TOP        (1.10)
display[0]                                        r    228.5      0.4               0.4     33.9                             37,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
