Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 28 19:04:07 2016
| Host         : JayDragon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file basys3_wrapper_timing_summary_routed.rpt -rpx basys3_wrapper_timing_summary_routed.rpx
| Design       : basys3_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_divide_reg[17]/C (HIGH)

 There are 134 register/latch pins with no clock driven by root clock pin: clk_divide_reg[28]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: processor_31L/counter/pout_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: processor_31L/counter/pout_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: processor_31L/counter/pout_reg[2]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: processor_31L/counter/pout_reg[3]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: processor_31L/counter/pout_reg[4]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: processor_31L/counter/pout_reg[5]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.420        0.000                      0                   29        0.254        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.420        0.000                      0                   29        0.254        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.096ns (79.495%)  route 0.541ns (20.505%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    clk_divide_reg[20]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.498 r  clk_divide_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    clk_divide_reg[24]_i_1_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.717 r  clk_divide_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.717    clk_divide_reg[28]_i_1_n_7
    SLICE_X50Y37         FDRE                                         r  clk_divide_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  clk_divide_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X50Y37         FDRE (Setup_fdre_C_D)        0.109    15.137    clk_divide_reg[28]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    clk_divide_reg[20]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.704 r  clk_divide_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.704    clk_divide_reg[24]_i_1_n_6
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[25]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    clk_divide_reg[20]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.696 r  clk_divide_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.696    clk_divide_reg[24]_i_1_n_4
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[27]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[27]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    clk_divide_reg[20]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.620 r  clk_divide_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.620    clk_divide_reg[24]_i_1_n_5
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[26]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[26]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  clk_divide_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    clk_divide_reg[20]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.600 r  clk_divide_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.600    clk_divide_reg[24]_i_1_n_7
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[24]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y36         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.587 r  clk_divide_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.587    clk_divide_reg[20]_i_1_n_6
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[21]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[21]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.579 r  clk_divide_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.579    clk_divide_reg[20]_i_1_n_4
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[23]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[23]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.503 r  clk_divide_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.503    clk_divide_reg[20]_i_1_n_5
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[22]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[22]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  clk_divide_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_divide_reg[16]_i_1_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.483 r  clk_divide_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.483    clk_divide_reg[20]_i_1_n_7
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[20]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X50Y35         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_divide_reg[20]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 clk_divide_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  clk_divide_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  clk_divide_reg[1]/Q
                         net (fo=1, routed)           0.541     6.139    clk_divide_reg_n_0_[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.796 r  clk_divide_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.796    clk_divide_reg[0]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  clk_divide_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_divide_reg[4]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  clk_divide_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    clk_divide_reg[8]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  clk_divide_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.147    clk_divide_reg[12]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.470 r  clk_divide_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.470    clk_divide_reg[16]_i_1_n_6
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)        0.109    15.135    clk_divide_reg[17]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divide_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_divide_reg[22]/Q
                         net (fo=1, routed)           0.114     1.724    clk_divide_reg_n_0_[22]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  clk_divide_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clk_divide_reg[20]_i_1_n_5
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[22]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_divide_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divide_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_divide_reg[26]/Q
                         net (fo=1, routed)           0.114     1.724    clk_divide_reg_n_0_[26]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  clk_divide_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clk_divide_reg[24]_i_1_n_5
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[26]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_divide_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divide_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  clk_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clk_divide_reg[10]/Q
                         net (fo=1, routed)           0.114     1.722    clk_divide_reg_n_0_[10]
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  clk_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clk_divide_reg[8]_i_1_n_5
    SLICE_X50Y32         FDRE                                         r  clk_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  clk_divide_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    clk_divide_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divide_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_divide_reg[18]/Q
                         net (fo=1, routed)           0.114     1.724    clk_divide_reg_n_0_[18]
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  clk_divide_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    clk_divide_reg[16]_i_1_n_5
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_divide_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divide_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  clk_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clk_divide_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    clk_divide_reg_n_0_[6]
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  clk_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clk_divide_reg[4]_i_1_n_5
    SLICE_X50Y31         FDRE                                         r  clk_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  clk_divide_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.134     1.576    clk_divide_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_divide_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  clk_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_divide_reg[14]/Q
                         net (fo=1, routed)           0.114     1.723    clk_divide_reg_n_0_[14]
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  clk_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    clk_divide_reg[12]_i_1_n_5
    SLICE_X50Y33         FDRE                                         r  clk_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  clk_divide_reg[14]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.134     1.578    clk_divide_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_divide_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_divide_reg[22]/Q
                         net (fo=1, routed)           0.114     1.724    clk_divide_reg_n_0_[22]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  clk_divide_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    clk_divide_reg[20]_i_1_n_4
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  clk_divide_reg[23]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_divide_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_divide_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_divide_reg[26]/Q
                         net (fo=1, routed)           0.114     1.724    clk_divide_reg_n_0_[26]
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  clk_divide_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    clk_divide_reg[24]_i_1_n_4
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X50Y36         FDRE                                         r  clk_divide_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_divide_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_divide_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  clk_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clk_divide_reg[10]/Q
                         net (fo=1, routed)           0.114     1.722    clk_divide_reg_n_0_[10]
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.868 r  clk_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    clk_divide_reg[8]_i_1_n_4
    SLICE_X50Y32         FDRE                                         r  clk_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  clk_divide_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    clk_divide_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_divide_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divide_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_divide_reg[18]/Q
                         net (fo=1, routed)           0.114     1.724    clk_divide_reg_n_0_[18]
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  clk_divide_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    clk_divide_reg[16]_i_1_n_4
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  clk_divide_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_divide_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   clk_divide_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y32   clk_divide_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y32   clk_divide_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   clk_divide_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   clk_divide_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   clk_divide_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y33   clk_divide_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y34   clk_divide_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y34   clk_divide_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   clk_divide_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   clk_divide_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   clk_divide_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   clk_divide_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   clk_divide_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   clk_divide_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   clk_divide_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   clk_divide_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   clk_divide_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   clk_divide_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   clk_divide_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   clk_divide_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   clk_divide_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   clk_divide_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y37   clk_divide_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   clk_divide_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   clk_divide_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   clk_divide_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y32   clk_divide_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   clk_divide_reg[0]/C



