2025-05-01 18:32:28,393 - Verilog Generation Tool - INFO - This is a test log message
2025-05-01 18:32:31,283 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Comparator/comparator_4bit/design.v
2025-05-01 18:32:31,283 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:32:31,307 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:32:32,647 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Comparator/comparator_3bit/design.v
2025-05-01 18:32:32,647 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:32:32,672 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:32:36,261 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Accumulator/accu/design.v
2025-05-01 18:32:36,262 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:32:36,282 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:32:46,807 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Adder/adder_pipe_64bit/design.v
2025-05-01 18:32:46,807 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:32:46,820 - Verilog Generation Tool - ERROR - Compilation Error:
testbench.v:66: warning: parameter DATA_WIDTH not found in tb_adder64.u_pip_add64.
testbench.v:67: warning: parameter STG_WIDTH not found in tb_adder64.u_pip_add64.
design.v:54: error: result is not a valid l-value in tb_adder64.u_pip_add64.
design.v:7:      : result is declared here as wire.
design.v:57: error: result is not a valid l-value in tb_adder64.u_pip_add64.
design.v:7:      : result is declared here as wire.
2 error(s) during elaboration.

2025-05-01 18:32:46,820 - Verilog Generation Tool - ERROR - Verilog design failed tests: testbench.v:66: warning: parameter DATA_WIDTH not found in tb_adder64.u_pip_add64.
testbench.v:67: warning: parameter STG_WIDTH not found in tb_adder64.u_pip_add64.
design.v:54: error: result is not a valid l-value in tb_adder64.u_pip_add64.
design.v:7:      : result is declared here as wire.
design.v:57: error: result is not a valid l-value in tb_adder64.u_pip_add64.
design.v:7:      : result is declared here as wire.
2 error(s) during elaboration.

2025-05-01 18:32:50,955 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Adder/adder_bcd/design.v
2025-05-01 18:32:50,955 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:32:50,979 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:32:54,831 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Adder/adder_16bit/design.v
2025-05-01 18:32:54,832 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:32:54,858 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:33:01,770 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Adder/adder_32bit/design.v
2025-05-01 18:33:01,771 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:33:01,807 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:33:09,769 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Adder/adder_8bit/design.v
2025-05-01 18:33:09,770 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:33:09,811 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:33:14,387 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Substractor/sub_64bit/design.v
2025-05-01 18:33:14,388 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:33:14,407 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:33:19,235 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Multiplier/multi_8bit/design.v
2025-05-01 18:33:19,235 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:33:19,261 - Verilog Generation Tool - INFO - Verilog design passed all tests
2025-05-01 18:33:23,327 - Verilog Generation Tool - INFO - Generated Verilog written to /home/arun/Research/LLM_HDL/RTLLM_Eval/RTLLM/Arithmetic/Multiplier/multi_booth_8bit/design.v
2025-05-01 18:33:23,327 - Verilog Generation Tool - INFO - Testing Verilog Design
2025-05-01 18:33:23,350 - Verilog Generation Tool - INFO - Verilog design passed all tests
