.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_intClock */
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL06
.set ADC_intClock__DIV_ID, 0x00000040
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL00
.set ADC_intClock__PA_DIV_ID, 0x000000FF

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x8000
.set ADC_IRQ__INTC_NUMBER, 15
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED_A */
.set LED_A__0__DR, CYREG_GPIO_PRT1_DR
.set LED_A__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_A__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_A__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_A__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_A__0__HSIOM_MASK, 0xF0000000
.set LED_A__0__HSIOM_SHIFT, 28
.set LED_A__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_A__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_A__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_A__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_A__0__MASK, 0x80
.set LED_A__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED_A__0__OUT_SEL_SHIFT, 14
.set LED_A__0__OUT_SEL_VAL, 0
.set LED_A__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_A__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_A__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_A__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_A__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_A__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_A__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_A__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_A__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_A__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_A__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_A__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_A__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_A__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_A__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_A__0__PC, CYREG_GPIO_PRT1_PC
.set LED_A__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_A__0__PORT, 1
.set LED_A__0__PS, CYREG_GPIO_PRT1_PS
.set LED_A__0__SHIFT, 7
.set LED_A__DR, CYREG_GPIO_PRT1_DR
.set LED_A__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_A__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_A__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_A__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_A__INTR, CYREG_GPIO_PRT1_INTR
.set LED_A__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_A__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_A__MASK, 0x80
.set LED_A__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_A__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_A__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_A__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_A__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_A__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_A__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_A__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_A__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_A__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_A__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_A__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_A__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_A__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_A__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_A__PC, CYREG_GPIO_PRT1_PC
.set LED_A__PC2, CYREG_GPIO_PRT1_PC2
.set LED_A__PORT, 1
.set LED_A__PS, CYREG_GPIO_PRT1_PS
.set LED_A__SHIFT, 7

/* LED_B */
.set LED_B__0__DR, CYREG_GPIO_PRT1_DR
.set LED_B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_B__0__HSIOM_MASK, 0x00F00000
.set LED_B__0__HSIOM_SHIFT, 20
.set LED_B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_B__0__MASK, 0x20
.set LED_B__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED_B__0__OUT_SEL_SHIFT, 10
.set LED_B__0__OUT_SEL_VAL, 3
.set LED_B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_B__0__PC, CYREG_GPIO_PRT1_PC
.set LED_B__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_B__0__PORT, 1
.set LED_B__0__PS, CYREG_GPIO_PRT1_PS
.set LED_B__0__SHIFT, 5
.set LED_B__DR, CYREG_GPIO_PRT1_DR
.set LED_B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__INTR, CYREG_GPIO_PRT1_INTR
.set LED_B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_B__MASK, 0x20
.set LED_B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_B__PC, CYREG_GPIO_PRT1_PC
.set LED_B__PC2, CYREG_GPIO_PRT1_PC2
.set LED_B__PORT, 1
.set LED_B__PS, CYREG_GPIO_PRT1_PS
.set LED_B__SHIFT, 5

/* LED_C */
.set LED_C__0__DR, CYREG_GPIO_PRT1_DR
.set LED_C__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_C__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_C__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_C__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_C__0__HSIOM_MASK, 0x0F000000
.set LED_C__0__HSIOM_SHIFT, 24
.set LED_C__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_C__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_C__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_C__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_C__0__MASK, 0x40
.set LED_C__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED_C__0__OUT_SEL_SHIFT, 12
.set LED_C__0__OUT_SEL_VAL, 1
.set LED_C__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_C__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_C__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_C__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_C__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_C__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_C__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_C__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_C__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_C__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_C__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_C__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_C__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_C__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_C__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_C__0__PC, CYREG_GPIO_PRT1_PC
.set LED_C__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_C__0__PORT, 1
.set LED_C__0__PS, CYREG_GPIO_PRT1_PS
.set LED_C__0__SHIFT, 6
.set LED_C__DR, CYREG_GPIO_PRT1_DR
.set LED_C__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_C__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_C__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_C__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_C__INTR, CYREG_GPIO_PRT1_INTR
.set LED_C__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_C__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_C__MASK, 0x40
.set LED_C__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_C__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_C__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_C__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_C__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_C__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_C__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_C__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_C__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_C__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_C__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_C__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_C__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_C__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_C__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_C__PC, CYREG_GPIO_PRT1_PC
.set LED_C__PC2, CYREG_GPIO_PRT1_PC2
.set LED_C__PORT, 1
.set LED_C__PS, CYREG_GPIO_PRT1_PS
.set LED_C__SHIFT, 6

/* LED_D */
.set LED_D__0__DR, CYREG_GPIO_PRT3_DR
.set LED_D__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_D__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_D__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_D__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_D__0__HSIOM_MASK, 0x0000000F
.set LED_D__0__HSIOM_SHIFT, 0
.set LED_D__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_D__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_D__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_D__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_D__0__MASK, 0x01
.set LED_D__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_D__0__OUT_SEL_SHIFT, 0
.set LED_D__0__OUT_SEL_VAL, 1
.set LED_D__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_D__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_D__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_D__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_D__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_D__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_D__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_D__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_D__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_D__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_D__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_D__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_D__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_D__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_D__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_D__0__PC, CYREG_GPIO_PRT3_PC
.set LED_D__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_D__0__PORT, 3
.set LED_D__0__PS, CYREG_GPIO_PRT3_PS
.set LED_D__0__SHIFT, 0
.set LED_D__DR, CYREG_GPIO_PRT3_DR
.set LED_D__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_D__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_D__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_D__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_D__INTR, CYREG_GPIO_PRT3_INTR
.set LED_D__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_D__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_D__MASK, 0x01
.set LED_D__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_D__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_D__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_D__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_D__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_D__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_D__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_D__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_D__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_D__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_D__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_D__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_D__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_D__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_D__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_D__PC, CYREG_GPIO_PRT3_PC
.set LED_D__PC2, CYREG_GPIO_PRT3_PC2
.set LED_D__PORT, 3
.set LED_D__PS, CYREG_GPIO_PRT3_PS
.set LED_D__SHIFT, 0

/* LED_E */
.set LED_E__0__DR, CYREG_GPIO_PRT3_DR
.set LED_E__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_E__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_E__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_E__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_E__0__HSIOM_MASK, 0x000000F0
.set LED_E__0__HSIOM_SHIFT, 4
.set LED_E__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_E__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_E__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_E__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_E__0__MASK, 0x02
.set LED_E__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_E__0__OUT_SEL_SHIFT, 2
.set LED_E__0__OUT_SEL_VAL, 2
.set LED_E__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_E__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_E__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_E__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_E__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_E__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_E__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_E__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_E__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_E__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_E__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_E__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_E__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_E__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_E__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_E__0__PC, CYREG_GPIO_PRT3_PC
.set LED_E__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_E__0__PORT, 3
.set LED_E__0__PS, CYREG_GPIO_PRT3_PS
.set LED_E__0__SHIFT, 1
.set LED_E__DR, CYREG_GPIO_PRT3_DR
.set LED_E__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_E__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_E__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_E__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_E__INTR, CYREG_GPIO_PRT3_INTR
.set LED_E__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_E__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_E__MASK, 0x02
.set LED_E__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_E__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_E__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_E__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_E__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_E__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_E__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_E__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_E__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_E__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_E__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_E__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_E__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_E__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_E__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_E__PC, CYREG_GPIO_PRT3_PC
.set LED_E__PC2, CYREG_GPIO_PRT3_PC2
.set LED_E__PORT, 3
.set LED_E__PS, CYREG_GPIO_PRT3_PS
.set LED_E__SHIFT, 1

/* LED_F */
.set LED_F__0__DR, CYREG_GPIO_PRT3_DR
.set LED_F__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_F__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_F__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_F__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_F__0__HSIOM_MASK, 0x00000F00
.set LED_F__0__HSIOM_SHIFT, 8
.set LED_F__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_F__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_F__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_F__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_F__0__MASK, 0x04
.set LED_F__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_F__0__OUT_SEL_SHIFT, 4
.set LED_F__0__OUT_SEL_VAL, 3
.set LED_F__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_F__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_F__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_F__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_F__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_F__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_F__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_F__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_F__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_F__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_F__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_F__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_F__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_F__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_F__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_F__0__PC, CYREG_GPIO_PRT3_PC
.set LED_F__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_F__0__PORT, 3
.set LED_F__0__PS, CYREG_GPIO_PRT3_PS
.set LED_F__0__SHIFT, 2
.set LED_F__DR, CYREG_GPIO_PRT3_DR
.set LED_F__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_F__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_F__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_F__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_F__INTR, CYREG_GPIO_PRT3_INTR
.set LED_F__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_F__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_F__MASK, 0x04
.set LED_F__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_F__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_F__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_F__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_F__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_F__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_F__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_F__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_F__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_F__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_F__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_F__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_F__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_F__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_F__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_F__PC, CYREG_GPIO_PRT3_PC
.set LED_F__PC2, CYREG_GPIO_PRT3_PC2
.set LED_F__PORT, 3
.set LED_F__PS, CYREG_GPIO_PRT3_PS
.set LED_F__SHIFT, 2

/* LED_G */
.set LED_G__0__DR, CYREG_GPIO_PRT3_DR
.set LED_G__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_G__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_G__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_G__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_G__0__HSIOM_MASK, 0x0000F000
.set LED_G__0__HSIOM_SHIFT, 12
.set LED_G__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_G__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_G__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_G__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_G__0__MASK, 0x08
.set LED_G__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_G__0__OUT_SEL_SHIFT, 6
.set LED_G__0__OUT_SEL_VAL, 0
.set LED_G__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_G__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_G__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_G__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_G__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_G__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_G__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_G__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_G__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_G__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_G__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_G__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_G__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_G__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_G__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_G__0__PC, CYREG_GPIO_PRT3_PC
.set LED_G__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_G__0__PORT, 3
.set LED_G__0__PS, CYREG_GPIO_PRT3_PS
.set LED_G__0__SHIFT, 3
.set LED_G__DR, CYREG_GPIO_PRT3_DR
.set LED_G__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_G__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_G__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_G__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_G__INTR, CYREG_GPIO_PRT3_INTR
.set LED_G__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_G__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_G__MASK, 0x08
.set LED_G__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_G__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_G__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_G__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_G__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_G__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_G__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_G__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_G__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_G__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_G__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_G__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_G__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_G__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_G__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_G__PC, CYREG_GPIO_PRT3_PC
.set LED_G__PC2, CYREG_GPIO_PRT3_PC2
.set LED_G__PORT, 3
.set LED_G__PS, CYREG_GPIO_PRT3_PS
.set LED_G__SHIFT, 3

/* binReg */
.set binReg_Sync_ctrl_reg__0__MASK, 0x01
.set binReg_Sync_ctrl_reg__0__POS, 0
.set binReg_Sync_ctrl_reg__1__MASK, 0x02
.set binReg_Sync_ctrl_reg__1__POS, 1
.set binReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set binReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set binReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set binReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set binReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set binReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set binReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set binReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set binReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set binReg_Sync_ctrl_reg__2__MASK, 0x04
.set binReg_Sync_ctrl_reg__2__POS, 2
.set binReg_Sync_ctrl_reg__3__MASK, 0x08
.set binReg_Sync_ctrl_reg__3__POS, 3
.set binReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set binReg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set binReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set binReg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set binReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set binReg_Sync_ctrl_reg__MASK, 0x0F
.set binReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set binReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set binReg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* AnalogIn */
.set AnalogIn__0__DR, CYREG_GPIO_PRT3_DR
.set AnalogIn__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set AnalogIn__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set AnalogIn__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set AnalogIn__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set AnalogIn__0__HSIOM_MASK, 0x00F00000
.set AnalogIn__0__HSIOM_SHIFT, 20
.set AnalogIn__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set AnalogIn__0__INTR, CYREG_GPIO_PRT3_INTR
.set AnalogIn__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set AnalogIn__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set AnalogIn__0__MASK, 0x20
.set AnalogIn__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set AnalogIn__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set AnalogIn__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set AnalogIn__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set AnalogIn__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set AnalogIn__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set AnalogIn__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set AnalogIn__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set AnalogIn__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set AnalogIn__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set AnalogIn__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set AnalogIn__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set AnalogIn__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set AnalogIn__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set AnalogIn__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set AnalogIn__0__PC, CYREG_GPIO_PRT3_PC
.set AnalogIn__0__PC2, CYREG_GPIO_PRT3_PC2
.set AnalogIn__0__PORT, 3
.set AnalogIn__0__PS, CYREG_GPIO_PRT3_PS
.set AnalogIn__0__SHIFT, 5
.set AnalogIn__DR, CYREG_GPIO_PRT3_DR
.set AnalogIn__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set AnalogIn__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set AnalogIn__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set AnalogIn__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set AnalogIn__INTR, CYREG_GPIO_PRT3_INTR
.set AnalogIn__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set AnalogIn__INTSTAT, CYREG_GPIO_PRT3_INTR
.set AnalogIn__MASK, 0x20
.set AnalogIn__PA__CFG0, CYREG_UDB_PA3_CFG0
.set AnalogIn__PA__CFG1, CYREG_UDB_PA3_CFG1
.set AnalogIn__PA__CFG10, CYREG_UDB_PA3_CFG10
.set AnalogIn__PA__CFG11, CYREG_UDB_PA3_CFG11
.set AnalogIn__PA__CFG12, CYREG_UDB_PA3_CFG12
.set AnalogIn__PA__CFG13, CYREG_UDB_PA3_CFG13
.set AnalogIn__PA__CFG14, CYREG_UDB_PA3_CFG14
.set AnalogIn__PA__CFG2, CYREG_UDB_PA3_CFG2
.set AnalogIn__PA__CFG3, CYREG_UDB_PA3_CFG3
.set AnalogIn__PA__CFG4, CYREG_UDB_PA3_CFG4
.set AnalogIn__PA__CFG5, CYREG_UDB_PA3_CFG5
.set AnalogIn__PA__CFG6, CYREG_UDB_PA3_CFG6
.set AnalogIn__PA__CFG7, CYREG_UDB_PA3_CFG7
.set AnalogIn__PA__CFG8, CYREG_UDB_PA3_CFG8
.set AnalogIn__PA__CFG9, CYREG_UDB_PA3_CFG9
.set AnalogIn__PC, CYREG_GPIO_PRT3_PC
.set AnalogIn__PC2, CYREG_GPIO_PRT3_PC2
.set AnalogIn__PORT, 3
.set AnalogIn__PS, CYREG_GPIO_PRT3_PS
.set AnalogIn__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
