Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 10 15:46:22 2021
| Host         : DESKTOP-FTNKO2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.989    -1177.875                    359                 7188        0.108        0.000                      0                 7188        1.100        0.000                       0                  3024  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -2.971      -18.127                      7                   14        0.153        0.000                      0                   14        4.232        0.000                       0                   268  
  clkout2          33.386        0.000                      0                  298        0.112        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.524        0.000                      0                 4983        0.108        0.000                      0                 4983       49.600        0.000                       0                  2590  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.114     -386.161                    327                  585        0.178        0.000                      0                  585  
clkout3       clkout0            -5.989     -948.882                    192                  192        1.194        0.000                      0                  192  
clkout0       clkout2             6.091        0.000                      0                   12        0.227        0.000                      0                   12  
clkout3       clkout2            11.653        0.000                      0                  135        3.199        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.109        0.000                      0                 1275        0.157        0.000                      0                 1275  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -2.971ns,  Total Violation      -18.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.807ns  (logic 0.814ns (10.427%)  route 6.993ns (89.573%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns = ( 3.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.642     3.048    vga/CLK_OUT1
    SLICE_X22Y53         FDRE                                         r  vga/code_wb_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.263     3.311 r  vga/code_wb_reg[5]/Q
                         net (fo=19, routed)          1.738     5.049    vga/c2i5/Q[5]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.043     5.092 r  vga/c2i5/i_/ascii_code[6]_i_345/O
                         net (fo=153, routed)         1.889     6.981    vga/c2i5/code_wb_reg[2]_2
    SLICE_X54Y64         LUT6 (Prop_lut6_I3_O)        0.043     7.024 r  vga/c2i5/i_/ascii_code[0]_inv_i_336/O
                         net (fo=1, routed)           0.810     7.834    vga/c2i5/i_/ascii_code[0]_inv_i_336_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.877 f  vga/c2i5/i_/ascii_code[0]_inv_i_238/O
                         net (fo=1, routed)           0.995     8.872    vga/U12/inst_wb[13]
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.043     8.915 f  vga/U12/ascii_code[0]_inv_i_119/O
                         net (fo=1, routed)           0.000     8.915    vga/U12/ascii_code[0]_inv_i_119_n_0
    SLICE_X61Y50         MUXF7 (Prop_muxf7_I1_O)      0.122     9.037 f  vga/U12/ascii_code_reg[0]_inv_i_55/O
                         net (fo=1, routed)           0.000     9.037    vga/U12/ascii_code_reg[0]_inv_i_55_n_0
    SLICE_X61Y50         MUXF8 (Prop_muxf8_I0_O)      0.045     9.082 f  vga/U12/ascii_code_reg[0]_inv_i_24/O
                         net (fo=1, routed)           1.020    10.102    vga/U12/ascii_code_reg[0]_inv_i_24_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I3_O)        0.126    10.228 f  vga/U12/ascii_code[0]_inv_i_9/O
                         net (fo=1, routed)           0.161    10.389    vga/U12/ascii_code[0]_inv_i_9_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.043    10.432 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.380    10.812    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.043    10.855 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    10.855    vga/U12_n_49
    SLICE_X55Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.421     8.515    vga/CLK_OUT1
    SLICE_X55Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.599     7.917    
                         clock uncertainty           -0.066     7.851    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)        0.033     7.884    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.883ns  (required time - arrival time)
  Source:                 vga/code_if_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.783ns  (logic 0.572ns (7.349%)  route 7.211ns (92.651%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns = ( 3.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.644     3.050    vga/CLK_OUT1
    SLICE_X19Y51         FDRE                                         r  vga/code_if_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.228     3.278 r  vga/code_if_reg[13]/Q
                         net (fo=87, routed)          2.964     6.242    vga/c2i1/Q[13]
    SLICE_X46Y25         LUT4 (Prop_lut4_I1_O)        0.043     6.285 r  vga/c2i1/i_/ascii_code[2]_i_314/O
                         net (fo=2, routed)           0.449     6.734    vga/c2i1/i_/ascii_code[2]_i_314_n_0
    SLICE_X47Y24         LUT5 (Prop_lut5_I2_O)        0.043     6.777 r  vga/c2i1/i_/ascii_code[2]_i_234/O
                         net (fo=1, routed)           0.401     7.178    vga/c2i1/i_/ascii_code[2]_i_234_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.043     7.221 r  vga/c2i1/i_/ascii_code[2]_i_123/O
                         net (fo=1, routed)           0.370     7.591    vga/U12/ascii_code[2]_i_26_1
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.043     7.634 r  vga/U12/ascii_code[2]_i_58/O
                         net (fo=1, routed)           0.437     8.071    vga/U12/ascii_code[2]_i_58_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.043     8.114 r  vga/U12/ascii_code[2]_i_26/O
                         net (fo=1, routed)           0.520     8.634    vga/U12/ascii_code[2]_i_26_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.043     8.677 r  vga/U12/ascii_code[2]_i_12/O
                         net (fo=1, routed)           1.384    10.061    vga/U12/ascii_code[2]_i_12_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.104 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.686    10.790    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I4_O)        0.043    10.833 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    10.833    vga/U12_n_47
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.487     8.581    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.599     7.983    
                         clock uncertainty           -0.066     7.917    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.034     7.951    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                 -2.883    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.593ns  (logic 0.734ns (9.667%)  route 6.859ns (90.333%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.959ns = ( 3.041 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.635     3.041    vga/CLK_OUT1
    SLICE_X35Y52         FDRE                                         r  vga/code_wb_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.228     3.269 r  vga/code_wb_reg[2]/Q
                         net (fo=22, routed)          1.705     4.974    vga/c2i5/Q[2]
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.043     5.017 r  vga/c2i5/i_/ascii_code[6]_i_196/O
                         net (fo=112, routed)         1.829     6.846    vga/c2i5/code_wb_reg[2]_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.043     6.889 r  vga/c2i5/i_/ascii_code[4]_i_193/O
                         net (fo=1, routed)           1.219     8.108    vga/U12/ascii_code_reg[4]_i_48_1
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.043     8.151 r  vga/U12/ascii_code[4]_i_104/O
                         net (fo=1, routed)           0.000     8.151    vga/U12/ascii_code[4]_i_104_n_0
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.120     8.271 r  vga/U12/ascii_code_reg[4]_i_48/O
                         net (fo=1, routed)           0.000     8.271    vga/U12/ascii_code_reg[4]_i_48_n_0
    SLICE_X48Y48         MUXF8 (Prop_muxf8_I0_O)      0.045     8.316 r  vga/U12/ascii_code_reg[4]_i_20/O
                         net (fo=1, routed)           1.027     9.343    vga/U12/ascii_code_reg[4]_i_20_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I1_O)        0.126     9.469 r  vga/U12/ascii_code[4]_i_8/O
                         net (fo=1, routed)           0.636    10.106    vga/U12/ascii_code[4]_i_8_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I2_O)        0.043    10.149 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.442    10.591    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.043    10.634 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.634    vga/U12_n_45
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.487     8.581    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.599     7.983    
                         clock uncertainty           -0.066     7.917    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.033     7.950    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.658ns  (required time - arrival time)
  Source:                 vga/code_if_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.566ns  (logic 0.529ns (6.992%)  route 7.037ns (93.008%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.965ns = ( 3.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.629     3.035    vga/CLK_OUT1
    SLICE_X40Y58         FDRE                                         r  vga/code_if_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.228     3.263 f  vga/code_if_reg[12]/Q
                         net (fo=88, routed)          3.170     6.433    vga/c2i1/Q[12]
    SLICE_X51Y24         LUT6 (Prop_lut6_I4_O)        0.043     6.476 r  vga/c2i1/i_/ascii_code[3]_i_290/O
                         net (fo=1, routed)           0.547     7.023    vga/c2i1/i_/ascii_code[3]_i_290_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.043     7.066 r  vga/c2i1/i_/ascii_code[3]_i_159/O
                         net (fo=1, routed)           0.724     7.790    vga/U12/ascii_code[3]_i_29_2
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.043     7.833 r  vga/U12/ascii_code[3]_i_68/O
                         net (fo=1, routed)           0.376     8.210    vga/U12/ascii_code[3]_i_68_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.043     8.253 r  vga/U12/ascii_code[3]_i_29/O
                         net (fo=1, routed)           0.600     8.852    vga/U12/ascii_code[3]_i_29_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.043     8.895 r  vga/U12/ascii_code[3]_i_13/O
                         net (fo=1, routed)           1.342    10.238    vga/U12/ascii_code[3]_i_13_n_0
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.043    10.281 r  vga/U12/ascii_code[3]_i_4/O
                         net (fo=1, routed)           0.277    10.558    vga/U12/ascii_code[3]_i_4_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I4_O)        0.043    10.601 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.601    vga/U12_n_46
    SLICE_X43Y72         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.479     8.573    vga/CLK_OUT1
    SLICE_X43Y72         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     7.975    
                         clock uncertainty           -0.066     7.909    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)        0.034     7.943    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                 -2.658    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 vga/code_if_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.467ns  (logic 0.718ns (9.616%)  route 6.749ns (90.384%))
  Logic Levels:           8  (LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.965ns = ( 3.035 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.629     3.035    vga/CLK_OUT1
    SLICE_X40Y58         FDRE                                         r  vga/code_if_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.228     3.263 r  vga/code_if_reg[12]/Q
                         net (fo=88, routed)          2.956     6.218    vga/c2i1/Q[12]
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.043     6.261 f  vga/c2i1/i_/ascii_code[6]_i_280/O
                         net (fo=12, routed)          0.617     6.878    vga/c2i1_n_65
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.043     6.921 f  vga/ascii_code[1]_i_270/O
                         net (fo=1, routed)           0.255     7.176    vga/c2i1/ascii_code[1]_i_74_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.043     7.219 r  vga/c2i1/i_/ascii_code[1]_i_181/O
                         net (fo=1, routed)           0.559     7.777    vga/U12/ascii_code_reg[1]_i_27_2
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.043     7.820 r  vga/U12/ascii_code[1]_i_74/O
                         net (fo=1, routed)           0.000     7.820    vga/U12/ascii_code[1]_i_74_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I1_O)      0.108     7.928 r  vga/U12/ascii_code_reg[1]_i_27/O
                         net (fo=1, routed)           0.575     8.503    vga/U12/ascii_code_reg[1]_i_27_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.627 r  vga/U12/ascii_code[1]_i_12/O
                         net (fo=1, routed)           1.331     9.958    vga/U12/ascii_code[1]_i_12_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.043    10.001 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.458    10.459    vga/U12/ascii_code[1]_i_4_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I4_O)        0.043    10.502 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.502    vga/U12_n_48
    SLICE_X51Y69         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.422     8.516    vga/CLK_OUT1
    SLICE_X51Y69         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.599     7.918    
                         clock uncertainty           -0.066     7.852    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)        0.034     7.886    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 vga/code_id_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.089ns  (logic 0.607ns (8.562%)  route 6.482ns (91.438%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns = ( 3.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.644     3.050    vga/CLK_OUT1
    SLICE_X18Y52         FDRE                                         r  vga/code_id_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.263     3.313 r  vga/code_id_reg[13]/Q
                         net (fo=85, routed)          2.549     5.862    vga/code_id[13]
    SLICE_X77Y59         LUT3 (Prop_lut3_I2_O)        0.043     5.905 r  vga/ascii_code[6]_i_282/O
                         net (fo=46, routed)          0.661     6.566    vga/c2i2/i_/ascii_code[2]_i_159_0
    SLICE_X71Y60         LUT5 (Prop_lut5_I1_O)        0.043     6.609 f  vga/c2i2/i_/ascii_code[6]_i_399/O
                         net (fo=1, routed)           0.178     6.787    vga/c2i2/i_/ascii_code[6]_i_399_n_0
    SLICE_X73Y60         LUT6 (Prop_lut6_I1_O)        0.043     6.830 f  vga/c2i2/i_/ascii_code[6]_i_286/O
                         net (fo=2, routed)           0.354     7.184    vga/c2i2/code_id_reg[14]_0
    SLICE_X74Y58         LUT6 (Prop_lut6_I5_O)        0.043     7.227 r  vga/c2i2/i_/ascii_code[5]_i_83/O
                         net (fo=2, routed)           0.561     7.788    vga/U12/ascii_code_reg[4]_i_30_0
    SLICE_X74Y61         LUT6 (Prop_lut6_I2_O)        0.043     7.831 r  vga/U12/ascii_code[5]_i_31/O
                         net (fo=1, routed)           0.281     8.112    vga/U12/ascii_code[5]_i_31_n_0
    SLICE_X74Y62         LUT6 (Prop_lut6_I1_O)        0.043     8.155 r  vga/U12/ascii_code[5]_i_12/O
                         net (fo=1, routed)           1.568     9.724    vga/U12/ascii_code[5]_i_12_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I1_O)        0.043     9.767 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.329    10.096    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.043    10.139 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    10.139    vga/U12_n_44
    SLICE_X32Y78         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.487     8.581    vga/CLK_OUT1
    SLICE_X32Y78         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.599     7.983    
                         clock uncertainty           -0.066     7.917    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.033     7.950    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.031ns  (logic 0.790ns (11.236%)  route 6.241ns (88.764%))
  Logic Levels:           9  (LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns = ( 3.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.642     3.048    vga/CLK_OUT1
    SLICE_X22Y53         FDRE                                         r  vga/code_wb_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.263     3.311 r  vga/code_wb_reg[5]/Q
                         net (fo=19, routed)          1.738     5.049    vga/c2i5/Q[5]
    SLICE_X33Y70         LUT5 (Prop_lut5_I3_O)        0.043     5.092 f  vga/c2i5/i_/ascii_code[6]_i_345/O
                         net (fo=153, routed)         1.688     6.780    vga/c2i5/code_wb_reg[2]_2
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.043     6.823 r  vga/c2i5/i_/ascii_code[5]_i_117/O
                         net (fo=19, routed)          0.835     7.658    vga/c2i5/inst_wb[22]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.043     7.701 f  vga/c2i5/i_/ascii_code[3]_i_117/O
                         net (fo=3, routed)           0.641     8.341    vga/U12/inst_wb[23]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.043     8.384 r  vga/U12/ascii_code[6]_i_204/O
                         net (fo=1, routed)           0.000     8.384    vga/U12/ascii_code[6]_i_204_n_0
    SLICE_X38Y71         MUXF7 (Prop_muxf7_I0_O)      0.101     8.485 r  vga/U12/ascii_code_reg[6]_i_99/O
                         net (fo=1, routed)           0.000     8.485    vga/U12/ascii_code_reg[6]_i_99_n_0
    SLICE_X38Y71         MUXF8 (Prop_muxf8_I1_O)      0.043     8.528 r  vga/U12/ascii_code_reg[6]_i_51/O
                         net (fo=1, routed)           0.360     8.888    vga/U12/ascii_code_reg[6]_i_51_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I3_O)        0.125     9.013 r  vga/U12/ascii_code[6]_i_25/O
                         net (fo=1, routed)           0.190     9.203    vga/U12/ascii_code[6]_i_25_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.043     9.246 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.789    10.036    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.043    10.079 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    10.079    vga/U12_n_43
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.034     7.954    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 -2.125    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.223ns (15.190%)  route 1.245ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.553    -2.041    vga/CLK_OUT1
    SLICE_X55Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.223    -1.818 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           1.245    -0.573    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.528     8.622    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.023    
                         clock uncertainty           -0.066     7.957    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     7.541    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.223ns (16.492%)  route 1.129ns (83.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.554    -2.040    vga/CLK_OUT1
    SLICE_X51Y69         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.223    -1.817 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           1.129    -0.688    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.528     8.622    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.023    
                         clock uncertainty           -0.066     7.957    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.541    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.223ns (21.094%)  route 0.834ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.981ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.613    -1.981    vga/CLK_OUT1
    SLICE_X43Y72         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.223    -1.758 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.834    -0.924    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.528     8.622    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.023    
                         clock uncertainty           -0.066     7.957    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.541    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  8.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.784%)  route 0.303ns (75.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y81         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.303    -0.109    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.335%)  route 0.311ns (75.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X32Y78         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.311    -0.105    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.232%)  route 0.313ns (75.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.313    -0.103    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.100ns (21.603%)  route 0.363ns (78.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.363    -0.053    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.100ns (17.632%)  route 0.467ns (82.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.671    -0.522    vga/CLK_OUT1
    SLICE_X43Y72         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.422 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.467     0.046    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.100ns (13.242%)  route 0.655ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.640    -0.553    vga/CLK_OUT1
    SLICE_X51Y69         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.655     0.203    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.100ns (12.391%)  route 0.707ns (87.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.638    -0.555    vga/CLK_OUT1
    SLICE_X55Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.455 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.707     0.252    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 vga/strdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.202ns (27.308%)  route 0.538ns (72.692%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X22Y76         FDRE                                         r  vga/strdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.118    -0.394 r  vga/strdata_reg[18]/Q
                         net (fo=1, routed)           0.051    -0.343    vga/U12/strdata[16]
    SLICE_X23Y76         LUT6 (Prop_lut6_I1_O)        0.028    -0.315 r  vga/U12/ascii_code[2]_i_7/O
                         net (fo=1, routed)           0.230    -0.085    vga/U12/ascii_code[2]_i_7_n_0
    SLICE_X21Y77         LUT6 (Prop_lut6_I2_O)        0.028    -0.057 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.257     0.200    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.028     0.228 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.228    vga/U12_n_47
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.915    -0.543    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.486    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.060    -0.426    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 vga/strdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.293ns (39.177%)  route 0.455ns (60.823%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.684    -0.509    vga/CLK_OUT1
    SLICE_X20Y78         FDRE                                         r  vga/strdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.118    -0.391 r  vga/strdata_reg[44]/Q
                         net (fo=1, routed)           0.053    -0.338    vga/U12/strdata[39]
    SLICE_X21Y78         LUT6 (Prop_lut6_I3_O)        0.028    -0.310 r  vga/U12/ascii_code[4]_i_16/O
                         net (fo=1, routed)           0.000    -0.310    vga/U12/ascii_code[4]_i_16_n_0
    SLICE_X21Y78         MUXF7 (Prop_muxf7_I1_O)      0.051    -0.259 r  vga/U12/ascii_code_reg[4]_i_6/O
                         net (fo=1, routed)           0.218    -0.041    vga/U12/ascii_code_reg[4]_i_6_n_0
    SLICE_X25Y78         LUT5 (Prop_lut5_I3_O)        0.068     0.027 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.185     0.211    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.028     0.239 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.239    vga/U12_n_45
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.915    -0.543    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.058    -0.486    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.060    -0.426    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 vga/strdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.274ns (34.561%)  route 0.519ns (65.439%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.682    -0.511    vga/CLK_OUT1
    SLICE_X25Y80         FDRE                                         r  vga/strdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/strdata_reg[21]/Q
                         net (fo=1, routed)           0.124    -0.286    vga/U12/strdata[19]
    SLICE_X25Y78         LUT6 (Prop_lut6_I1_O)        0.028    -0.258 r  vga/U12/ascii_code[5]_i_15/O
                         net (fo=1, routed)           0.000    -0.258    vga/U12/ascii_code[5]_i_15_n_0
    SLICE_X25Y78         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.208 r  vga/U12/ascii_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.116    -0.093    vga/U12/ascii_code_reg[5]_i_7_n_0
    SLICE_X25Y78         LUT5 (Prop_lut5_I3_O)        0.068    -0.025 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.279     0.254    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.028     0.282 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.282    vga/U12_n_44
    SLICE_X32Y78         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.915    -0.543    vga/CLK_OUT1
    SLICE_X32Y78         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.058    -0.486    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.060    -0.426    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.708    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y32     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X28Y57     vga/code_exe_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X34Y61     vga/code_exe_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y70     vga/code_exe_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X19Y64     vga/code_exe_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y51     vga/code_exe_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X31Y61     vga/code_exe_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y49     vga/code_id_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y53     vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y53     vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y52     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.386ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 0.633ns (9.928%)  route 5.743ns (90.072%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.859     0.120    vga/U12/h_count_reg[4]_0[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.043     0.163 r  vga/U12/data_buf_reg_0_3_0_5_i_189/O
                         net (fo=4, routed)           0.569     0.732    vga/U12/data_buf_reg_0_3_0_5_i_189_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051     0.783 f  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=33, routed)          0.769     1.552    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.136     1.688 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.437     2.124    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.167 r  vga/U12/R[3]_i_18/O
                         net (fo=2, routed)           0.367     2.534    vga/U12/p_42_in
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     2.932    vga/U12/dout643_out
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.975 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.827     3.801    vga/U12/dout1
    SLICE_X18Y76         LUT5 (Prop_lut5_I4_O)        0.051     3.852 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.561     4.414    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X16Y75         FDRE (Setup_fdre_C_D)       -0.105    37.800    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.800    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                 33.386    

Slack (MET) :             33.491ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.625ns (9.801%)  route 5.752ns (90.199%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.859     0.120    vga/U12/h_count_reg[4]_0[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.043     0.163 r  vga/U12/data_buf_reg_0_3_0_5_i_189/O
                         net (fo=4, routed)           0.569     0.732    vga/U12/data_buf_reg_0_3_0_5_i_189_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051     0.783 f  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=33, routed)          0.769     1.552    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.136     1.688 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.437     2.124    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.167 r  vga/U12/R[3]_i_18/O
                         net (fo=2, routed)           0.367     2.534    vga/U12/p_42_in
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     2.932    vga/U12/dout643_out
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.975 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.827     3.801    vga/U12/dout1
    SLICE_X18Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.844 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.570     4.415    vga/U12/B[2]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)        0.000    37.906    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.906    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                 33.491    

Slack (MET) :             33.505ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.633ns (10.102%)  route 5.633ns (89.898%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.859     0.120    vga/U12/h_count_reg[4]_0[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.043     0.163 r  vga/U12/data_buf_reg_0_3_0_5_i_189/O
                         net (fo=4, routed)           0.569     0.732    vga/U12/data_buf_reg_0_3_0_5_i_189_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051     0.783 f  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=33, routed)          0.769     1.552    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.136     1.688 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.437     2.124    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.167 r  vga/U12/R[3]_i_18/O
                         net (fo=2, routed)           0.367     2.534    vga/U12/p_42_in
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     2.932    vga/U12/dout643_out
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.975 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.827     3.801    vga/U12/dout1
    SLICE_X18Y76         LUT5 (Prop_lut5_I4_O)        0.051     3.852 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.451     4.304    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X16Y75         FDRE (Setup_fdre_C_D)       -0.097    37.808    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.808    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                 33.505    

Slack (MET) :             33.593ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 0.629ns (10.176%)  route 5.552ns (89.824%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.859     0.120    vga/U12/h_count_reg[4]_0[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.043     0.163 r  vga/U12/data_buf_reg_0_3_0_5_i_189/O
                         net (fo=4, routed)           0.569     0.732    vga/U12/data_buf_reg_0_3_0_5_i_189_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051     0.783 f  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=33, routed)          0.769     1.552    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.136     1.688 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.437     2.124    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.167 r  vga/U12/R[3]_i_18/O
                         net (fo=2, routed)           0.367     2.534    vga/U12/p_42_in
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     2.932    vga/U12/dout643_out
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.975 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.831     3.805    vga/U12/dout1
    SLICE_X18Y76         LUT2 (Prop_lut2_I0_O)        0.047     3.852 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.366     4.219    vga/U12/R[3]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.095    37.811    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.811    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                 33.593    

Slack (MET) :             33.610ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 0.629ns (10.176%)  route 5.552ns (89.824%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.859     0.120    vga/U12/h_count_reg[4]_0[1]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.043     0.163 r  vga/U12/data_buf_reg_0_3_0_5_i_189/O
                         net (fo=4, routed)           0.569     0.732    vga/U12/data_buf_reg_0_3_0_5_i_189_n_0
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051     0.783 f  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=33, routed)          0.769     1.552    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.136     1.688 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=2, routed)           0.437     2.124    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.167 r  vga/U12/R[3]_i_18/O
                         net (fo=2, routed)           0.367     2.534    vga/U12/p_42_in
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     2.932    vga/U12/dout643_out
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.975 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.831     3.805    vga/U12/dout1
    SLICE_X18Y76         LUT2 (Prop_lut2_I0_O)        0.047     3.852 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.366     4.219    vga/U12/R[3]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.078    37.828    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.828    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                 33.610    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.402ns (10.612%)  route 3.386ns (89.388%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.645    -1.098    vga/U12/PRow[4]
    SLICE_X27Y82         LUT6 (Prop_lut6_I1_O)        0.043    -1.055 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.264    -0.790    vga/U12/G[3]_i_8_n_0
    SLICE_X27Y82         LUT3 (Prop_lut3_I1_O)        0.043    -0.747 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.460    -0.288    vga/U12/G[3]_i_6_n_0
    SLICE_X24Y81         LUT4 (Prop_lut4_I3_O)        0.043    -0.245 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         1.436     1.191    vga/U12/v_count_reg[6]_0
    SLICE_X18Y76         LUT4 (Prop_lut4_I3_O)        0.050     1.241 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.582     1.823    vga/U12/G[1]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)       -0.120    37.785    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.785    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             36.085ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.402ns (10.931%)  route 3.276ns (89.069%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.645    -1.098    vga/U12/PRow[4]
    SLICE_X27Y82         LUT6 (Prop_lut6_I1_O)        0.043    -1.055 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.264    -0.790    vga/U12/G[3]_i_8_n_0
    SLICE_X27Y82         LUT3 (Prop_lut3_I1_O)        0.043    -0.747 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.460    -0.288    vga/U12/G[3]_i_6_n_0
    SLICE_X24Y81         LUT4 (Prop_lut4_I3_O)        0.043    -0.245 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         1.436     1.191    vga/U12/v_count_reg[6]_0
    SLICE_X18Y76         LUT4 (Prop_lut4_I3_O)        0.050     1.241 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.471     1.713    vga/U12/G[1]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)       -0.108    37.797    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.797    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                 36.085    

Slack (MET) :             36.129ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.395ns (10.619%)  route 3.325ns (89.381%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.645    -1.098    vga/U12/PRow[4]
    SLICE_X27Y82         LUT6 (Prop_lut6_I1_O)        0.043    -1.055 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.264    -0.790    vga/U12/G[3]_i_8_n_0
    SLICE_X27Y82         LUT3 (Prop_lut3_I1_O)        0.043    -0.747 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.460    -0.288    vga/U12/G[3]_i_6_n_0
    SLICE_X24Y81         LUT4 (Prop_lut4_I3_O)        0.043    -0.245 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         1.436     1.191    vga/U12/v_count_reg[6]_0
    SLICE_X18Y76         LUT4 (Prop_lut4_I3_O)        0.043     1.234 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.521     1.755    vga/U12/B[3]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)       -0.022    37.883    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.883    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 36.129    

Slack (MET) :             36.289ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.409ns (12.300%)  route 2.916ns (87.700%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 38.591 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.618    -0.121    vga/U12/h_count_reg[4]_0[1]
    SLICE_X26Y79         LUT5 (Prop_lut5_I4_O)        0.051    -0.070 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.377     0.307    vga/U12/h_count[9]_i_3_n_0
    SLICE_X26Y80         LUT6 (Prop_lut6_I0_O)        0.135     0.442 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.921     1.363    vga/U12/h_count[9]_i_1_n_0
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.497    38.591    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
                         clock pessimism             -0.554    38.038    
                         clock uncertainty           -0.081    37.956    
    SLICE_X23Y67         FDRE (Setup_fdre_C_R)       -0.304    37.652    vga/U12/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.652    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                 36.289    

Slack (MET) :             36.347ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.413ns (11.752%)  route 3.101ns (88.248%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X25Y82         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.204    -1.761 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          0.957    -0.804    vga/U12/PRow[3]
    SLICE_X25Y81         LUT5 (Prop_lut5_I0_O)        0.123    -0.681 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.433    -0.248    vga/U12/G[3]_i_7_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I4_O)        0.043    -0.205 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          1.191     0.986    vga/U12/v_count_reg[8]_17
    SLICE_X18Y76         LUT4 (Prop_lut4_I3_O)        0.043     1.029 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.520     1.549    vga/U12/B[1]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.010    37.896    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.896    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 36.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.697%)  route 0.092ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.092    -0.284    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.455    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.397    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.506%)  route 0.101ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDSE (Prop_fdse_C_Q)         0.091    -0.376 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.101    -0.275    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.393    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.968%)  route 0.095ns (51.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.282    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.400    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.057    -0.320    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X0Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.038    -0.457    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.004    -0.453    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y93          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.096    -0.269    DISPLAY/P2S_LED/buff[15]
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.040    -0.451    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.047    -0.404    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y92          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.264    DISPLAY/P2S_LED/buff[7]
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.040    -0.451    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.044    -0.407    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.320%)  route 0.121ns (48.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y85          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.369 f  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.121    -0.247    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.028    -0.219 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.040    -0.457    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.087    -0.370    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.045%)  route 0.136ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDSE (Prop_fdse_C_Q)         0.091    -0.376 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.136    -0.239    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.455    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.391    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.059%)  route 0.136ns (59.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDSE (Prop_fdse_C_Q)         0.091    -0.376 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.136    -0.239    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.455    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.392    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[10]/Q
                         net (fo=1, routed)           0.093    -0.272    DISPLAY/P2S_LED/buff[10]
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism              0.026    -0.465    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.032    -0.433    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y93      DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y93      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y94      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y94      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y94      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X0Y93      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y88      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.524ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[68][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 0.352ns (3.387%)  route 10.040ns (96.613%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns = ( 50.562 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          3.787     9.687    core/data_ram/i___21_i_4_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.043     9.730 f  core/data_ram/data[68][1]_i_2/O
                         net (fo=1, routed)           0.906    10.636    core/data_ram/data[68][1]_i_2_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.043    10.679 r  core/data_ram/data[68][1]_i_1/O
                         net (fo=1, routed)           0.000    10.679    core/data_ram/data[68][1]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  core/data_ram/data_reg[68][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.488    50.562    core/data_ram/debug_clk
    SLICE_X47Y59         FDRE                                         r  core/data_ram/data_reg[68][1]/C  (IS_INVERTED)
                         clock pessimism             -0.302    50.260    
                         clock uncertainty           -0.095    50.165    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.037    50.202    core/data_ram/data_reg[68][1]
  -------------------------------------------------------------------
                         required time                         50.202    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 39.524    

Slack (MET) :             39.681ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[69][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 0.352ns (3.435%)  route 9.897ns (96.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.568ns = ( 50.568 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          3.557     9.457    core/data_ram/i___21_i_4_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.043     9.500 f  core/data_ram/data[69][7]_i_3/O
                         net (fo=1, routed)           0.993    10.493    core/data_ram/data[69][7]_i_3_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.043    10.536 r  core/data_ram/data[69][7]_i_1/O
                         net (fo=1, routed)           0.000    10.536    core/data_ram/data[69][7]_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  core/data_ram/data_reg[69][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.494    50.568    core/data_ram/debug_clk
    SLICE_X38Y51         FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.244    
                         clock uncertainty           -0.095    50.149    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.067    50.216    core/data_ram/data_reg[69][7]
  -------------------------------------------------------------------
                         required time                         50.216    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 39.681    

Slack (MET) :             39.740ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[68][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 0.352ns (3.451%)  route 9.849ns (96.549%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 50.555 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          3.770     9.670    core/data_ram/i___21_i_4_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.043     9.713 f  core/data_ram/i___130/O
                         net (fo=1, routed)           0.732    10.445    core/data_ram/i___130_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I4_O)        0.043    10.488 r  core/data_ram/data[68][0]_i_1/O
                         net (fo=1, routed)           0.000    10.488    core/data_ram/data[68][0]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  core/data_ram/data_reg[68][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.481    50.555    core/data_ram/debug_clk
    SLICE_X46Y68         FDRE                                         r  core/data_ram/data_reg[68][0]/C  (IS_INVERTED)
                         clock pessimism             -0.302    50.253    
                         clock uncertainty           -0.095    50.158    
    SLICE_X46Y68         FDRE (Setup_fdre_C_D)        0.069    50.227    core/data_ram/data_reg[68][0]
  -------------------------------------------------------------------
                         required time                         50.227    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 39.740    

Slack (MET) :             39.781ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.115ns  (logic 0.458ns (4.528%)  route 9.657ns (95.472%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns = ( 50.564 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          2.572     8.471    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I4_O)        0.055     8.526 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.739    10.265    core/data_ram/i___148_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I2_O)        0.137    10.402 r  core/data_ram/data[70][0]_i_1/O
                         net (fo=1, routed)           0.000    10.402    core/data_ram/data[70][0]_i_1_n_0
    SLICE_X45Y59         FDRE                                         r  core/data_ram/data_reg[70][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.490    50.564    core/data_ram/debug_clk
    SLICE_X45Y59         FDRE                                         r  core/data_ram/data_reg[70][0]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.240    
                         clock uncertainty           -0.095    50.145    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)        0.038    50.183    core/data_ram/data_reg[70][0]
  -------------------------------------------------------------------
                         required time                         50.183    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 39.781    

Slack (MET) :             39.786ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[67][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.352ns (3.482%)  route 9.758ns (96.518%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns = ( 50.565 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          1.434     7.333    core/data_ram/i___21_i_4_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.043     7.376 r  core/data_ram/data[67][5]_i_2/O
                         net (fo=7, routed)           2.978    10.354    core/data_ram/data[67][5]_i_2_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I3_O)        0.043    10.397 r  core/data_ram/data[67][0]_i_1/O
                         net (fo=1, routed)           0.000    10.397    core/data_ram/data[67][0]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  core/data_ram/data_reg[67][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.491    50.565    core/data_ram/debug_clk
    SLICE_X43Y57         FDRE                                         r  core/data_ram/data_reg[67][0]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.241    
                         clock uncertainty           -0.095    50.146    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.037    50.183    core/data_ram/data_reg[67][0]
  -------------------------------------------------------------------
                         required time                         50.183    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                 39.786    

Slack (MET) :             39.877ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[95][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 0.447ns (4.543%)  route 9.393ns (95.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.568ns = ( 50.568 - 50.000 ) 
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.737     0.397    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.223     0.620 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__6/Q
                         net (fo=121, routed)         3.386     4.006    core/data_ram/data_reg[63][2]_0
    SLICE_X22Y34         LUT3 (Prop_lut3_I0_O)        0.047     4.053 r  core/data_ram/i___17_i_2/O
                         net (fo=120, routed)         4.707     8.760    core/data_ram/i___17_i_2_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.134     8.894 r  core/data_ram/i___17/O
                         net (fo=1, routed)           1.300    10.194    core/data_ram/i___17_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I2_O)        0.043    10.237 r  core/data_ram/data[95][2]_i_1/O
                         net (fo=1, routed)           0.000    10.237    core/data_ram/data[95][2]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  core/data_ram/data_reg[95][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.494    50.568    core/data_ram/debug_clk
    SLICE_X40Y54         FDRE                                         r  core/data_ram/data_reg[95][2]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.171    
                         clock uncertainty           -0.095    50.076    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.037    50.113    core/data_ram/data_reg[95][2]
  -------------------------------------------------------------------
                         required time                         50.113    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 39.877    

Slack (MET) :             39.896ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[67][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 0.395ns (3.962%)  route 9.575ns (96.038%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.505ns = ( 50.505 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          1.434     7.333    core/data_ram/i___21_i_4_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.043     7.376 r  core/data_ram/data[67][5]_i_2/O
                         net (fo=7, routed)           2.205     9.582    core/data_ram/data[67][5]_i_2_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.043     9.625 r  core/data_ram/data[67][7]_i_3/O
                         net (fo=1, routed)           0.590    10.214    core/data_ram/data[67][7]_i_3_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I4_O)        0.043    10.257 r  core/data_ram/data[67][7]_i_1/O
                         net (fo=1, routed)           0.000    10.257    core/data_ram/data[67][7]_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  core/data_ram/data_reg[67][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.431    50.505    core/data_ram/debug_clk
    SLICE_X50Y51         FDRE                                         r  core/data_ram/data_reg[67][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.181    
                         clock uncertainty           -0.095    50.086    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.067    50.153    core/data_ram/data_reg[67][7]
  -------------------------------------------------------------------
                         required time                         50.153    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 39.896    

Slack (MET) :             39.900ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[67][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 0.352ns (3.515%)  route 9.663ns (96.485%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.562ns = ( 50.562 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          3.821     9.721    core/data_ram/i___21_i_4_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.043     9.764 r  core/data_ram/data[67][1]_i_2/O
                         net (fo=1, routed)           0.495    10.259    core/data_ram/data[67][1]_i_2_n_0
    SLICE_X48Y59         LUT5 (Prop_lut5_I2_O)        0.043    10.302 r  core/data_ram/data[67][1]_i_1/O
                         net (fo=1, routed)           0.000    10.302    core/data_ram/data[67][1]_i_1_n_0
    SLICE_X48Y59         FDRE                                         r  core/data_ram/data_reg[67][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.488    50.562    core/data_ram/debug_clk
    SLICE_X48Y59         FDRE                                         r  core/data_ram/data_reg[67][1]/C  (IS_INVERTED)
                         clock pessimism             -0.302    50.260    
                         clock uncertainty           -0.095    50.165    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.037    50.202    core/data_ram/data_reg[67][1]
  -------------------------------------------------------------------
                         required time                         50.202    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 39.900    

Slack (MET) :             39.911ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[67][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.007ns  (logic 0.352ns (3.517%)  route 9.655ns (96.483%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns = ( 50.564 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          3.578     9.478    core/data_ram/i___21_i_4_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.043     9.521 r  core/data_ram/data[67][2]_i_2/O
                         net (fo=1, routed)           0.731    10.252    core/data_ram/data[67][2]_i_2_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I2_O)        0.043    10.295 r  core/data_ram/data[67][2]_i_1/O
                         net (fo=1, routed)           0.000    10.295    core/data_ram/data[67][2]_i_1_n_0
    SLICE_X48Y53         FDRE                                         r  core/data_ram/data_reg[67][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.490    50.564    core/data_ram/debug_clk
    SLICE_X48Y53         FDRE                                         r  core/data_ram/data_reg[67][2]/C  (IS_INVERTED)
                         clock pessimism             -0.302    50.262    
                         clock uncertainty           -0.095    50.167    
    SLICE_X48Y53         FDRE (Setup_fdre_C_D)        0.038    50.205    core/data_ram/data_reg[67][2]
  -------------------------------------------------------------------
                         required time                         50.205    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 39.911    

Slack (MET) :             39.951ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[69][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 0.352ns (3.533%)  route 9.612ns (96.467%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns = ( 50.560 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X47Y54         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223     0.510 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.346     5.857    core/data_ram/Q[6]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.043     5.900 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          3.777     9.676    core/data_ram/i___21_i_4_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.043     9.719 r  core/data_ram/data[69][1]_i_2/O
                         net (fo=1, routed)           0.488    10.208    core/data_ram/data[69][1]_i_2_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I3_O)        0.043    10.251 r  core/data_ram/data[69][1]_i_1/O
                         net (fo=1, routed)           0.000    10.251    core/data_ram/data[69][1]_i_1_n_0
    SLICE_X49Y62         FDRE                                         r  core/data_ram/data_reg[69][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.486    50.560    core/data_ram/debug_clk
    SLICE_X49Y62         FDRE                                         r  core/data_ram/data_reg[69][1]/C  (IS_INVERTED)
                         clock pessimism             -0.302    50.258    
                         clock uncertainty           -0.095    50.163    
    SLICE_X49Y62         FDRE (Setup_fdre_C_D)        0.038    50.201    core/data_ram/data_reg[69][1]
  -------------------------------------------------------------------
                         required time                         50.201    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                 39.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y58         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDCE (Prop_fdce_C_Q)         0.100     0.627 r  core/reg_EXE_MEM/PCurrent_MEM_reg[12]/Q
                         net (fo=2, routed)           0.055     0.682    core/reg_MEM_WB/PC_MEM[12]
    SLICE_X19Y58         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.934     0.794    core/reg_MEM_WB/debug_clk
    SLICE_X19Y58         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/C
                         clock pessimism             -0.267     0.527    
    SLICE_X19Y58         FDCE (Hold_fdce_C_D)         0.047     0.574    core/reg_MEM_WB/PCurrent_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.695     0.528    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDCE (Prop_fdce_C_Q)         0.100     0.628 r  core/reg_EXE_MEM/IR_MEM_reg[4]/Q
                         net (fo=2, routed)           0.055     0.683    core/reg_MEM_WB/inst_MEM[3]
    SLICE_X17Y53         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.935     0.795    core/reg_MEM_WB/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[4]/C
                         clock pessimism             -0.267     0.528    
    SLICE_X17Y53         FDCE (Hold_fdce_C_D)         0.047     0.575    core/reg_MEM_WB/IR_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.695     0.528    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDCE (Prop_fdce_C_Q)         0.100     0.628 r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/Q
                         net (fo=2, routed)           0.055     0.683    core/reg_MEM_WB/PC_MEM[4]
    SLICE_X17Y53         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.935     0.795    core/reg_MEM_WB/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/C
                         clock pessimism             -0.267     0.528    
    SLICE_X17Y53         FDCE (Hold_fdce_C_D)         0.047     0.575    core/reg_MEM_WB/PCurrent_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.695     0.528    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDCE (Prop_fdce_C_Q)         0.100     0.628 r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/Q
                         net (fo=2, routed)           0.062     0.690    core/reg_MEM_WB/PC_MEM[5]
    SLICE_X17Y53         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.935     0.795    core/reg_MEM_WB/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/C
                         clock pessimism             -0.267     0.528    
    SLICE_X17Y53         FDCE (Hold_fdce_C_D)         0.049     0.577    core/reg_MEM_WB/PCurrent_WB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.223%)  route 0.300ns (71.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_IF_ID/debug_clk
    SLICE_X22Y52         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDCE (Prop_fdce_C_Q)         0.118     0.645 r  core/reg_IF_ID/PCurrent_ID_reg[10]/Q
                         net (fo=4, routed)           0.300     0.945    core/reg_ID_EX/PCurrent_EX_reg[31]_0[10]
    SLICE_X23Y46         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.005     0.865    core/reg_ID_EX/debug_clk
    SLICE_X23Y46         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[10]/C
                         clock pessimism             -0.075     0.790    
    SLICE_X23Y46         FDCE (Hold_fdce_C_D)         0.041     0.831    core/reg_ID_EX/PCurrent_EX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.694%)  route 0.065ns (39.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y58         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDCE (Prop_fdce_C_Q)         0.100     0.627 r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/Q
                         net (fo=2, routed)           0.065     0.692    core/reg_MEM_WB/PC_MEM[24]
    SLICE_X19Y58         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.934     0.794    core/reg_MEM_WB/debug_clk
    SLICE_X19Y58         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/C
                         clock pessimism             -0.267     0.527    
    SLICE_X19Y58         FDCE (Hold_fdce_C_D)         0.049     0.576    core/reg_MEM_WB/PCurrent_WB_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.333%)  route 0.063ns (38.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.678     0.511    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y71         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDCE (Prop_fdce_C_Q)         0.100     0.611 r  core/reg_EXE_MEM/IR_MEM_reg[17]/Q
                         net (fo=2, routed)           0.063     0.674    core/reg_MEM_WB/inst_MEM[11]
    SLICE_X29Y71         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.917     0.777    core/reg_MEM_WB/debug_clk
    SLICE_X29Y71         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
                         clock pessimism             -0.266     0.511    
    SLICE_X29Y71         FDCE (Hold_fdce_C_D)         0.047     0.558    core/reg_MEM_WB/IR_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.333%)  route 0.063ns (38.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y62         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/IR_MEM_reg[16]/Q
                         net (fo=2, routed)           0.063     0.677    core/reg_MEM_WB/inst_MEM[10]
    SLICE_X41Y62         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.919     0.779    core/reg_MEM_WB/debug_clk
    SLICE_X41Y62         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/C
                         clock pessimism             -0.265     0.514    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.047     0.561    core/reg_MEM_WB/IR_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y58         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDCE (Prop_fdce_C_Q)         0.100     0.627 r  core/reg_EXE_MEM/IR_MEM_reg[12]/Q
                         net (fo=2, routed)           0.064     0.691    core/reg_MEM_WB/inst_MEM[6]
    SLICE_X19Y58         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.934     0.794    core/reg_MEM_WB/debug_clk
    SLICE_X19Y58         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/C
                         clock pessimism             -0.267     0.527    
    SLICE_X19Y58         FDCE (Hold_fdce_C_D)         0.047     0.574    core/reg_MEM_WB/IR_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y62         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=2, routed)           0.062     0.676    core/reg_MEM_WB/PC_MEM[16]
    SLICE_X41Y62         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.919     0.779    core/reg_MEM_WB/debug_clk
    SLICE_X41Y62         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/C
                         clock pessimism             -0.265     0.514    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.044     0.558    core/reg_MEM_WB/PCurrent_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X20Y46     core/reg_ID_EX/IR_EX_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X19Y54     core/reg_ID_EX/IR_EX_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X28Y56     core/register/register_reg[27][9]/C
Min Period        n/a     FDSE/C              n/a            0.750         100.000     99.250     SLICE_X26Y49     core/reg_ID_EX/Imm32_EX_reg[20]/C
Min Period        n/a     FDSE/C              n/a            0.750         100.000     99.250     SLICE_X25Y41     core/reg_ID_EX/Imm32_EX_reg[21]/C
Min Period        n/a     FDSE/C              n/a            0.750         100.000     99.250     SLICE_X26Y49     core/reg_ID_EX/Imm32_EX_reg[22]/C
Min Period        n/a     FDSE/C              n/a            0.750         100.000     99.250     SLICE_X26Y49     core/reg_ID_EX/Imm32_EX_reg[24]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X28Y56     core/register/register_reg[27][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X29Y70     core/register/register_reg[28][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X29Y70     core/register/register_reg[28][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X29Y70     core/register/register_reg[28][29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X29Y70     core/register/register_reg[28][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X31Y71     core/register/register_reg[29][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X31Y71     core/register/register_reg[29][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X24Y63     core/register/register_reg[10][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X24Y63     core/register/register_reg[10][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X29Y72     core/register/register_reg[10][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X30Y39     core/data_ram/data_reg[39][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y61     core/reg_ID_EX/IR_EX_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X29Y71     core/reg_ID_EX/IR_EX_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X41Y62     core/reg_ID_EX/IR_EX_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X41Y62     core/reg_ID_EX/IR_EX_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X37Y69     core/reg_ID_EX/IR_EX_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y46     core/reg_ID_EX/IR_EX_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X32Y57     core/reg_ID_EX/IR_EX_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X37Y69     core/reg_ID_EX/IR_EX_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y46     core/reg_ID_EX/IR_EX_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          327  Failing Endpoints,  Worst Slack       -2.114ns,  Total Violation     -386.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.395ns (5.966%)  route 6.226ns (94.034%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 3.576 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.267     2.527    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.570 r  core/U1_3/data_buf_reg_0_3_18_23_i_119/O
                         net (fo=1, routed)           1.147     3.718    core/U1_3/data_buf_reg_0_3_18_23_i_119_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.761 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.192     3.953    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.996 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.292     4.288    core/Datao_MEM_reg[18]
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.043     4.331 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.327     4.658    vga/Debug_data[18]
    SLICE_X46Y67         FDRE                                         r  vga/code_exe_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.482     3.576    vga/CLK_OUT1
    SLICE_X46Y67         FDRE                                         r  vga/code_exe_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.745    
                         clock uncertainty           -0.201     2.543    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)        0.001     2.544    vga/code_exe_reg[18]
  -------------------------------------------------------------------
                         required time                          2.544    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.395ns (5.987%)  route 6.202ns (94.013%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.267     2.527    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.570 r  core/U1_3/data_buf_reg_0_3_18_23_i_119/O
                         net (fo=1, routed)           1.147     3.718    core/U1_3/data_buf_reg_0_3_18_23_i_119_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.761 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.192     3.953    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.996 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.292     4.288    core/Datao_MEM_reg[18]
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.043     4.331 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.304     4.635    vga/Debug_data[18]
    SLICE_X48Y65         FDRE                                         r  vga/code_id_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.484     3.578    vga/CLK_OUT1
    SLICE_X48Y65         FDRE                                         r  vga/code_id_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.747    
                         clock uncertainty           -0.201     2.545    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.018     2.527    vga/code_id_reg[18]
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 0.395ns (5.990%)  route 6.199ns (94.010%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.267     2.527    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.570 r  core/U1_3/data_buf_reg_0_3_18_23_i_119/O
                         net (fo=1, routed)           1.147     3.718    core/U1_3/data_buf_reg_0_3_18_23_i_119_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.761 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.192     3.953    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.996 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.292     4.288    core/Datao_MEM_reg[18]
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.043     4.331 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.301     4.632    vga/Debug_data[18]
    SLICE_X49Y65         FDRE                                         r  vga/code_wb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.484     3.578    vga/CLK_OUT1
    SLICE_X49Y65         FDRE                                         r  vga/code_wb_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.747    
                         clock uncertainty           -0.201     2.545    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)       -0.018     2.527    vga/code_wb_reg[18]
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.395ns (5.991%)  route 6.198ns (94.009%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 3.580 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.267     2.527    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.570 r  core/U1_3/data_buf_reg_0_3_18_23_i_119/O
                         net (fo=1, routed)           1.147     3.718    core/U1_3/data_buf_reg_0_3_18_23_i_119_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.761 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.192     3.953    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.996 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.292     4.288    core/Datao_MEM_reg[18]
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.043     4.331 r  core/code_wb[18]_i_1/O
                         net (fo=5, routed)           0.300     4.631    vga/Debug_data[18]
    SLICE_X45Y65         FDRE                                         r  vga/code_if_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.486     3.580    vga/CLK_OUT1
    SLICE_X45Y65         FDRE                                         r  vga/code_if_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.749    
                         clock uncertainty           -0.201     2.547    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)       -0.018     2.529    vga/code_if_reg[18]
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.020ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.352ns (5.258%)  route 6.343ns (94.742%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 3.760 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.180     2.441    core/reg_EXE_MEM/Q[0]
    SLICE_X52Y62         LUT4 (Prop_lut4_I1_O)        0.043     2.484 r  core/reg_EXE_MEM/data_buf_reg_0_3_18_23_i_93/O
                         net (fo=1, routed)           0.931     3.415    core/U1_3/code_mem_reg[22]_0
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.043     3.458 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=2, routed)           0.435     3.892    core/PCurrent_MEM_reg[22]
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.043     3.935 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.797     4.733    vga/Debug_data[22]
    SLICE_X36Y45         FDRE                                         r  vga/code_if_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.666     3.760    vga/CLK_OUT1
    SLICE_X36Y45         FDRE                                         r  vga/code_if_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.929    
                         clock uncertainty           -0.201     2.727    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)       -0.015     2.712    vga/code_if_reg[22]
  -------------------------------------------------------------------
                         required time                          2.712    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 -2.020    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.395ns (6.097%)  route 6.084ns (93.903%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.583 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.466     2.726    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.769 r  core/U1_3/data_buf_reg_0_3_18_23_i_106/O
                         net (fo=1, routed)           0.877     3.647    core/U1_3/data_buf_reg_0_3_18_23_i_106_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.690 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.161     3.851    core/U1_3/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.894 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=2, routed)           0.288     4.182    core/Datao_MEM_reg[19]
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.043     4.225 r  core/code_wb[19]_i_1/O
                         net (fo=5, routed)           0.292     4.517    vga/Debug_data[19]
    SLICE_X45Y60         FDRE                                         r  vga/code_if_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.489     3.583    vga/CLK_OUT1
    SLICE_X45Y60         FDRE                                         r  vga/code_if_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.752    
                         clock uncertainty           -0.201     2.550    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)       -0.027     2.523    vga/code_if_reg[19]
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.988ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.395ns (6.103%)  route 6.077ns (93.897%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.582 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.466     2.726    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.769 r  core/U1_3/data_buf_reg_0_3_18_23_i_106/O
                         net (fo=1, routed)           0.877     3.647    core/U1_3/data_buf_reg_0_3_18_23_i_106_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.690 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.161     3.851    core/U1_3/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.894 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=2, routed)           0.288     4.182    core/Datao_MEM_reg[19]
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.043     4.225 r  core/code_wb[19]_i_1/O
                         net (fo=5, routed)           0.286     4.510    vga/Debug_data[19]
    SLICE_X43Y62         FDRE                                         r  vga/code_id_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.488     3.582    vga/CLK_OUT1
    SLICE_X43Y62         FDRE                                         r  vga/code_id_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.751    
                         clock uncertainty           -0.201     2.549    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)       -0.027     2.522    vga/code_id_reg[19]
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 -1.988    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.395ns (6.310%)  route 5.865ns (93.690%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/v_count_reg[0]/Q
                         net (fo=20, routed)          0.835    -0.907    vga/U12/PRow[0]
    SLICE_X27Y82         LUT6 (Prop_lut6_I3_O)        0.043    -0.864 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.972     0.108    vga/U12/p_0_in[1]
    SLICE_X24Y77         LUT2 (Prop_lut2_I1_O)        0.043     0.151 f  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         2.533     2.684    vga/U12/v_count_reg[3]_16
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.043     2.727 f  vga/U12/code_wb[31]_i_3/O
                         net (fo=2, routed)           0.275     3.002    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.043     3.045 r  vga/U12/code_id[31]_i_1/O
                         net (fo=32, routed)          1.250     4.295    vga/U12_n_119
    SLICE_X24Y57         FDRE                                         r  vga/code_id_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X24Y57         FDRE                                         r  vga/code_id_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.201     2.561    
    SLICE_X24Y57         FDRE (Setup_fdre_C_CE)      -0.197     2.364    vga/code_id_reg[21]
  -------------------------------------------------------------------
                         required time                          2.364    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 -1.931    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[24]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.395ns (6.310%)  route 5.865ns (93.690%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X26Y82         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/v_count_reg[0]/Q
                         net (fo=20, routed)          0.835    -0.907    vga/U12/PRow[0]
    SLICE_X27Y82         LUT6 (Prop_lut6_I3_O)        0.043    -0.864 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.972     0.108    vga/U12/p_0_in[1]
    SLICE_X24Y77         LUT2 (Prop_lut2_I1_O)        0.043     0.151 f  vga/U12/code_mem[31]_i_2/O
                         net (fo=164, routed)         2.533     2.684    vga/U12/v_count_reg[3]_16
    SLICE_X54Y56         LUT3 (Prop_lut3_I0_O)        0.043     2.727 f  vga/U12/code_wb[31]_i_3/O
                         net (fo=2, routed)           0.275     3.002    vga/U12/code_wb[31]_i_3_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.043     3.045 r  vga/U12/code_id[31]_i_1/O
                         net (fo=32, routed)          1.250     4.295    vga/U12_n_119
    SLICE_X24Y57         FDRE                                         r  vga/code_id_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X24Y57         FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.201     2.561    
    SLICE_X24Y57         FDRE (Setup_fdre_C_CE)      -0.197     2.364    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                          2.364    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 -1.931    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.395ns (6.175%)  route 6.001ns (93.825%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.582 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.632    -1.962    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         4.466     2.726    core/U1_3/Q[0]
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.043     2.769 r  core/U1_3/data_buf_reg_0_3_18_23_i_106/O
                         net (fo=1, routed)           0.877     3.647    core/U1_3/data_buf_reg_0_3_18_23_i_106_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.690 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.161     3.851    core/U1_3/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.043     3.894 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=2, routed)           0.288     4.182    core/Datao_MEM_reg[19]
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.043     4.225 r  core/code_wb[19]_i_1/O
                         net (fo=5, routed)           0.210     4.434    vga/Debug_data[19]
    SLICE_X44Y61         FDRE                                         r  vga/code_exe_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.488     3.582    vga/CLK_OUT1
    SLICE_X44Y61         FDRE                                         r  vga/code_exe_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.751    
                         clock uncertainty           -0.201     2.549    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)       -0.027     2.522    vga/code_exe_reg[19]
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 -1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.100ns (10.032%)  route 0.897ns (89.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y67         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         0.897     0.491    vga/data_buf_reg_0_3_30_31/ADDRD0
    SLICE_X16Y57         RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD_D1/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.201     0.016    
    SLICE_X16Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     0.313    vga/data_buf_reg_0_3_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.482%)  route 0.649ns (83.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X26Y79         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.338    -0.073    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.028    -0.045 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.310     0.265    vga/ascii_code
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.915    -0.543    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X33Y78         FDRE (Hold_fdre_C_CE)        0.010     0.007    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.482%)  route 0.649ns (83.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X26Y79         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.338    -0.073    vga/U12/h_count_reg_n_0_[1]
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.028    -0.045 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.310     0.265    vga/ascii_code
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.915    -0.543    vga/CLK_OUT1
    SLICE_X33Y78         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X33Y78         FDRE (Hold_fdre_C_CE)        0.010     0.007    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          192  Failing Endpoints,  Worst Slack       -5.989ns,  Total Violation     -948.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.989ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.363ns (16.916%)  route 6.695ns (83.084%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 f  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 f  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.459     6.994    core/mux_IF/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.043     7.037 f  core/mux_IF/data_buf_reg_0_3_0_5_i_137/O
                         net (fo=1, routed)           0.418     7.455    core/reg_IF_ID/data_buf_reg_0_3_0_5_i_17_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.043     7.498 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.424     7.922    core/U1_3/code_mem_reg[0]_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.043     7.965 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.111     8.076    core/DatatoReg_WB_reg
    SLICE_X30Y50         LUT6 (Prop_lut6_I1_O)        0.043     8.119 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.413     8.532    vga/Debug_data[0]
    SLICE_X33Y50         FDRE                                         r  vga/code_if_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X33Y50         FDRE                                         r  vga/code_if_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)       -0.004     2.543    vga/code_if_reg[0]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 -5.989    

Slack (VIOLATED) :        -5.911ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 1.363ns (17.152%)  route 6.584ns (82.848%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.583 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 f  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 r  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 r  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.586     7.122    core/mux_IF/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I2_O)        0.043     7.165 f  core/mux_IF/data_buf_reg_0_3_6_11_i_130/O
                         net (fo=1, routed)           0.399     7.563    core/U1_3/data_buf_reg_0_3_6_11_i_17_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.043     7.606 r  core/U1_3/data_buf_reg_0_3_6_11_i_68/O
                         net (fo=1, routed)           0.106     7.712    core/U1_3/data_buf_reg_0_3_6_11_i_68_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.043     7.755 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=2, routed)           0.195     7.950    core/Datao_MEM_reg[8]
    SLICE_X38Y64         LUT6 (Prop_lut6_I1_O)        0.043     7.993 r  core/code_wb[8]_i_1/O
                         net (fo=5, routed)           0.428     8.421    vga/Debug_data[8]
    SLICE_X39Y64         FDRE                                         r  vga/code_wb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.489     3.583    vga/CLK_OUT1
    SLICE_X39Y64         FDRE                                         r  vga/code_wb_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.752    
                         clock uncertainty           -0.215     2.537    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.027     2.510    vga/code_wb_reg[8]
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 -5.911    

Slack (VIOLATED) :        -5.909ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 1.363ns (17.133%)  route 6.593ns (82.867%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 f  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 r  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 r  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.221     6.756    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.043     6.799 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.492     7.291    core/U1_3/Branch_ctrl
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.043     7.334 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.322     7.656    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I5_O)        0.043     7.699 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.267     7.967    core/Datao_MEM_reg[12]
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.043     8.010 r  core/code_wb[12]_i_1/O
                         net (fo=5, routed)           0.420     8.430    vga/Debug_data[12]
    SLICE_X40Y60         FDRE                                         r  vga/code_exe_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.491     3.585    vga/CLK_OUT1
    SLICE_X40Y60         FDRE                                         r  vga/code_exe_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.754    
                         clock uncertainty           -0.215     2.539    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)       -0.018     2.521    vga/code_exe_reg[12]
  -------------------------------------------------------------------
                         required time                          2.521    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 -5.909    

Slack (VIOLATED) :        -5.903ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 1.363ns (17.169%)  route 6.576ns (82.831%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 3.583 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 f  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 r  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 r  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.221     6.756    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.043     6.799 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.511     7.310    core/U1_3/Branch_ctrl
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.043     7.353 r  core/U1_3/data_buf_reg_0_3_24_29_i_80/O
                         net (fo=1, routed)           0.272     7.625    core/U1_3/data_buf_reg_0_3_24_29_i_80_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.043     7.668 r  core/U1_3/data_buf_reg_0_3_24_29_i_20/O
                         net (fo=2, routed)           0.322     7.990    core/Datao_MEM_reg[29]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.043     8.033 r  core/code_wb[29]_i_1/O
                         net (fo=5, routed)           0.380     8.413    vga/Debug_data[29]
    SLICE_X43Y60         FDRE                                         r  vga/code_mem_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.489     3.583    vga/CLK_OUT1
    SLICE_X43Y60         FDRE                                         r  vga/code_mem_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.752    
                         clock uncertainty           -0.215     2.537    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.027     2.510    vga/code_mem_reg[29]
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 -5.903    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.363ns (17.180%)  route 6.571ns (82.820%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 3.589 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 f  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 f  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.553     7.088    core/mux_IF/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.043     7.131 f  core/mux_IF/data_buf_reg_0_3_12_17_i_147/O
                         net (fo=1, routed)           0.276     7.407    core/U1_3/data_buf_reg_0_3_12_17_i_20_1
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.043     7.450 r  core/U1_3/data_buf_reg_0_3_12_17_i_80/O
                         net (fo=1, routed)           0.232     7.682    core/U1_3/data_buf_reg_0_3_12_17_i_80_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.043     7.725 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=2, routed)           0.242     7.967    core/Datao_MEM_reg[17]
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.010 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.398     8.408    vga/Debug_data[17]
    SLICE_X34Y62         FDRE                                         r  vga/code_if_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.495     3.589    vga/CLK_OUT1
    SLICE_X34Y62         FDRE                                         r  vga/code_if_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.758    
                         clock uncertainty           -0.215     2.543    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.027     2.516    vga/code_if_reg[17]
  -------------------------------------------------------------------
                         required time                          2.516    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.885ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 1.363ns (17.194%)  route 6.564ns (82.806%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 3.589 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 f  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 f  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.553     7.088    core/mux_IF/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I1_O)        0.043     7.131 f  core/mux_IF/data_buf_reg_0_3_12_17_i_147/O
                         net (fo=1, routed)           0.276     7.407    core/U1_3/data_buf_reg_0_3_12_17_i_20_1
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.043     7.450 r  core/U1_3/data_buf_reg_0_3_12_17_i_80/O
                         net (fo=1, routed)           0.232     7.682    core/U1_3/data_buf_reg_0_3_12_17_i_80_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.043     7.725 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=2, routed)           0.242     7.967    core/Datao_MEM_reg[17]
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.010 r  core/code_wb[17]_i_1/O
                         net (fo=5, routed)           0.392     8.401    vga/Debug_data[17]
    SLICE_X35Y61         FDRE                                         r  vga/code_mem_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.495     3.589    vga/CLK_OUT1
    SLICE_X35Y61         FDRE                                         r  vga/code_mem_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.758    
                         clock uncertainty           -0.215     2.543    
    SLICE_X35Y61         FDRE (Setup_fdre_C_D)       -0.027     2.516    vga/code_mem_reg[17]
  -------------------------------------------------------------------
                         required time                          2.516    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                 -5.885    

Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 1.363ns (17.148%)  route 6.586ns (82.852%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 f  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 f  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.459     6.994    core/mux_IF/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.043     7.037 f  core/mux_IF/data_buf_reg_0_3_0_5_i_137/O
                         net (fo=1, routed)           0.418     7.455    core/reg_IF_ID/data_buf_reg_0_3_0_5_i_17_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.043     7.498 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.424     7.922    core/U1_3/code_mem_reg[0]_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.043     7.965 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.111     8.076    core/DatatoReg_WB_reg
    SLICE_X30Y50         LUT6 (Prop_lut6_I1_O)        0.043     8.119 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.304     8.423    vga/Debug_data[0]
    SLICE_X32Y50         FDRE                                         r  vga/code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X32Y50         FDRE                                         r  vga/code_mem_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)       -0.004     2.543    vga/code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.864ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 1.363ns (17.187%)  route 6.568ns (82.813%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 3.591 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 f  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 r  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 r  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.221     6.756    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.043     6.799 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.760     7.559    core/U1_3/Branch_ctrl
    SLICE_X20Y64         LUT6 (Prop_lut6_I1_O)        0.043     7.602 r  core/U1_3/data_buf_reg_0_3_30_31_i_28/O
                         net (fo=1, routed)           0.108     7.710    core/U1_3/data_buf_reg_0_3_30_31_i_28_n_0
    SLICE_X20Y64         LUT6 (Prop_lut6_I5_O)        0.043     7.753 r  core/U1_3/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=2, routed)           0.187     7.940    core/Datao_MEM_reg[30]
    SLICE_X21Y64         LUT6 (Prop_lut6_I1_O)        0.043     7.983 r  core/code_wb[30]_i_1/O
                         net (fo=5, routed)           0.422     8.405    vga/Debug_data[30]
    SLICE_X21Y67         FDRE                                         r  vga/code_mem_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.497     3.591    vga/CLK_OUT1
    SLICE_X21Y67         FDRE                                         r  vga/code_mem_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.760    
                         clock uncertainty           -0.215     2.545    
    SLICE_X21Y67         FDRE (Setup_fdre_C_D)       -0.004     2.541    vga/code_mem_reg[30]
  -------------------------------------------------------------------
                         required time                          2.541    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 -5.864    

Slack (VIOLATED) :        -5.849ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 1.363ns (17.283%)  route 6.523ns (82.717%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 f  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 r  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 r  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.221     6.756    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.043     6.799 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.560     7.359    core/U1_3/Branch_ctrl
    SLICE_X34Y64         LUT6 (Prop_lut6_I1_O)        0.043     7.402 r  core/U1_3/data_buf_reg_0_3_24_29_i_68/O
                         net (fo=1, routed)           0.332     7.734    core/U1_3/data_buf_reg_0_3_24_29_i_68_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.043     7.777 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.235     8.012    core/Datao_MEM_reg[26]
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.055 r  core/code_wb[26]_i_1/O
                         net (fo=5, routed)           0.306     8.361    vga/Debug_data[26]
    SLICE_X33Y67         FDRE                                         r  vga/code_if_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.491     3.585    vga/CLK_OUT1
    SLICE_X33Y67         FDRE                                         r  vga/code_if_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.754    
                         clock uncertainty           -0.215     2.539    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)       -0.027     2.512    vga/code_if_reg[26]
  -------------------------------------------------------------------
                         required time                          2.512    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                 -5.849    

Slack (VIOLATED) :        -5.848ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.363ns (17.207%)  route 6.558ns (82.793%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.814     0.474    core/reg_ID_EX/debug_clk
    SLICE_X23Y47         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     0.697 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.532     1.229    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X22Y43         LUT3 (Prop_lut3_I2_O)        0.043     1.272 r  core/mux_A_EXE/B_EX[31]_i_19/O
                         net (fo=42, routed)          0.802     2.074    core/reg_ID_EX/ALUA_EXE[31]
    SLICE_X26Y40         LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  core/reg_ID_EX/ALUO_MEM[8]_i_21/O
                         net (fo=2, routed)           0.461     2.578    core/reg_ID_EX/ALUO_MEM[8]_i_21_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.621 r  core/reg_ID_EX/ALUO_MEM[4]_i_18/O
                         net (fo=2, routed)           0.334     2.955    core/reg_ID_EX/ALUO_MEM[4]_i_18_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.043     2.998 r  core/reg_ID_EX/ALUO_MEM[2]_i_9/O
                         net (fo=2, routed)           0.382     3.380    core/reg_ID_EX/ALUO_MEM[2]_i_9_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I2_O)        0.043     3.423 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.369     3.792    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.835 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.416     4.251    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.043     4.294 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.334     4.629    core/reg_IF_ID/A_EX_reg[31]_4[1]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  core/reg_IF_ID/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.808     5.479    core/reg_IF_ID/rs1_data_ID[1]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  core/reg_IF_ID/IR_ID[31]_i_54/O
                         net (fo=1, routed)           0.000     5.522    core/cmp_ID/S[0]
    SLICE_X38Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.768 r  core/cmp_ID/IR_ID_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.768    core/cmp_ID/IR_ID_reg[31]_i_36_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.822 r  core/cmp_ID/IR_ID_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.822    core/cmp_ID/IR_ID_reg[31]_i_23_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.932 f  core/cmp_ID/IR_ID_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.333     6.265    core/reg_IF_ID/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.128     6.393 r  core/reg_IF_ID/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.099     6.492    core/reg_IF_ID/IR_ID[31]_i_20_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.043     6.535 r  core/reg_IF_ID/IR_ID[31]_i_11/O
                         net (fo=11, routed)          0.221     6.756    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.043     6.799 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.748     7.547    core/U1_3/Branch_ctrl
    SLICE_X19Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.590 r  core/U1_3/data_buf_reg_0_3_12_17_i_32/O
                         net (fo=1, routed)           0.191     7.781    core/U1_3/data_buf_reg_0_3_12_17_i_32_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I5_O)        0.043     7.824 r  core/U1_3/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=2, routed)           0.109     7.933    core/Datao_MEM_reg[13]
    SLICE_X19Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.976 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.419     8.395    vga/Debug_data[13]
    SLICE_X18Y54         FDRE                                         r  vga/code_mem_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.506     3.600    vga/CLK_OUT1
    SLICE_X18Y54         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.769    
                         clock uncertainty           -0.215     2.554    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)       -0.007     2.547    vga/code_mem_reg[13]
  -------------------------------------------------------------------
                         required time                          2.547    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                 -5.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.184ns (22.904%)  route 0.619ns (77.096%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.696     0.529    core/reg_ID_EX/debug_clk
    SLICE_X19Y52         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDCE (Prop_fdce_C_Q)         0.100     0.629 r  core/reg_ID_EX/PCurrent_EX_reg[13]/Q
                         net (fo=9, routed)           0.212     0.841    core/U1_3/PC_EXE[13]
    SLICE_X21Y54         LUT5 (Prop_lut5_I4_O)        0.028     0.869 r  core/U1_3/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.051     0.920    core/U1_3/data_buf_reg_0_3_12_17_i_34_n_0
    SLICE_X21Y54         LUT6 (Prop_lut6_I1_O)        0.028     0.948 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.220     1.167    vga/U12/data_buf_reg_0_3_12_17_2
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.028     1.195 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.137     1.332    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X18Y53         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.935    -0.523    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y53         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X18Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.138    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.721%)  route 0.592ns (72.279%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.107     0.634 r  core/reg_EXE_MEM/ALUO_MEM_reg[7]/Q
                         net (fo=5, routed)           0.220     0.854    core/reg_ID_EX/D[3]
    SLICE_X20Y52         LUT6 (Prop_lut6_I4_O)        0.064     0.918 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.053     0.971    core/U1_3/code_mem_reg[7]_1
    SLICE_X20Y52         LUT6 (Prop_lut6_I3_O)        0.028     0.999 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=2, routed)           0.180     1.180    vga/U12/data_buf_reg_0_3_6_11_1
    SLICE_X19Y53         LUT6 (Prop_lut6_I3_O)        0.028     1.208 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.138     1.346    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.935    -0.523    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X16Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.138    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.247ns (28.537%)  route 0.619ns (71.463%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.696     0.529    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y51         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.100     0.629 r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/Q
                         net (fo=2, routed)           0.244     0.873    core/U1_3/PC_MEM[2]
    SLICE_X21Y52         LUT6 (Prop_lut6_I0_O)        0.028     0.901 r  core/U1_3/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.000     0.901    core/U1_3/data_buf_reg_0_3_6_11_i_82_n_0
    SLICE_X21Y52         MUXF7 (Prop_muxf7_I1_O)      0.051     0.952 r  core/U1_3/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=2, routed)           0.239     1.191    vga/U12/data_buf_reg_0_3_6_11_10
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.068     1.259 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.135     1.394    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.935    -0.523    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X16Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.136    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.136    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.266ns (30.451%)  route 0.608ns (69.549%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.740     0.573    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y47         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.100     0.673 r  core/reg_EXE_MEM/IR_MEM_reg[1]/Q
                         net (fo=3, routed)           0.192     0.865    core/U1_3/inst_MEM[0]
    SLICE_X32Y50         LUT5 (Prop_lut5_I2_O)        0.028     0.893 r  core/U1_3/data_buf_reg_0_3_0_5_i_142/O
                         net (fo=1, routed)           0.000     0.893    core/U1_3/data_buf_reg_0_3_0_5_i_142_n_0
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.051     0.944 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.944    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X32Y50         MUXF8 (Prop_muxf8_I1_O)      0.017     0.961 r  core/U1_3/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.279     1.241    vga/U12/data_buf_reg_0_3_0_5_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I5_O)        0.070     1.311 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.136     1.446    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X16Y52         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y52         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.215     0.031    
    SLICE_X16Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.162    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.202ns (21.206%)  route 0.751ns (78.794%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.118     0.645 r  core/reg_EXE_MEM/ALUO_MEM_reg[10]/Q
                         net (fo=5, routed)           0.279     0.924    core/reg_ID_EX/D[6]
    SLICE_X19Y51         LUT6 (Prop_lut6_I4_O)        0.028     0.952 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_89/O
                         net (fo=1, routed)           0.137     1.089    core/U1_3/code_mem_reg[10]
    SLICE_X18Y51         LUT6 (Prop_lut6_I3_O)        0.028     1.117 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.184     1.300    vga/U12/data_buf_reg_0_3_6_11_7
    SLICE_X19Y53         LUT6 (Prop_lut6_I3_O)        0.028     1.328 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.151     1.479    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.935    -0.523    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X16Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.159    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 core/register/register_reg[14][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.993ns  (logic 0.290ns (29.197%)  route 0.703ns (70.804%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns = ( 49.477 - 50.000 ) 
    Source Clock Delay      (SCD):    0.526ns = ( 50.526 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.693    50.526    core/register/debug_clk
    SLICE_X22Y55         FDCE                                         r  core/register/register_reg[14][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDCE (Prop_fdce_C_Q)         0.123    50.649 r  core/register/register_reg[14][9]/Q
                         net (fo=3, routed)           0.178    50.827    core/register/register_reg[14]_141[9]
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.028    50.855 r  core/register/data_buf_reg_0_3_6_11_i_114/O
                         net (fo=1, routed)           0.000    50.855    core/register/data_buf_reg_0_3_6_11_i_114_n_0
    SLICE_X18Y56         MUXF7 (Prop_muxf7_I1_O)      0.043    50.898 r  core/register/data_buf_reg_0_3_6_11_i_49/O
                         net (fo=2, routed)           0.121    51.019    core/register/data_buf_reg_0_3_6_11_i_49_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.068    51.087 r  core/register/data_buf_reg_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.254    51.341    vga/U12/Debug_regs[9]
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.028    51.369 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.150    51.519    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.935    49.477    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.815    
                         clock uncertainty            0.215    50.030    
    SLICE_X16Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.145    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.145    
                         arrival time                          51.519    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.274ns (28.065%)  route 0.702ns (71.935%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.740     0.573    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y47         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.100     0.673 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/Q
                         net (fo=161, routed)         0.197     0.870    core/reg_IF_ID/ALUO_MEM_reg[31]_0[2]_repN_1_alias
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.028     0.898 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_165/O
                         net (fo=1, routed)           0.000     0.898    core/U1_3/data_buf_reg_0_3_0_5_i_23_0
    SLICE_X31Y47         MUXF7 (Prop_muxf7_I1_O)      0.059     0.957 r  core/U1_3/data_buf_reg_0_3_0_5_i_73/O
                         net (fo=1, routed)           0.000     0.957    core/U1_3/data_buf_reg_0_3_0_5_i_73_n_0
    SLICE_X31Y47         MUXF8 (Prop_muxf8_I0_O)      0.017     0.974 r  core/U1_3/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=2, routed)           0.337     1.311    vga/U12/data_buf_reg_0_3_0_5_3
    SLICE_X17Y47         LUT6 (Prop_lut6_I3_O)        0.070     1.381 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.168     1.549    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X16Y52         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y52         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.215     0.031    
    SLICE_X16Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.163    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.184ns (18.477%)  route 0.812ns (81.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.695     0.528    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDCE (Prop_fdce_C_Q)         0.100     0.628 r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/Q
                         net (fo=2, routed)           0.166     0.793    core/reg_EXE_MEM/PC_MEM[5]
    SLICE_X17Y53         LUT4 (Prop_lut4_I0_O)        0.028     0.821 r  core/reg_EXE_MEM/data_buf_reg_0_3_0_5_i_87/O
                         net (fo=1, routed)           0.313     1.135    core/U1_3/code_mem_reg[5]_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I0_O)        0.028     1.163 r  core/U1_3/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=2, routed)           0.136     1.299    vga/U12/data_buf_reg_0_3_0_5_10
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.028     1.327 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.197     1.524    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X16Y52         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X16Y52         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.215     0.031    
    SLICE_X16Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.137    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 core/register/register_reg[31][6]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.034ns  (logic 0.282ns (27.269%)  route 0.752ns (72.731%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns = ( 49.477 - 50.000 ) 
    Source Clock Delay      (SCD):    0.526ns = ( 50.526 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.693    50.526    core/register/debug_clk
    SLICE_X21Y59         FDCE                                         r  core/register/register_reg[31][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDCE (Prop_fdce_C_Q)         0.107    50.633 r  core/register/register_reg[31][6]/Q
                         net (fo=3, routed)           0.119    50.751    core/register/register_reg[31]_158[6]
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.028    50.779 r  core/register/data_buf_reg_0_3_6_11_i_109/O
                         net (fo=1, routed)           0.000    50.779    core/register/data_buf_reg_0_3_6_11_i_109_n_0
    SLICE_X23Y60         MUXF7 (Prop_muxf7_I1_O)      0.051    50.830 r  core/register/data_buf_reg_0_3_6_11_i_39/O
                         net (fo=2, routed)           0.252    51.083    core/register/data_buf_reg_0_3_6_11_i_39_n_0
    SLICE_X21Y57         LUT6 (Prop_lut6_I3_O)        0.068    51.151 r  core/register/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.152    51.302    vga/U12/Debug_regs[6]
    SLICE_X18Y57         LUT6 (Prop_lut6_I2_O)        0.028    51.330 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.229    51.560    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.935    49.477    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X16Y53         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    49.815    
                         clock uncertainty            0.215    50.030    
    SLICE_X16Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.161    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                        -50.161    
                         arrival time                          51.560    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.212ns (20.203%)  route 0.837ns (79.797%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.691     0.524    core/reg_MEM_WB/debug_clk
    SLICE_X19Y63         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDCE (Prop_fdce_C_Q)         0.100     0.624 r  core/reg_MEM_WB/PCurrent_WB_reg[30]/Q
                         net (fo=1, routed)           0.104     0.728    core/U1_3/PC_WB[30]
    SLICE_X19Y63         LUT3 (Prop_lut3_I2_O)        0.028     0.756 r  core/U1_3/data_buf_reg_0_3_30_31_i_51/O
                         net (fo=1, routed)           0.285     1.041    core/U1_3/data_buf_reg_0_3_30_31_i_51_n_0
    SLICE_X20Y64         LUT6 (Prop_lut6_I5_O)        0.028     1.069 r  core/U1_3/data_buf_reg_0_3_30_31_i_28/O
                         net (fo=1, routed)           0.055     1.123    core/U1_3/data_buf_reg_0_3_30_31_i_28_n_0
    SLICE_X20Y64         LUT6 (Prop_lut6_I5_O)        0.028     1.151 r  core/U1_3/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=2, routed)           0.178     1.329    vga/U12/data_buf_reg_0_3_30_31
    SLICE_X17Y64         LUT6 (Prop_lut6_I3_O)        0.028     1.357 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.216     1.573    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.934    -0.524    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y57         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X16Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.160    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  1.413    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.273ns  (logic 1.846ns (56.396%)  route 1.427ns (43.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.845    30.714    vga/U12/DO[0]
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.046    30.760 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.582    31.342    vga/U12/G[1]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)       -0.120    37.432    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                         -31.342    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.163ns  (logic 1.846ns (58.364%)  route 1.317ns (41.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.845    30.714    vga/U12/DO[0]
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.046    30.760 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.471    31.231    vga/U12/G[1]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)       -0.108    37.444    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.444    
                         arrival time                         -31.231    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.150ns  (logic 1.853ns (58.826%)  route 1.297ns (41.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT5 (Prop_lut5_I3_O)        0.053    30.657 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.561    31.218    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X16Y75         FDRE (Setup_fdre_C_D)       -0.105    37.447    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.447    
                         arrival time                         -31.218    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.209ns  (logic 1.843ns (57.432%)  route 1.366ns (42.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.845    30.714    vga/U12/DO[0]
    SLICE_X18Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.757 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.521    31.277    vga/U12/B[3]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X17Y75         FDRE (Setup_fdre_C_D)       -0.022    37.530    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.530    
                         arrival time                         -31.277    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.149ns  (logic 1.843ns (58.528%)  route 1.306ns (41.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT5 (Prop_lut5_I3_O)        0.043    30.647 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.570    31.217    vga/U12/B[2]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)        0.000    37.553    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                         -31.217    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.040ns  (logic 1.853ns (60.962%)  route 1.187ns (39.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT5 (Prop_lut5_I3_O)        0.053    30.657 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.451    31.108    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X16Y75         FDRE (Setup_fdre_C_D)       -0.097    37.455    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.455    
                         arrival time                         -31.108    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.099ns  (logic 1.843ns (59.474%)  route 1.256ns (40.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.647 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.520    31.167    vga/U12/B[1]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.010    37.543    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.543    
                         arrival time                         -31.167    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.953ns  (logic 1.851ns (62.687%)  route 1.102ns (37.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT2 (Prop_lut2_I1_O)        0.051    30.655 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.366    31.021    vga/U12/R[3]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.095    37.458    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.458    
                         arrival time                         -31.021    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.953ns  (logic 1.851ns (62.687%)  route 1.102ns (37.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT2 (Prop_lut2_I1_O)        0.051    30.655 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.366    31.021    vga/U12/R[3]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)       -0.078    37.475    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.475    
                         arrival time                         -31.021    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.578ns  (logic 1.843ns (71.477%)  route 0.735ns (28.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.604    vga/U12/DO[0]
    SLICE_X18Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.647 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000    30.647    vga/U12/B[1]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X18Y76         FDRE (Setup_fdre_C_D)        0.064    37.617    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.617    
                         arrival time                         -30.647    
  -------------------------------------------------------------------
                         slack                                  6.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.497%)  route 0.698ns (84.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.698     0.288    vga/U12/flag
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.028     0.316 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.316    vga/U12/B[1]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.087     0.089    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.585ns (65.966%)  route 0.302ns (34.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.718    -0.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.110 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.302     0.412    vga/U12/DO[0]
    SLICE_X16Y75         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.040     0.041    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.585ns (62.289%)  route 0.354ns (37.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.718    -0.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.110 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.354     0.464    vga/U12/DO[0]
    SLICE_X16Y75         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.040     0.041    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.129ns (13.234%)  route 0.846ns (86.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.601     0.192    vga/U12/flag
    SLICE_X18Y76         LUT4 (Prop_lut4_I0_O)        0.029     0.221 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.244     0.465    vga/U12/G[1]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.001     0.002    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.128ns (12.600%)  route 0.888ns (87.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.601     0.192    vga/U12/flag
    SLICE_X18Y76         LUT4 (Prop_lut4_I2_O)        0.028     0.220 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.287     0.506    vga/U12/B[3]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.040     0.041    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.129ns (12.560%)  route 0.898ns (87.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.601     0.192    vga/U12/flag
    SLICE_X18Y76         LUT4 (Prop_lut4_I0_O)        0.029     0.221 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.297     0.518    vga/U12/G[1]_i_1_n_0
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)        -0.002    -0.001    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.130ns (12.240%)  route 0.932ns (87.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.698     0.288    vga/U12/flag
    SLICE_X18Y76         LUT5 (Prop_lut5_I0_O)        0.030     0.318 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.234     0.553    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)        -0.006    -0.005    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.128ns (11.538%)  route 0.981ns (88.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.698     0.288    vga/U12/flag
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.028     0.316 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.283     0.600    vga/U12/B[1]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.032     0.034    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.128ns (11.435%)  route 0.991ns (88.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.698     0.288    vga/U12/flag
    SLICE_X18Y76         LUT5 (Prop_lut5_I1_O)        0.028     0.316 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.293     0.610    vga/U12/B[2]_i_1_n_0
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X18Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.040     0.042    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.130ns (11.665%)  route 0.984ns (88.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X27Y81         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.410 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.698     0.288    vga/U12/flag
    SLICE_X18Y76         LUT5 (Prop_lut5_I0_O)        0.030     0.318 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.286     0.605    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X16Y75         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)        -0.011    -0.010    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.653ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.294ns  (logic 0.276ns (3.784%)  route 7.018ns (96.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.559   105.557    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.557    
  -------------------------------------------------------------------
                         slack                                 11.653    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.215ns  (logic 0.276ns (3.825%)  route 6.939ns (96.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 118.652 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.480   105.478    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558   118.652    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y87          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.832   117.821    
                         clock uncertainty           -0.215   117.606    
    SLICE_X0Y87          FDRE (Setup_fdre_C_R)       -0.396   117.210    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.210    
                         arrival time                        -105.478    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.128ns  (logic 0.276ns (3.872%)  route 6.852ns (96.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.393   105.391    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.396   117.211    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -105.391    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.128ns  (logic 0.276ns (3.872%)  route 6.852ns (96.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.737ns = ( 98.263 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    98.263    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    98.486 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.458   104.944    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.053   104.997 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.393   105.391    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.396   117.211    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -105.391    
  -------------------------------------------------------------------
                         slack                                 11.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.100ns (2.710%)  route 3.590ns (97.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.590     3.267    DISPLAY/rst_all
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y90          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.100ns (2.710%)  route 3.590ns (97.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.590     3.267    DISPLAY/rst_all
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y90          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.100ns (2.710%)  route 3.590ns (97.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.590     3.267    DISPLAY/rst_all
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[8]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y90          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.100ns (2.710%)  route 3.590ns (97.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.590     3.267    DISPLAY/rst_all
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/clk_count_reg[9]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y90          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.100ns (2.684%)  route 3.625ns (97.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.625     3.302    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)         0.006     0.064    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.100ns (2.684%)  route 3.625ns (97.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.625     3.302    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)         0.006     0.064    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.100ns (2.684%)  route 3.625ns (97.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.625     3.302    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)         0.006     0.064    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.100ns (2.684%)  route 3.625ns (97.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.625     3.302    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)         0.006     0.064    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.100ns (2.684%)  route 3.625ns (97.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.625     3.302    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_R)         0.006     0.064    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.246ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.100ns (2.676%)  route 3.637ns (97.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.637     3.313    DISPLAY/rst_all
    SLICE_X2Y89          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X2Y89          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.006     0.067    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  3.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.109ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.223ns (3.101%)  route 6.969ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 50.555 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.969     5.455    core/register/rst_all
    SLICE_X39Y72         FDCE                                         f  core/register/register_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.481    50.555    core/register/debug_clk
    SLICE_X39Y72         FDCE                                         r  core/register/register_reg[15][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.866    
                         clock uncertainty           -0.095    49.771    
    SLICE_X39Y72         FDCE (Recov_fdce_C_CLR)     -0.208    49.563    core/register/register_reg[15][21]
  -------------------------------------------------------------------
                         required time                         49.563    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                 44.109    

Slack (MET) :             44.166ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.223ns (3.101%)  route 6.969ns (96.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 50.555 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.969     5.455    core/register/rst_all
    SLICE_X38Y72         FDCE                                         f  core/register/register_reg[16][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.481    50.555    core/register/debug_clk
    SLICE_X38Y72         FDCE                                         r  core/register/register_reg[16][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.866    
                         clock uncertainty           -0.095    49.771    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.151    49.620    core/register/register_reg[16][20]
  -------------------------------------------------------------------
                         required time                         49.620    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                 44.166    

Slack (MET) :             44.249ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.223ns (3.160%)  route 6.834ns (96.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns = ( 50.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.834     5.320    core/register/rst_all
    SLICE_X33Y71         FDCE                                         f  core/register/register_reg[17][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.487    50.561    core/register/debug_clk
    SLICE_X33Y71         FDCE                                         r  core/register/register_reg[17][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.872    
                         clock uncertainty           -0.095    49.777    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.569    core/register/register_reg[17][15]
  -------------------------------------------------------------------
                         required time                         49.569    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 44.249    

Slack (MET) :             44.249ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.223ns (3.160%)  route 6.834ns (96.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns = ( 50.561 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.834     5.320    core/register/rst_all
    SLICE_X33Y71         FDCE                                         f  core/register/register_reg[17][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.487    50.561    core/register/debug_clk
    SLICE_X33Y71         FDCE                                         r  core/register/register_reg[17][28]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.872    
                         clock uncertainty           -0.095    49.777    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.569    core/register/register_reg[17][28]
  -------------------------------------------------------------------
                         required time                         49.569    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                 44.249    

Slack (MET) :             44.347ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.223ns (3.203%)  route 6.738ns (96.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns = ( 50.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.738     5.224    core/register/rst_all
    SLICE_X35Y70         FDCE                                         f  core/register/register_reg[4][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.489    50.563    core/register/debug_clk
    SLICE_X35Y70         FDCE                                         r  core/register/register_reg[4][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.874    
                         clock uncertainty           -0.095    49.779    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.208    49.571    core/register/register_reg[4][12]
  -------------------------------------------------------------------
                         required time                         49.571    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 44.347    

Slack (MET) :             44.347ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 0.223ns (3.203%)  route 6.738ns (96.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns = ( 50.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.738     5.224    core/register/rst_all
    SLICE_X35Y70         FDCE                                         f  core/register/register_reg[4][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.489    50.563    core/register/debug_clk
    SLICE_X35Y70         FDCE                                         r  core/register/register_reg[4][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.874    
                         clock uncertainty           -0.095    49.779    
    SLICE_X35Y70         FDCE (Recov_fdce_C_CLR)     -0.208    49.571    core/register/register_reg[4][17]
  -------------------------------------------------------------------
                         required time                         49.571    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 44.347    

Slack (MET) :             44.364ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.223ns (3.185%)  route 6.779ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns = ( 50.564 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.779     5.265    core/register/rst_all
    SLICE_X38Y62         FDCE                                         f  core/register/register_reg[17][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.490    50.564    core/register/debug_clk
    SLICE_X38Y62         FDCE                                         r  core/register/register_reg[17][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.875    
                         clock uncertainty           -0.095    49.780    
    SLICE_X38Y62         FDCE (Recov_fdce_C_CLR)     -0.151    49.629    core/register/register_reg[17][12]
  -------------------------------------------------------------------
                         required time                         49.629    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                 44.364    

Slack (MET) :             44.387ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.223ns (3.224%)  route 6.693ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns = ( 50.558 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.693     5.179    core/register/rst_all
    SLICE_X36Y71         FDCE                                         f  core/register/register_reg[20][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.484    50.558    core/register/debug_clk
    SLICE_X36Y71         FDCE                                         r  core/register/register_reg[20][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.869    
                         clock uncertainty           -0.095    49.774    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.566    core/register/register_reg[20][14]
  -------------------------------------------------------------------
                         required time                         49.566    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 44.387    

Slack (MET) :             44.387ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.223ns (3.224%)  route 6.693ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns = ( 50.558 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.693     5.179    core/register/rst_all
    SLICE_X36Y71         FDCE                                         f  core/register/register_reg[20][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.484    50.558    core/register/debug_clk
    SLICE_X36Y71         FDCE                                         r  core/register/register_reg[20][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.869    
                         clock uncertainty           -0.095    49.774    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.566    core/register/register_reg[20][17]
  -------------------------------------------------------------------
                         required time                         49.566    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 44.387    

Slack (MET) :             44.387ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.223ns (3.224%)  route 6.693ns (96.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns = ( 50.558 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.857    -1.737    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.223    -1.514 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.693     5.179    core/register/rst_all
    SLICE_X36Y71         FDCE                                         f  core/register/register_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.484    50.558    core/register/debug_clk
    SLICE_X36Y71         FDCE                                         r  core/register/register_reg[20][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.869    
                         clock uncertainty           -0.095    49.774    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.566    core/register/register_reg[20][25]
  -------------------------------------------------------------------
                         required time                         49.566    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 44.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.100ns (6.081%)  route 1.544ns (93.919%))
  Logic Levels:           0  
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.544     1.221    core/reg_EXE_MEM/rst_all
    SLICE_X15Y41         FDCE                                         f  core/reg_EXE_MEM/WR_MEM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.007     0.867    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y41         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism              0.266     1.133    
    SLICE_X15Y41         FDCE (Remov_fdce_C_CLR)     -0.069     1.064    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/WR_EX_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.100ns (6.081%)  route 1.544ns (93.919%))
  Logic Levels:           0  
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.544     1.221    core/reg_ID_EX/rst_all
    SLICE_X15Y41         FDCE                                         f  core/reg_ID_EX/WR_EX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.007     0.867    core/reg_ID_EX/debug_clk
    SLICE_X15Y41         FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
                         clock pessimism              0.266     1.133    
    SLICE_X15Y41         FDCE (Remov_fdce_C_CLR)     -0.069     1.064    core/reg_ID_EX/WR_EX_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_MEM_WB/rst_all
    SLICE_X14Y47         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_MEM_WB/debug_clk
    SLICE_X14Y47         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/C
                         clock pessimism              0.266     1.135    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.085    core/reg_MEM_WB/IR_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_MEM_WB/rst_all
    SLICE_X14Y47         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_MEM_WB/debug_clk
    SLICE_X14Y47         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/C
                         clock pessimism              0.266     1.135    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.085    core/reg_MEM_WB/IR_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_MEM_WB/rst_all
    SLICE_X14Y47         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_MEM_WB/debug_clk
    SLICE_X14Y47         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism              0.266     1.135    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.085    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_MEM_WB/rst_all
    SLICE_X14Y47         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_MEM_WB/debug_clk
    SLICE_X14Y47         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/C
                         clock pessimism              0.266     1.135    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.085    core/reg_MEM_WB/PCurrent_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_EXE_MEM/rst_all
    SLICE_X15Y47         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y47         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[3]/C
                         clock pessimism              0.266     1.135    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.066    core/reg_EXE_MEM/IR_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_EXE_MEM/rst_all
    SLICE_X15Y47         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y47         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism              0.266     1.135    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.066    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_EXE_MEM/rst_all
    SLICE_X15Y47         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y47         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                         clock pessimism              0.266     1.135    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.066    core/reg_EXE_MEM/PCurrent_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.100ns (5.789%)  route 1.627ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.769    -0.424    clk_cpu
    SLICE_X1Y22          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.100    -0.324 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.627     1.304    core/reg_EXE_MEM/rst_all
    SLICE_X15Y47         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.009     0.869    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y47         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                         clock pessimism              0.266     1.135    
    SLICE_X15Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.066    core/reg_EXE_MEM/PCurrent_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.238    





