var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[3.32183, 1.50002, 1.87165, 1.54191, 0.0520833], "total":[27177, 69484, 179, 3, 31], "name":"Kernel System", "max_resources":[1853108, 3712450, 11609, 5760, 92655], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[5904, 6443, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"nw_kernel1", "compute_units":1, "type":"function", "total_percent":[1.6703, 0.472665, 1.15665, 0.55991, 0.0520833], "total_kernel_resources":[8139, 42940, 65, 3, 31], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'last_chunk_col_SR\' (nw_kernel_v5.cl:13)\\n - \'ref_SR\' (nw_kernel_v5.cl:14)\\n - \'data_h_SR\' (nw_kernel_v5.cl:15)\\n - \'write_SR\' (nw_kernel_v5.cl:16)", "type":"resource", "data":[8, 10, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":13}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":14}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":15}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width"}]}, {"name":"Coalesced Private Variables: \\n - \'last_chunk_col_SR\' (nw_kernel_v5.cl:13)\\n - \'write_SR\' (nw_kernel_v5.cl:16)\\n - \'out\' (nw_kernel_v5.cl:175)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":13}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":16}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":175}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'out_SR\' (nw_kernel_v5.cl:12)\\n - \'write_SR\' (nw_kernel_v5.cl:16)\\n - \'out\' (nw_kernel_v5.cl:175)", "type":"resource", "data":[24, 192, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":12}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":16}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":175}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"3 registers of width 32"}, {"type":"brief", "text":"Register,\\n3 regs, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'top\' (nw_kernel_v5.cl:164)\\n - \'left\' (nw_kernel_v5.cl:166)\\n - \'out_SR\' (nw_kernel_v5.cl:12)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":12}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":164}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":166}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'top\' (nw_kernel_v5.cl:164)\\n - \'left\' (nw_kernel_v5.cl:166)\\n - \'out_SR\' (nw_kernel_v5.cl:12)\\n - \'write_SR\' (nw_kernel_v5.cl:16)", "type":"resource", "data":[48, 128, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":12}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":16}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":164}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":166}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'block_row\' (nw_kernel_v5.cl:70)", "type":"resource", "data":[10, 8, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":70}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width"}]}, {"name":"Private Variable: \\n - \'comp_col_offset\' (nw_kernel_v5.cl:68)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":68}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'data_h_SR\' (nw_kernel_v5.cl:15)", "type":"resource", "data":[138, 358, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":15}]], "details":[{"type":"text", "text":"Type: Shift Register (5 or fewer tap points)"}, {"type":"text", "text":"5 registers of width 32"}, {"type":"brief", "text":"Shift Register,\\n5 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'input_v_SR\' (nw_kernel_v5.cl:17)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":17}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'last_chunk_col_SR\' (nw_kernel_v5.cl:13)", "type":"resource", "data":[19, 416, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":13}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'loop_index\' (nw_kernel_v5.cl:71)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":71}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'ref_SR\' (nw_kernel_v5.cl:14)", "type":"resource", "data":[82, 632, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":14}]], "details":[{"type":"text", "text":"Type: Shift Register (5 or fewer tap points)"}, {"type":"text", "text":"5 registers of width 32"}, {"type":"brief", "text":"Shift Register,\\n5 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'write_SR\' (nw_kernel_v5.cl:16)", "type":"resource", "data":[40, 55, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'write_col_offset\' (nw_kernel_v5.cl:69)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":69}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"nw_kernel1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 99, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"nw_kernel_v5.cl:129", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":129}]]}, {"name":"nw_kernel_v5.cl:74", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":74}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"nw_kernel_v5.cl:4", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":4}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 29, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"nw_kernel_v5.cl:74", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":74}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:129", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":129}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"nw_kernel1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[295, 2554, 3, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[295, 2554, 3, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[524, 265, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"nw_kernel_v5.cl:108", "type":"resource", "data":[128, 96, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":108}]]}, {"name":"nw_kernel_v5.cl:117", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":117}]]}, {"name":"nw_kernel_v5.cl:126", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":126}]]}, {"name":"nw_kernel_v5.cl:15", "type":"resource", "data":[81, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":15}]]}, {"name":"nw_kernel_v5.cl:17", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":17}]]}, {"name":"nw_kernel_v5.cl:199", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":199}]]}, {"name":"nw_kernel_v5.cl:68", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":68}]]}, {"name":"nw_kernel_v5.cl:69", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":69}]]}, {"name":"nw_kernel_v5.cl:70", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":70}]]}, {"name":"nw_kernel_v5.cl:74", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":74}]]}, {"name":"nw_kernel_v5.cl:85", "type":"resource", "data":[112, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":85}]]}, {"name":"nw_kernel_v5.cl:91", "type":"resource", "data":[59, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":91}]]}, {"name":"nw_kernel_v5.cl:99", "type":"resource", "data":[48, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[291, 528, 0, 0, 24], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[490, 8, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}]}, {"name":"nw_kernel_v5.cl:15", "type":"resource", "data":[41.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":15}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":1, "data":[1.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:17", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":17}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:70", "type":"resource", "data":[2.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":70}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:74", "type":"resource", "data":[39, 1, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[2.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3.5, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:91", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":91}]], "children":[{"name":"5-bit Integer Subtract", "type":"resource", "count":1, "data":[1.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:99", "type":"resource", "data":[3.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":99}]], "children":[{"name":"5-bit Integer Subtract", "type":"resource", "count":2, "data":[3.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:108", "type":"resource", "data":[14.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":108}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":1, "data":[1.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:126", "type":"resource", "data":[2.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":126}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:127", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":127}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:129", "type":"resource", "data":[47, 2, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":129}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:131", "type":"resource", "data":[517.5, 2050, 13, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":131}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:134", "type":"resource", "data":[4.25, 0.75, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":134}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:139", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":139}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:140", "type":"resource", "data":[59.5, 23, 0, 0.75, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[27.5, 23, 0, 0.75, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:142", "type":"resource", "data":[149.5, 7.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":142}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[7.5, 3.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:144", "type":"resource", "data":[1239, 15892, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":144}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[122, 96, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1117, 15796, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:152", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":152}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:156", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":156}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:157", "type":"resource", "data":[27.5, 23, 0, 0.75, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":157}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[27.5, 23, 0, 0.75, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:159", "type":"resource", "data":[42, 5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":159}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:161", "type":"resource", "data":[1226, 15892, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":161}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[109, 96, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1117, 15796, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:165", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":165}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:166", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":166}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:168", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":168}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:169", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":169}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:170", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":170}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:172", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":172}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:175", "type":"resource", "data":[81, 3, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":175}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[3, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[78, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:188", "type":"resource", "data":[96, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":188}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:189", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":189}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:190", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":190}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:191", "type":"resource", "data":[87, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":191}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:193", "type":"resource", "data":[184, 8, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":193}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 2, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":6, "data":[176, 6, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:195", "type":"resource", "data":[1426.5, 3242, 17, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":195}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 1, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[1423, 3241, 17, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced write-ack non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced write-ack non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:199", "type":"resource", "data":[6.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":199}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:200", "type":"resource", "data":[27, 1, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":200}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:202", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":202}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:204", "type":"resource", "data":[27, 1, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":204}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"nw_kernel_v5.cl:206", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":206}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"nw_kernel1.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"nw_kernel_v5.cl:209", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":209}]]}]}]}]}]}';
var area_srcJSON='{"max_resources":[1853108,3712450,11609,5760,92655],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[5904,6443,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"nw_kernel1","total_kernel_resources":[8139,42940,65,3,31],"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":12}]],"type":"function","total_percent":[1.6703,0.472665,1.15665,0.55991,0.0520833],"children":[{"name":"Data control overhead","type":"resource","data":[847,832,0,0,25],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'last_chunk_col_SR\' (nw_kernel_v5.cl:13)\\n - \'ref_SR\' (nw_kernel_v5.cl:14)\\n - \'data_h_SR\' (nw_kernel_v5.cl:15)\\n - \'write_SR\' (nw_kernel_v5.cl:16)","type":"resource","data":[8,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"Register,\\n1 reg, 5 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'last_chunk_col_SR\' (nw_kernel_v5.cl:13)\\n - \'write_SR\' (nw_kernel_v5.cl:16)\\n - \'out\' (nw_kernel_v5.cl:175)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'out_SR\' (nw_kernel_v5.cl:12)\\n - \'write_SR\' (nw_kernel_v5.cl:16)\\n - \'out\' (nw_kernel_v5.cl:175)","type":"resource","data":[24,192,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 32","type":"text"},{"text":"Register,\\n3 regs, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'top\' (nw_kernel_v5.cl:164)\\n - \'left\' (nw_kernel_v5.cl:166)\\n - \'out_SR\' (nw_kernel_v5.cl:12)","type":"resource","data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'top\' (nw_kernel_v5.cl:164)\\n - \'left\' (nw_kernel_v5.cl:166)\\n - \'out_SR\' (nw_kernel_v5.cl:12)\\n - \'write_SR\' (nw_kernel_v5.cl:16)","type":"resource","data":[48,128,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32","type":"text"},{"text":"Register,\\n2 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'block_row\' (nw_kernel_v5.cl:70)","type":"resource","data":[10,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4","type":"text"},{"text":"Register,\\n1 reg, 4 width","type":"brief"}]},{"name":"Private Variable: \\n - \'comp_col_offset\' (nw_kernel_v5.cl:68)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'data_h_SR\' (nw_kernel_v5.cl:15)","type":"resource","data":[138,358,0,0,0],"details":[{"text":"Type: Shift Register (5 or fewer tap points)","type":"text"},{"text":"5 registers of width 32","type":"text"},{"text":"Shift Register,\\n5 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'input_v_SR\' (nw_kernel_v5.cl:17)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'last_chunk_col_SR\' (nw_kernel_v5.cl:13)","type":"resource","data":[19,416,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'loop_index\' (nw_kernel_v5.cl:71)","type":"resource","data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \\n - \'ref_SR\' (nw_kernel_v5.cl:14)","type":"resource","data":[82,632,0,0,0],"details":[{"text":"Type: Shift Register (5 or fewer tap points)","type":"text"},{"text":"5 registers of width 32","type":"text"},{"text":"Shift Register,\\n5 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'write_SR\' (nw_kernel_v5.cl:16)","type":"resource","data":[40,55,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'write_col_offset\' (nw_kernel_v5.cl:69)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[295,2587,3,0,6]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,0,0,0,0]},{"count":8,"name":"32-bit Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[280,8,0,0,0]},{"count":8,"name":"32-bit Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[208,0,0,0,0]}],"type":"resource","data":[785,2595,3,0,6]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:129","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"type":"resource","data":[0,32,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"name":"1-bit And","data":[1,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":129}]],"name":"32-bit Integer Compare","data":[46,2,0,0,0],"type":"resource"}],"type":"resource","data":[79,34,0,0,0]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:74","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"type":"resource","data":[0,34,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"32-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"1-bit And","data":[2.5,0,0,0,0],"type":"resource"},{"count":6,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":74}]],"name":"1-bit Or","data":[3.5,1,0,0,0],"type":"resource"}],"type":"resource","data":[115,35,0,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:15","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"type":"resource","data":[13,0,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"type":"resource","data":[27,0,0,0,0]},{"count":1,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":15}]],"type":"resource","data":[1.25,0,0,0,0]}],"data":[41.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":17}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:17","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":17}]],"type":"resource","data":[13,0,0,0,0]}],"data":[13,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":70}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:70","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":70}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[2.75,0.25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":91}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:91","children":[{"count":1,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":91}]],"type":"resource","data":[1.25,0,0,0,0]}],"data":[1.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":99}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:99","children":[{"count":2,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":99}]],"type":"resource","data":[3.25,0,0,0,0]}],"data":[3.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":108}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:108","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":108}]],"type":"resource","data":[13,0,0,0,0]},{"count":1,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":108}]],"type":"resource","data":[1.25,0,0,0,0]}],"data":[14.25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":126}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:126","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":126}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[2.75,0.25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":127}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:127","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":127}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:131","children":[{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"type":"resource","data":[0.5,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"type":"resource","data":[13,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":131}]],"type":"resource","data":[504,2050,13,0,0]}],"data":[517.5,2050,13,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:134","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"type":"resource","data":[0.5,0.5,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":134}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[4.25,0.75,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":139}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:139","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":139}]],"type":"resource","data":[64,0,0,0,0]}],"data":[64,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":140}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:140","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":140}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":140}]],"type":"resource","data":[27.5,23,0,0.75,0]}],"data":[59.5,23,0,0.75,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:142","children":[{"count":8,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"type":"resource","data":[7.5,3.5,0,0,0]},{"count":3,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"type":"resource","data":[2,0,0,0,0]},{"count":4,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":142}]],"type":"resource","data":[140,4,0,0,0]}],"data":[149.5,7.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":144}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:144","children":[{"count":5,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":144}]],"type":"resource","data":[122,96,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":144}]],"type":"resource","data":[1117,15796,16,0,0]}],"data":[1239,15892,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":152}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:152","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":152}]],"type":"resource","data":[8,0,0,0,0]}],"data":[8,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":156}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:156","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":156}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":157}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:157","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":157}]],"type":"resource","data":[27.5,23,0,0.75,0]}],"data":[27.5,23,0,0.75,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:159","children":[{"count":4,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"type":"resource","data":[4,4,0,0,0]},{"count":3,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"type":"resource","data":[3,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":159}]],"type":"resource","data":[35,1,0,0,0]}],"data":[42,5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":161}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:161","children":[{"count":4,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":161}]],"type":"resource","data":[109,96,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":161}]],"type":"resource","data":[1117,15796,16,0,0]}],"data":[1226,15892,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":165}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:165","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":165}]],"type":"resource","data":[32,32,0,0,0]}],"data":[32,32,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":166}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:166","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":166}]],"type":"resource","data":[32,32,0,0,0]}],"data":[32,32,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":168}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:168","children":[{"count":4,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":168}]],"type":"resource","data":[128,0,0,0,0]}],"data":[128,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":169}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:169","children":[{"count":4,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":169}]],"type":"resource","data":[128,0,0,0,0]}],"data":[128,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":170}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:170","children":[{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":170}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":172}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:172","children":[{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":172}]],"type":"resource","data":[13,0,0,0,0]}],"data":[13,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":175}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:175","children":[{"count":3,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":175}]],"type":"resource","data":[3,3,0,0,0]},{"count":3,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":175}]],"type":"resource","data":[78,0,0,0,0]}],"data":[81,3,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":188}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:188","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":188}]],"type":"resource","data":[96,0,0,0,0]}],"data":[96,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":189}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:189","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":189}]],"type":"resource","data":[4,0,0,0,0]}],"data":[4,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":190}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:190","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":190}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":191}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:191","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":191}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":191}]],"type":"resource","data":[55,46,0,1.5,0]}],"data":[87,46,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":193}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:193","children":[{"count":8,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":193}]],"type":"resource","data":[8,2,0,0,0]},{"count":6,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":193}]],"type":"resource","data":[176,6,0,0,0]}],"data":[184,8,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:195","children":[{"count":3,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"type":"resource","data":[1.5,0,0,0,0]},{"count":4,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"type":"resource","data":[2,1,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":195}]],"type":"resource","data":[1423,3241,17,0,0]}],"data":[1426.5,3242,17,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":199}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:199","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":199}]],"type":"resource","data":[4,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":199}]],"type":"resource","data":[2.75,0.25,0,0,0]}],"data":[6.75,0.25,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":200}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:200","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":200}]],"type":"resource","data":[1,1,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":200}]],"type":"resource","data":[26,0,0,0,0]}],"data":[27,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":202}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:202","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":202}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":204}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:204","children":[{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":204}]],"type":"resource","data":[1,1,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":204}]],"type":"resource","data":[26,0,0,0,0]}],"data":[27,1,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":206}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl:206","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl","line":206}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"}],"data":[8139,42940,65,3,31],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"compute_units":1}],"data":[14045,49454,67,3,31],"total_percent":[3.32183,1.50002,1.87165,1.54191,0.0520833],"total":[27177,69484,179,3,31],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"nw_kernel1", "children":[{"type":"bb", "id":3, "name":"nw_kernel1.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":4, "name":"nw_kernel1.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":131}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"23", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":144}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"23", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":161}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"23", "Latency":"224", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":195}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced write-ack non-aligned", "Stall-free":"No", "Start Cycle":"267", "Latency":"63", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"loop", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":74}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"11"}]}, {"type":"inst", "id":11, "name":"loop end", "details":[{"type":"table", "Start Cycle":"330", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"330", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"Yes", "Loop Info":"Loop sacrificed fmax to achieve II of 1. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"nw_kernel1.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":12, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":11, "to":10}, {"from":3, "to":10}, {"from":6, "to":11}, {"from":7, "to":11}, {"from":8, "to":11}, {"from":9, "to":11}, {"from":11, "to":5}, {"from":10, "to":6}, {"from":10, "to":7}, {"from":10, "to":8}, {"from":6, "to":9}, {"from":7, "to":9}, {"from":8, "to":9}, {"from":9, "to":12}, {"from":12, "to":8}, {"from":12, "to":6}, {"from":12, "to":7}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: nw_kernel1", "data":["", "", ""], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":21}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":24}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":30}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":35}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":38}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":44}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":47}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":53}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":56}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":62}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"nw_kernel1.B1", "data":["Yes", "~1", "Fmax"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":74}]], "details":[{"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"last_chunk_col_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"13"}]}, {"type":"text", "text":"out (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"write_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"16"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"ref_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"14"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"out (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"out_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"12"}]}, {"type":"text", "text":"write_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"16"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"out (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"out_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"12"}]}, {"type":"text", "text":"write_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"16"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"left (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"166"}]}, {"type":"text", "text":"out_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"12"}]}, {"type":"text", "text":"top (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"164"}]}, {"type":"text", "text":"write_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"16"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"left (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"166"}]}, {"type":"text", "text":"out_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"12"}]}, {"type":"text", "text":"top (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"164"}]}, {"type":"text", "text":"write_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"16"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"left (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"166"}]}, {"type":"text", "text":"out_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"12"}]}, {"type":"text", "text":"top (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"164"}]}, {"type":"text", "text":"write_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"16"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}]}, {"type":"text", "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):", "details":[{"type":"text", "text":"input_v_SR (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"17"}]}]}, {"type":"text", "text":"The critical path that caused lower Fmax:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed.", "details":[{"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"169"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"170"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"144"}, {"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"172"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":"175"}]}, {"type":"text", "text":"0.04 clock cycles 32-bit Select Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}]}, {"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":80}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":83}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":89}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":94}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":97}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":103}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":106}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":112}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":115}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":137}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":150}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"1X Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":121}]], "details":[{"type":"brief", "text":"Loop has trip count of 1"}, {"type":"text", "text":"Loop has trip count of 1"}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"nw_kernel1", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Stall latency disabled due to instruction Load Operation which does not support stall latency."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":4}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"nw_kernel1", "data":[8139, 42940, 65, 3, 31], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":4}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[5904, 6443, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[27177, 69484, 179, 3, 31], "data_percent":[1.46656, 1.87165, 1.54191, 0.0520833, 3.29366]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1853108, 3712450, 11609, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":144}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":161}]]}, {"name":"Store uses a Burst-coalesced write-ack non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "line":195}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["nw_kernel_v5"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"]},{"name":"AOC Version","data":["18.1.0 Build 222"]},{"name":"Quartus Version","data":["18.1.0 Build 222 Pro"]},{"name":"Command","data":["aoc  nw_kernel_v5.cl -profile -fpc -board-package=/opt/IntelFPGA/18.1/hld/board/s10_ref -o /mnt/extra/Angelica/exm_binary/nw_kernel_v5_profile_no.aocx"]},{"name":"Reports Generated At","data":["Mon May 20 17:01:44 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[341.666666667]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"nw_kernel1","data":[9738.2 ,18939 ,59 ,4 ,66]  }]}}';
var fileJSON=[{"path":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "name":"nw_kernel_v5.cl", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl", "content":"#include \"work_group_size.h\"\012\012__attribute__((max_global_work_dim(0)))\012__kernel void nw_kernel1(__global int* restrict reference, \012                         __global int* restrict data,\012                         __global int* restrict input_v,				// vertical input (first column)\012                                  int           dim,\012                                  int           penalty,\012                                  int           loop_exit,\012                                  int           block_offset)\012{\012	int out_SR[PAR - 1][3];										// output shift register; 2 registers per parallel comp_col_offset is required, one for writing, and two for passing data to the following diagonal lines to handle the dependency\012	int last_chunk_col_SR[BSIZE - (PAR - 1) + 2];					// shift register for last comp_col_offset in parallel chunk to pass data to next chunk, (PAR - 1) cells are always out of bound, one extra cell is added for writing and one more for top-left\012	int ref_SR[PAR][PAR];										// shift registers to align reads from the reference buffer\012	int data_h_SR[PAR][PAR];										// shift registers to align reading the first comp_row of data buffer\012	int write_SR[PAR][PAR];										// shift registers to align writes to external memory\012	int input_v_SR[2];											// one for left, one for top-left\012\012	// initialize shift registers\012	#pragma unroll\012	for (int i = 0; i < PAR - 1; i++)\012	{\012		#pragma unroll\012		for (int j = 0; j < 3; j++)\012		{\012			out_SR[i][j] = 0;\012		}\012	}\012	#pragma unroll\012	for (int i = 0; i < BSIZE - PAR + 3; i++)\012	{\012		last_chunk_col_SR[i] = 0;\012	}\012	#pragma unroll\012	for (int i = 0; i < PAR; i++)\012	{\012		#pragma unroll\012		for (int j = 0; j < PAR; j++)\012		{\012			write_SR[i][j] = 0;\012		}\012	}\012	#pragma unroll\012	for (int i = 0; i < PAR; i++)\012	{\012		#pragma unroll\012		for (int j = 0; j < PAR; j++)\012		{\012			ref_SR[i][j] = 0;\012		}\012	}\012	#pragma unroll\012	for (int i = 0; i < PAR; i++)\012	{\012		#pragma unroll\012		for (int j = 0; j < PAR; j++)\012		{\012			data_h_SR[i][j] = 0;\012		}\012	}\012	#pragma unroll\012	for (int i = 0; i < 2; i++)\012	{\012		input_v_SR[i] = 0;\012	}\012\012	// starting points\012	int comp_col_offset = 0;\012	int write_col_offset = -PAR;\012	int block_row = 0;\012	int loop_index = 0;\012\012	#pragma ivdep array(data)\012	while (loop_index != loop_exit)\012	{\012		loop_index++;\012\012		// shift the shift registers\012		#pragma unroll\012		for (int i = 0; i < PAR - 1; i++)\012		{\012			#pragma unroll\012			for (int j = 0; j < 2; j++)\012			{\012				out_SR[i][j] = out_SR[i][j + 1];\012			}\012		}\012		#pragma unroll\012		for (int i = 0; i < BSIZE - PAR + 2; i++)\012		{\012			last_chunk_col_SR[i] = last_chunk_col_SR[i + 1];\012		}\012		#pragma unroll\012		for (int i = 0; i < PAR; i++)\012		{\012			#pragma unroll\012			for (int j = 0; j < PAR - 1; j++)\012			{\012				write_SR[i][j] = write_SR[i][j + 1];\012			}\012		}\012		#pragma unroll\012		for (int i = 0; i < PAR; i++)\012		{\012			#pragma unroll\012			for (int j = 0; j < PAR - 1; j++)\012			{\012				ref_SR[i][j] = ref_SR[i][j + 1];\012			}\012		}\012		#pragma unroll\012		for (int i = 0; i < PAR; i++)\012		{\012			#pragma unroll\012			for (int j = 0; j < PAR - 1; j++)\012			{\012				data_h_SR[i][j] = data_h_SR[i][j + 1];\012			}\012		}\012		#pragma unroll\012		for (int i = 0; i < 1; i++)\012		{\012			input_v_SR[i] = input_v_SR[i + 1];\012		}\012\012		int read_block_row = block_row;\012		int read_row = block_offset + read_block_row;\012\012		if (comp_col_offset == 0 && read_row < dim - 1)\012		{\012			input_v_SR[1] = input_v[read_row];\012		}\012\012		if (block_row == 0)\012		{		\012			#pragma unroll\012			for (int i = 0; i < PAR; i++)\012			{\012				int read_col = comp_col_offset + i;\012				int read_index = read_row * dim + read_col;\012\012				if (read_col < dim - 1 && read_row < dim - 1)\012				{\012					data_h_SR[i][i] = data[read_index];\012				}\012			}\012		}\012\012		#pragma unroll\012		for (int i = PAR - 1; i >= 0; i--)\012		{\012			int comp_block_row = (BSIZE + block_row - i) & (BSIZE - 1); // read_col > 0 is skipped since it has area overhead and removing it is harmless\012			int comp_row = block_offset + comp_block_row;\012			int comp_col = comp_col_offset + i;\012\012			int read_col = comp_col_offset + i;\012			int read_index = read_row * dim + read_col;\012\012			if (read_row > 0 && read_col < dim - 1 && read_row < dim - 1) // read_col > 0 is skipped since it has area overhead and removing it is harmless\012			{\012				ref_SR[i][i] = reference[read_index];\012			}\012\012			int top      = (i == PAR - 1) ? last_chunk_col_SR[BSIZE - PAR + 1] : out_SR[  i  ][1];\012			int top_left = (comp_col_offset == 0 && i == 0) ? input_v_SR[0] : ((i == 0) ? last_chunk_col_SR[0] : out_SR[i - 1][0]);\012			int left     = (comp_col_offset == 0 && i == 0) ? input_v_SR[1] : ((i == 0) ? last_chunk_col_SR[1] : out_SR[i - 1][1]);\012\012			int out1 = top_left + ref_SR[i][0];\012			int out2 = left - penalty;\012			int out3 = top - penalty;\012			int max_temp = (out1 > out2) ? out1 : out2;\012			int max = (out3 > max_temp) ? out3 : max_temp;\012\012			// directly pass input to output if on the first row in the block which is overlapped with the previous block\012			int out = (comp_block_row == 0) ? data_h_SR[i][0] : max;\012\012			if (i == PAR - 1)									// if on last column in chunk\012			{\012				last_chunk_col_SR[BSIZE - PAR + 2] = out;\012			}\012			else\012			{\012				out_SR[i][2] = out;\012			}\012\012			write_SR[i][PAR - i - 1] = out;\012\012			int write_col = write_col_offset + i;\012			int write_block_row = (BSIZE + block_row - (PAR - 1)) & (BSIZE - 1); // write to memory is always PAR - 1 rows behind compute\012			int write_row = block_offset + write_block_row;\012			int write_index = write_row * dim + write_col;\012\012			if (write_block_row > 0 && write_col < dim - 1 && write_row < dim - 1)\012			{\012				data[write_index] = write_SR[i][0];\012			}\012		}\012\012		block_row = (block_row + 1) & (BSIZE - 1);\012		if (block_row == PAR - 1)\012		{\012			write_col_offset += PAR;\012		}\012		if (block_row == 0)\012		{\012			comp_col_offset += PAR;\012		}\012	}\012}\012"}, {"path":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/work_group_size.h", "name":"work_group_size.h", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/work_group_size.h", "content":"#ifndef WORK_GROUP_SIZE_H_\012#define WORK_GROUP_SIZE_H_\012\012#ifndef BSIZE\012#ifdef RD_WG_SIZE_0_0\012	#define BSIZE RD_WG_SIZE_0_0\012#elif defined(RD_WG_SIZE_0)\012	#define BSIZE RD_WG_SIZE_0\012#elif defined(RD_WG_SIZE)\012	#define BSIZE RD_WG_SIZE\012#else\012	#define BSIZE 16\012#endif \012#endif // BSIZE\012\012#ifndef PAR\012	#define PAR 4\012#endif\012\012#endif \012"}];
