INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_unit/MAC_unit.srcs/sim_1/new/MAC_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit_tb
