Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Mar 10 23:13:45 2024
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  375         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (375)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2154)
5. checking no_input_delay (18)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (375)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 360 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce/clk_800z_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2154)
---------------------------------------------------
 There are 2154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.460        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.460        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.963ns (38.854%)  route 3.089ns (61.146%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.127    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.764 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.881 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.881    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.024    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.330 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.149    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.273 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.854    10.126    SSG_DISP/CathMod/clear
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.963ns (38.854%)  route 3.089ns (61.146%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.127    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.764 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.881 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.881    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.024    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.330 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.149    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.273 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.854    10.126    SSG_DISP/CathMod/clear
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.963ns (38.854%)  route 3.089ns (61.146%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.127    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.764 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.881 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.881    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.024    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.330 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.149    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.273 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.854    10.126    SSG_DISP/CathMod/clear
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.963ns (38.854%)  route 3.089ns (61.146%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.074    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  SSG_DISP/CathMod/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.127    SSG_DISP/CathMod/clk_div_counter_reg[5]
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.764 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.764    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.881 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.881    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.204 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.024    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.330 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.149    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.273 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.854    10.126    SSG_DISP/CathMod/clear
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X31Y18         FDRE (Setup_fdre_C_R)       -0.429    14.587    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.038ns (40.596%)  route 2.982ns (59.404%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.554     5.075    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.071    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.666    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.900    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.223 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.042    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.348 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.167    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.805    10.096    SSG_DISP/CathMod/clear
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.434    14.775    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDRE (Setup_fdre_C_R)       -0.429    14.586    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.038ns (40.596%)  route 2.982ns (59.404%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.554     5.075    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.071    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.666    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.900    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.223 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.042    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.348 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.167    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.805    10.096    SSG_DISP/CathMod/clear
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.434    14.775    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDRE (Setup_fdre_C_R)       -0.429    14.586    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.038ns (40.596%)  route 2.982ns (59.404%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.554     5.075    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.071    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.666    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.900    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.223 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.042    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.348 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.167    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.805    10.096    SSG_DISP/CathMod/clear
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.434    14.775    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDRE (Setup_fdre_C_R)       -0.429    14.586    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.038ns (40.596%)  route 2.982ns (59.404%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.554     5.075    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.071    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.666    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.900    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.223 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.042    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.348 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.167    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.805    10.096    SSG_DISP/CathMod/clear
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.434    14.775    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDRE (Setup_fdre_C_R)       -0.429    14.586    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.038ns (43.005%)  route 2.701ns (56.995%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.554     5.075    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.071    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.666    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.900    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.223 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.042    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.348 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.167    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.524     9.814    SSG_DISP/CathMod/clear
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433    14.774    SSG_DISP/CathMod/CLK
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y21         FDRE (Setup_fdre_C_R)       -0.429    14.585    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.038ns (43.005%)  route 2.701ns (56.995%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.554     5.075    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.071    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.666    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.900    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.223 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.819     8.042    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.306     8.348 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.167    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.291 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.524     9.814    SSG_DISP/CathMod/clear
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.433    14.774    SSG_DISP/CathMod/CLK
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X31Y21         FDRE (Setup_fdre_C_R)       -0.429    14.585    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  4.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.698    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X31Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.696    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X31Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.819     1.946    SSG_DISP/CathMod/CLK
    SLICE_X31Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X31Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.697    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X31Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X31Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.696    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    SSG_DISP/CathMod/CLK
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.699    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.807    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.950    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.700    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.554     1.437    SSG_DISP/CathMod/CLK
    SLICE_X31Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.699    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X31Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.821     1.948    SSG_DISP/CathMod/CLK
    SLICE_X31Y20         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.556     1.439    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.701    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.823     1.950    SSG_DISP/CathMod/CLK
    SLICE_X31Y18         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.553     1.436    SSG_DISP/CathMod/CLK
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.698    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.820     1.947    SSG_DISP/CathMod/CLK
    SLICE_X31Y21         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.555     1.438    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  SSG_DISP/CathMod/clk_div_counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.696    SSG_DISP/CathMod/clk_div_counter_reg[4]
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_7
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.822     1.949    SSG_DISP/CathMod/CLK
    SLICE_X31Y19         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y18   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y20   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y21   SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2181 Endpoints
Min Delay          2181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_5/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.368ns  (logic 3.942ns (14.404%)  route 23.426ns (85.596%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.267    22.510    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.634 r  CPU/MEM/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          4.734    27.368    CPU/MEM/p_1_in_0[31]
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_5/DIADI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_5/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.197ns  (logic 3.942ns (14.494%)  route 23.255ns (85.506%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.393    22.636    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  CPU/MEM/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          4.437    27.197    CPU/MEM/p_1_in_0[17]
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_5/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_15/DIADI[19]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.990ns  (logic 3.942ns (14.605%)  route 23.048ns (85.395%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.554    22.797    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    22.921 r  CPU/MEM/memory_reg_bram_0_i_25/O
                         net (fo=16, routed)          4.069    26.990    CPU/MEM/p_1_in_0[19]
    RAMB36_X1Y4          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_15/DIADI[19]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_3/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.856ns  (logic 3.942ns (14.678%)  route 22.914ns (85.322%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.465    22.708    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124    22.832 r  CPU/MEM/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          4.024    26.856    CPU/MEM/p_1_in_0[20]
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_3/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_4/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.855ns  (logic 3.942ns (14.679%)  route 22.913ns (85.321%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.393    22.636    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  CPU/MEM/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          4.095    26.855    CPU/MEM/p_1_in_0[17]
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_4/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_4/DIADI[31]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.842ns  (logic 3.942ns (14.686%)  route 22.900ns (85.314%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.267    22.510    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.634 r  CPU/MEM/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          4.208    26.842    CPU/MEM/p_1_in_0[31]
    RAMB36_X2Y1          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_4/DIADI[31]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_3/DIADI[19]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.831ns  (logic 3.942ns (14.692%)  route 22.889ns (85.308%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.554    22.797    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    22.921 r  CPU/MEM/memory_reg_bram_0_i_25/O
                         net (fo=16, routed)          3.911    26.831    CPU/MEM/p_1_in_0[19]
    RAMB36_X1Y7          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_3/DIADI[19]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_5/DIADI[28]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.825ns  (logic 3.942ns (14.695%)  route 22.883ns (85.305%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          0.789    22.031    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.155 r  CPU/MEM/memory_reg_bram_0_i_16/O
                         net (fo=16, routed)          4.670    26.825    CPU/MEM/p_1_in_0[28]
    RAMB36_X2Y0          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_5/DIADI[28]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_2/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.731ns  (logic 3.942ns (14.747%)  route 22.789ns (85.253%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.465    22.708    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124    22.832 r  CPU/MEM/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          3.899    26.731    CPU/MEM/p_1_in_0[20]
    RAMB36_X1Y6          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_2/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MEM/memory_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            CPU/MEM/memory_reg_bram_6/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.701ns  (logic 3.942ns (14.763%)  route 22.759ns (85.237%))
  Logic Levels:           13  (LUT2=1 LUT6=10 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  CPU/MEM/memory_reg_bram_7/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  CPU/MEM/memory_reg_bram_7/DOBDO[20]
                         net (fo=1, routed)           1.492     3.946    CPU/MEM/memory_reg_bram_7_n_47
    SLICE_X58Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.070 r  CPU/MEM/register_reg_r2_0_31_0_5_i_24/O
                         net (fo=1, routed)           1.192     5.262    CPU/MEM/register_reg_r2_0_31_0_5_i_24_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.386 r  CPU/MEM/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          3.784     9.170    RF/register_reg_r2_0_31_0_5/ADDRB0
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.294 r  RF/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=6, routed)           0.807    10.102    CPU/MEM/RS20[3]
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.226 r  CPU/MEM/memory_reg_bram_0_i_41/O
                         net (fo=21, routed)          0.832    11.058    CPU/MEM/DIADI[3]
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.182 r  CPU/MEM/result0_carry_i_20/O
                         net (fo=1, routed)           0.165    11.347    CPU/MEM/result0_carry_i_20_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.471 r  CPU/MEM/result0_carry_i_14/O
                         net (fo=99, routed)          3.573    15.044    CPU/MEM/alu_srcb_mux[3]
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    15.168 f  CPU/MEM/memory_reg_bram_0_i_195/O
                         net (fo=3, routed)           0.825    15.993    CPU/MEM/memory_reg_bram_0_i_195_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I5_O)        0.124    16.117 f  CPU/MEM/memory_reg_bram_0_i_162/O
                         net (fo=2, routed)           0.973    17.089    CPU/MEM/memory_reg_bram_0_i_162_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    17.213 f  CPU/MEM/mstatus[1]_i_2/O
                         net (fo=2, routed)           0.822    18.035    CPU/MEM/mstatus[1]_i_2_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.159 f  CPU/MEM/mstatus[1]_i_1/O
                         net (fo=59, routed)          2.959    21.119    CPU/MEM/IOBUS_addr[1]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    21.243 r  CPU/MEM/memory_reg_bram_0_i_92/O
                         net (fo=34, routed)          1.393    22.636    CPU/MEM/memory_reg_bram_0_i_92_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.760 r  CPU/MEM/memory_reg_bram_0_i_27/O
                         net (fo=16, routed)          3.942    26.701    CPU/MEM/p_1_in_0[17]
    RAMB36_X2Y2          RAMB36E1                                     r  CPU/MEM/memory_reg_bram_6/DIADI[17]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.701%)  route 0.122ns (46.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[2]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[2]/Q
                         net (fo=22, routed)          0.122     0.263    CPU/CSR/MEPC_reg[31]_0[2]
    SLICE_X38Y2          FDRE                                         r  CPU/CSR/MEPC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[21]/C
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[21]/Q
                         net (fo=5, routed)           0.124     0.265    CPU/CSR/MEPC_reg[31]_0[21]
    SLICE_X41Y10         FDRE                                         r  CPU/CSR/MEPC_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce/oneshot_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce/oneshot_reg_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE                         0.000     0.000 r  debounce/oneshot_reg_reg[0]/C
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce/oneshot_reg_reg[0]/Q
                         net (fo=3, routed)           0.125     0.266    debounce/oneshot_reg_reg[0]_0
    SLICE_X30Y2          SRL16E                                       r  debounce/oneshot_reg_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[5]/C
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[5]/Q
                         net (fo=21, routed)          0.128     0.269    CPU/CSR/MEPC_reg[31]_0[5]
    SLICE_X38Y3          FDRE                                         r  CPU/CSR/MEPC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[12]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[12]/Q
                         net (fo=22, routed)          0.129     0.270    CPU/CSR/MEPC_reg[31]_0[12]
    SLICE_X32Y2          FDRE                                         r  CPU/CSR/MEPC_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[29]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[29]/Q
                         net (fo=5, routed)           0.130     0.271    CPU/CSR/MEPC_reg[31]_0[29]
    SLICE_X41Y15         FDRE                                         r  CPU/CSR/MEPC_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[19]/C
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[19]/Q
                         net (fo=5, routed)           0.134     0.275    CPU/CSR/MEPC_reg[31]_0[19]
    SLICE_X32Y11         FDRE                                         r  CPU/CSR/MEPC_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.165%)  route 0.135ns (48.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[13]/C
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[13]/Q
                         net (fo=22, routed)          0.135     0.276    CPU/CSR/MEPC_reg[31]_0[13]
    SLICE_X30Y5          FDRE                                         r  CPU/CSR/MEPC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[31]/C
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[31]/Q
                         net (fo=6, routed)           0.135     0.276    CPU/CSR/MEPC_reg[31]_0[31]
    SLICE_X43Y14         FDRE                                         r  CPU/CSR/MEPC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/PC/PC_COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/CSR/MEPC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE                         0.000     0.000 r  CPU/PC/PC_COUNT_reg[1]/C
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/PC/PC_COUNT_reg[1]/Q
                         net (fo=5, routed)           0.139     0.280    CPU/CSR/MEPC_reg[31]_0[1]
    SLICE_X41Y3          FDRE                                         r  CPU/CSR/MEPC_reg[1]/D
  -------------------------------------------------------------------    -------------------





