/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Fri Oct 18 11:45:08 2013
 *                 Full Compile MD5 Checksum 32c6546d3ec1c83fbf8bc6d4e3ec46d1
 *                   (minus title and desc)  
 *                 MD5 Checksum              839f407f1c04ba70b32cb458815eb9b4
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_TM_H__
#define BCHP_TM_H__

/***************************************************************************
 *TM - TM registers
 ***************************************************************************/
#define BCHP_TM_FAMILY_ID                        0x00090000 /* Chip Family ID */
#define BCHP_TM_CHIP_ID                          0x00090004 /* Chip ID */
#define BCHP_TM_REV_ID                           0x00090008 /* Chip Revision ID */
#define BCHP_TM_REV_ID_INT                       0x0009000c /* Chip Internal Revision ID */
#define BCHP_TM_SFT_RST0                         0x00090010 /* Soft Reset Control Register 0 */
#define BCHP_TM_SFT_RST_CFG0                     0x00090014 /* Soft Reset Configuration Control Register 0 */
#define BCHP_TM_SFT_RST1                         0x00090018 /* Soft Reset Control Register 1 */
#define BCHP_TM_SFT_RST_CFG1                     0x0009001c /* Soft Reset Configuration Control Register 1 */
#define BCHP_TM_PWRDN                            0x00090020 /* Power Down Control Register */
#define BCHP_TM_MEM_CTRL0                        0x00090024 /* Memory Power Control Register */
#define BCHP_TM_MEM_CTRL1                        0x00090028 /* Memory Power Control Register */
#define BCHP_TM_MEM_CTRL2                        0x0009002c /* Memory Power Control Register */
#define BCHP_TM_MEM_BYP                          0x00090030 /* Memory Bypass Register */
#define BCHP_TM_OSC_CML_CTRL                     0x00090034 /* XTAL Oscillator CML Control */
#define BCHP_TM_MISC6                            0x00090038 /* Misc Control Register */
#define BCHP_TM_MISC5                            0x0009003c /* Misc Control Register */
#define BCHP_TM_MISC4                            0x00090040 /* Misc Control Register */
#define BCHP_TM_CKCML_CTRL0                      0x00090044 /* CKCML Clock Buffer 0 */
#define BCHP_TM_CKCML_CTRL1                      0x00090048 /* CKCML Clock Buffer 1 */
#define BCHP_TM_CKCML_BG_IREF_CTRL               0x0009004c /* Clock Channel Band-Gap Current Control Register */
#define BCHP_TM_ANA_PLL_STATUS                   0x00090050 /* Analog PLL Status */
#define BCHP_TM_LO1_PLL_STATUS                   0x00090054 /* LO1 PLL Status */
#define BCHP_TM_LO2_PLL_STATUS                   0x00090058 /* LO2 PLL Status */
#define BCHP_TM_DPM_PLL_STATUS                   0x0009005c /* DPM PLL Status */
#define BCHP_TM_REG_PLL_STATUS                   0x00090060 /* Register PLL Status */
#define BCHP_TM_SYS_PLL_STATUS                   0x00090064 /* System PLL Status */
#define BCHP_TM_ANA_PLL_LDO_CTRL                 0x00090068 /* Analog PLL LDO Control */
#define BCHP_TM_LO1_PLL_LDO_CTRL                 0x0009006c /* LO1 PLL LDO Control */
#define BCHP_TM_LO2_PLL_LDO_CTRL                 0x00090070 /* LO2 PLL Spare */
#define BCHP_TM_REG_PLL_STAT_CTRL                0x00090074 /* Register PLL Status Control */
#define BCHP_TM_SYS_PLL_STAT_CTRL                0x00090078 /* System PLL Status Control */
#define BCHP_TM_ANA_PLL_PDIV                     0x0009007c /* Analog PLL Divider Control */
#define BCHP_TM_ANA_PLL_NDIV_INT                 0x00090080 /* Analog PLL Divider Control */
#define BCHP_TM_ANA_PLL_NDIV_FRAC                0x00090084 /* Analog PLL Divider Control */
#define BCHP_TM_ANA_PLL_CLK_CH0                  0x00090088 /* Analog PLL Clock for CH0 */
#define BCHP_TM_ANA_PLL_CLK_CH1                  0x0009008c /* Analog PLL Clock for CH1 */
#define BCHP_TM_ANA_PLL_CLK_CH2                  0x00090090 /* Analog PLL Clock for CH2 */
#define BCHP_TM_ANA_PLL_RST                      0x00090094 /* Analog PLL Reset Control */
#define BCHP_TM_ANA_PLL_DCO_CTRL                 0x00090098 /* Analog PLL DCO Control */
#define BCHP_TM_ANA_PLL_GAIN_CTRL                0x0009009c /* Analog PLL Gain Control */
#define BCHP_TM_ANA_PLL_MISC_CTRL                0x000900a0 /* Analog PLL Misc Control */
#define BCHP_TM_LO1_PLL_PDIV                     0x000900a4 /* LO1 PLL Divider Control */
#define BCHP_TM_LO1_PLL_NDIV_INT                 0x000900a8 /* Analog PLL Divider Control */
#define BCHP_TM_LO1_PLL_NDIV_FRAC                0x000900ac /* Analog PLL Divider Control */
#define BCHP_TM_LO1_PLL_CLK_CH0                  0x000900b0 /* Analog PLL Clock for CH0 */
#define BCHP_TM_LO1_PLL_CLK_CH1                  0x000900b4 /* Analog PLL Clock for CH1 */
#define BCHP_TM_LO1_PLL_CLK_CH2                  0x000900b8 /* Analog PLL Clock for CH2 */
#define BCHP_TM_LO1_PLL_RST                      0x000900bc /* Analog PLL Reset Control */
#define BCHP_TM_LO1_PLL_DCO_CTRL                 0x000900c0 /* Analog PLL DCO Control */
#define BCHP_TM_LO1_PLL_GAIN_CTRL                0x000900c4 /* Analog PLL Gain Control */
#define BCHP_TM_LO1_PLL_MISC_CTRL                0x000900c8 /* Analog PLL Misc Control */
#define BCHP_TM_LO2_PLL_PDIV                     0x000900cc /* Analog PLL Divider Control */
#define BCHP_TM_LO2_PLL_NDIV_INT                 0x000900d0 /* Analog PLL Divider Control */
#define BCHP_TM_LO2_PLL_NDIV_FRAC                0x000900d4 /* Analog PLL Divider Control */
#define BCHP_TM_LO2_PLL_CLK_CH0                  0x000900d8 /* Analog PLL Clock for CH0 */
#define BCHP_TM_LO2_PLL_CLK_CH1                  0x000900dc /* Analog PLL Clock for CH1 */
#define BCHP_TM_LO2_PLL_CLK_CH2                  0x000900e0 /* Analog PLL Clock for CH2 */
#define BCHP_TM_LO2_PLL_RST                      0x000900e4 /* Analog PLL Reset Control */
#define BCHP_TM_LO2_PLL_DCO_CTRL                 0x000900e8 /* Analog PLL DCO Control */
#define BCHP_TM_LO2_PLL_GAIN_CTRL                0x000900ec /* Analog PLL Gain Control */
#define BCHP_TM_LO2_PLL_MISC_CTRL                0x000900f0 /* Analog PLL Misc Control */
#define BCHP_TM_SYS_PLL_PDIV                     0x000900f4 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_NDIV_INT                 0x000900f8 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_NDIV_FRAC                0x000900fc /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_CLK_108                  0x00090100 /* System PLL Clock for 108 MHz */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS            0x00090104 /* System PLL Clock for the MTSIF system clock */
#define BCHP_TM_SYS_PLL_CLK_MTSIF                0x00090108 /* System PLL Clock for MTSIF */
#define BCHP_TM_SYS_PLL_CLK_TMT                  0x0009010c /* System PLL Clock for TMT */
#define BCHP_TM_SYS_PLL_CLK_AFEC                 0x00090110 /* System PLL Clock for AFEC */
#define BCHP_TM_SYS_PLL_CLK_TURBO                0x00090114 /* System PLL Clock for TURBO */
#define BCHP_TM_SYS_PLL_RST                      0x00090118 /* System PLL Reset Control */
#define BCHP_TM_SYS_PLL_DCO_CTRL                 0x0009011c /* System PLL DCO Control */
#define BCHP_TM_SYS_PLL_FB_CTRL                  0x00090120 /* System PLL Feedback Control */
#define BCHP_TM_SYS_PLL_SS_CTRL                  0x00090124 /* System PLL Spread Spectrum Control */
#define BCHP_TM_SYS_PLL_SS_LIMIT                 0x00090128 /* System PLL Spread Spectrum Limit Control */
#define BCHP_TM_SYS_PLL_GAIN_CTRL                0x0009012c /* System PLL Gain Control */
#define BCHP_TM_SYS_PLL_MISC_CTRL                0x00090130 /* System PLL Misc Control */
#define BCHP_TM_OSC_CLK_EN                       0x00090134 /* XTAL Oscillator Clock Enable Register */
#define BCHP_TM_REG_CLK_EN                       0x00090138 /* Register Clock Enable Register */
#define BCHP_TM_SYS_CLK_EN                       0x0009013c /* System Clock Enable Register */
#define BCHP_TM_TEST_MODE                        0x00090140 /* Test Mode Control Register */
#define BCHP_TM_TEST_MISC2                       0x00090144 /* Test Misc2 Control Register */
#define BCHP_TM_TEST_MISC1                       0x00090148 /* Test Misc1 Control Register */
#define BCHP_TM_TEST_MISC0                       0x0009014c /* Test Misc0 Control Register */
#define BCHP_TM_MTSIF0_CTRL                      0x00090150 /* Transport Control Register */
#define BCHP_TM_MTSIF1_CTRL                      0x00090154 /* Transport Control Register */
#define BCHP_TM_MTSIF_GPO_EN                     0x00090158 /* MTSIF GPO Enable Control Register */
#define BCHP_TM_MTSIF_GPO_VAL                    0x0009015c /* MTSIF GPO Value Control Register */
#define BCHP_TM_UART_CTRL                        0x00090160 /* UART Control Register */
#define BCHP_TM_GPIO_MUX                         0x00090164 /* GPIO Mux Control Register */
#define BCHP_TM_GPIO_IODIR                       0x00090168 /* GPIO IO Directional Control Register */
#define BCHP_TM_GPIO_OD                          0x0009016c /* GPIO Open Drain Control Register */
#define BCHP_TM_GPIO_DATA                        0x00090170 /* GPIO Data Control Register */
#define BCHP_TM_GPO_EN                           0x00090174 /* GPO Output Enable Control Register */
#define BCHP_TM_GPO_OD                           0x00090178 /* GPO Open Drain Control Register */
#define BCHP_TM_GPO_DATA                         0x0009017c /* GPO Data Control Register */
#define BCHP_TM_IRQ_CTRL                         0x00090180 /* Interrupt Pad Control Register */
#define BCHP_TM_BSC0_CTRL                        0x00090184 /* Master BSC0 Control Register */
#define BCHP_TM_BSC1_CTRL                        0x00090188 /* Master BSC1 Control Register */
#define BCHP_TM_BAC_CTRL                         0x0009018c /* Master BAC Control Register */
#define BCHP_TM_PAD_DRIVE                        0x00090190 /* Pad Drive Strength Control Register */
#define BCHP_TM_PAD_DRIVE2                       0x00090194 /* Pad Drive Strength Control Register */
#define BCHP_TM_PAD_INPUT                        0x00090198 /* Pad Input Control Register */
#define BCHP_TM_MISC3                            0x0009019c /* Misc Control Register */
#define BCHP_TM_MISC2                            0x000901a0 /* Misc Control Register */
#define BCHP_TM_MISC1                            0x000901a4 /* Misc Control Register */
#define BCHP_TM_MISC0                            0x000901a8 /* Misc Control Register */
#define BCHP_TM_SFT7                             0x000901ac /* Software Control Register */
#define BCHP_TM_SFT6                             0x000901b0 /* Software Control Register */
#define BCHP_TM_SFT5                             0x000901b4 /* Software Control Register */
#define BCHP_TM_SFT4                             0x000901b8 /* Software Control Register */
#define BCHP_TM_SFT3                             0x000901bc /* Software Control Register */
#define BCHP_TM_SFT2                             0x000901c0 /* Software Control Register */
#define BCHP_TM_SFT1                             0x000901c4 /* Software Control Register */
#define BCHP_TM_SFT0                             0x000901c8 /* Software Control Register */
#define BCHP_TM_TP_DIAG_CTRL                     0x000901cc /* Testport Diagnostic Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL8               0x000901d0 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL7               0x000901d4 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL6               0x000901d8 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL5               0x000901dc /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL4               0x000901e0 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL3               0x000901e4 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL2               0x000901e8 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL1               0x000901ec /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL0               0x000901f0 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL1               0x000901f4 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL0               0x000901f8 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8               0x000901fc /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7               0x00090200 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6               0x00090204 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5               0x00090208 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4               0x0009020c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3               0x00090210 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2               0x00090214 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1               0x00090218 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0               0x0009021c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL1               0x00090220 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL0               0x00090224 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1               0x00090228 /* External Diagnostic Pad Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0               0x0009022c /* External Diagnostic Pad Control Register */
#define BCHP_TM_ROSC_CTRL                        0x00090230 /* Ring Oscillator Control Register */
#define BCHP_TM_ROSC_CTRL2                       0x00090234 /* Ring Oscillator Control Register */
#define BCHP_TM_GPIO_READ                        0x00090238 /* GPIO Read Control Register */
#define BCHP_TM_GPO_READ                         0x0009023c /* GPO Read Control Register */
#define BCHP_TM_MTSIF_READ                       0x00090240 /* MTSIF Read Control Register */
#define BCHP_TM_EE_READ                          0x00090244 /* EE Read Control Register */
#define BCHP_TM_BSC_READ                         0x00090248 /* BSC Read Control Register */
#define BCHP_TM_EJTAG_READ                       0x0009024c /* EJTAG Read Control Register */
#define BCHP_TM_MISC_READ                        0x00090250 /* Misc Read Control Register */
#define BCHP_TM_PIN_STRAP                        0x00090254 /* Pin Strap Read Control Register */
#define BCHP_TM_TP_DIAG_OUT1                     0x00090258 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_DIAG_OUT0                     0x0009025c /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_IN_EN                         0x00090260 /* TP_IN Enable Control Register */
#define BCHP_TM_TP_IN_VAL                        0x00090264 /* TP_IN Value Control Register */
#define BCHP_TM_DAC_TEST_MODE_CTRL               0x00090268 /* DAC_TEST_MODE_CTRL Control Register */
#define BCHP_TM_TS_MODE_CTRL                     0x0009026c /* TS Mode Control Register */
#define BCHP_TM_EXT_TS_INPUT_CTRL                0x00090270 /* External TS Input Control Register */
#define BCHP_TM_BERT_CTRL                        0x00090274 /* BERT Interface Control Register */
#define BCHP_TM_ACQ_DEBUG_CTRL                   0x00090278 /* Acquisition Debug Control Register */
#define BCHP_TM_ERROR_MON_CTRL                   0x0009027c /* Error Monitor Control Register */
#define BCHP_TM_DSEC_TX_EN                       0x00090280 /* Enable for DiSEqC Channel Outputs 1-3 */
#define BCHP_TM_DSEC_ACW                         0x00090284 /* Enable for DiSEqC for ACW mode */
#define BCHP_TM_TEST_CTRL                        0x00090288 /* Test Control Register */
#define BCHP_TM_WAKEUP_CTRL                      0x0009028c /* Wakeup Control Register */
#define BCHP_TM_CWD_CTRL                         0x00090290 /* CWD Control Register */
#define BCHP_TM_PDD_CTRL                         0x00090294 /* PDD Control Register */
#define BCHP_TM_EXT_MTSIF_CLK_EN                 0x00090298 /* External MTSIF Clock Enable Register */
#define BCHP_TM_EE_HOLD_EN                       0x0009029c /* EE HOLD_N Enable Register */
#define BCHP_TM_TP_IN_SRC_SEL                    0x000902a0 /* TP_IN Source Control Register */
#define BCHP_TM_CLOCK_MONITOR_CONTROL            0x000902a4 /* Clock Monitor Control Register */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT          0x000902a8 /* Clock Monitor Max Reference Count Control Register */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER        0x000902ac /* Clock Monitor Reference Counter Register */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE           0x000902b0 /* Clock Reference Counter Status Register */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER       0x000902b4 /* Clock Monitor View Counter Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL             0x000902b8 /* Clock Observation Control Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL2            0x000902bc /* Clock Observation Control Register 2 */
#define BCHP_TM_CLK_OBSERVATION_CTRL3            0x000902c0 /* Clock Observation Control Register 3 */
#define BCHP_TM_FSK_MISC_CTRL                    0x000902c4 /* FSK MISC Control Register */
#define BCHP_TM_MTSIF_ATS_CTRL                   0x000902c8 /* Transport Control Register */
#define BCHP_TM_ICID_DATA7                       0x000902cc /* ICID Data Register */
#define BCHP_TM_ICID_DATA6                       0x000902d0 /* ICID Data Register */
#define BCHP_TM_ICID_DATA5                       0x000902d4 /* ICID Data Register */
#define BCHP_TM_ICID_DATA4                       0x000902d8 /* ICID Data Register */
#define BCHP_TM_ICID_DATA3                       0x000902dc /* ICID Data Register */
#define BCHP_TM_ICID_DATA2                       0x000902e0 /* ICID Data Register */
#define BCHP_TM_ICID_DATA1                       0x000902e4 /* ICID Data Register */
#define BCHP_TM_ICID_DATA0                       0x000902e8 /* ICID Data Register */
#define BCHP_TM_ICID_READ                        0x000902ec /* ICID Read Register */
#define BCHP_TM_ICID_CLK_CTRL                    0x000902f0 /* ICID Clock Register */
#define BCHP_TM_ICID_MISC_CTRL                   0x000902f4 /* ICID Miscellaneous Control Register */
#define BCHP_TM_SPARE_REG0                       0x000902f8 /* Spare Register 0 */

/***************************************************************************
 *FAMILY_ID - Chip Family ID
 ***************************************************************************/
/* TM :: FAMILY_ID :: RSVD [31:16] */
#define BCHP_TM_FAMILY_ID_RSVD_MASK                                0xffff0000
#define BCHP_TM_FAMILY_ID_RSVD_SHIFT                               16
#define BCHP_TM_FAMILY_ID_RSVD_DEFAULT                             0x00000000

/* TM :: FAMILY_ID :: ID [15:00] */
#define BCHP_TM_FAMILY_ID_ID_MASK                                  0x0000ffff
#define BCHP_TM_FAMILY_ID_ID_SHIFT                                 0
#define BCHP_TM_FAMILY_ID_ID_DEFAULT                               0x00004538

/***************************************************************************
 *CHIP_ID - Chip ID
 ***************************************************************************/
/* TM :: CHIP_ID :: RSVD [31:16] */
#define BCHP_TM_CHIP_ID_RSVD_MASK                                  0xffff0000
#define BCHP_TM_CHIP_ID_RSVD_SHIFT                                 16
#define BCHP_TM_CHIP_ID_RSVD_DEFAULT                               0x00000000

/* TM :: CHIP_ID :: ID [15:00] */
#define BCHP_TM_CHIP_ID_ID_MASK                                    0x0000ffff
#define BCHP_TM_CHIP_ID_ID_SHIFT                                   0
#define BCHP_TM_CHIP_ID_ID_DEFAULT                                 0x00004538

/***************************************************************************
 *REV_ID - Chip Revision ID
 ***************************************************************************/
/* TM :: REV_ID :: RSVD [31:16] */
#define BCHP_TM_REV_ID_RSVD_MASK                                   0xffff0000
#define BCHP_TM_REV_ID_RSVD_SHIFT                                  16
#define BCHP_TM_REV_ID_RSVD_DEFAULT                                0x00000000

/* TM :: REV_ID :: ID [15:00] */
#define BCHP_TM_REV_ID_ID_MASK                                     0x0000ffff
#define BCHP_TM_REV_ID_ID_SHIFT                                    0
#define BCHP_TM_REV_ID_ID_DEFAULT                                  0x00000200

/***************************************************************************
 *REV_ID_INT - Chip Internal Revision ID
 ***************************************************************************/
/* TM :: REV_ID_INT :: RSVD [31:16] */
#define BCHP_TM_REV_ID_INT_RSVD_MASK                               0xffff0000
#define BCHP_TM_REV_ID_INT_RSVD_SHIFT                              16
#define BCHP_TM_REV_ID_INT_RSVD_DEFAULT                            0x00000000

/* TM :: REV_ID_INT :: ID [15:00] */
#define BCHP_TM_REV_ID_INT_ID_MASK                                 0x0000ffff
#define BCHP_TM_REV_ID_INT_ID_SHIFT                                0
#define BCHP_TM_REV_ID_INT_ID_DEFAULT                              0x00000200

/***************************************************************************
 *SFT_RST0 - Soft Reset Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST0 :: RSVD [31:16] */
#define BCHP_TM_SFT_RST0_RSVD_MASK                                 0xffff0000
#define BCHP_TM_SFT_RST0_RSVD_SHIFT                                16
#define BCHP_TM_SFT_RST0_RSVD_DEFAULT                              0x00000000

/* TM :: SFT_RST0 :: RST0_15 [15:15] */
#define BCHP_TM_SFT_RST0_RST0_15_MASK                              0x00008000
#define BCHP_TM_SFT_RST0_RST0_15_SHIFT                             15
#define BCHP_TM_SFT_RST0_RST0_15_DEFAULT                           0x00000000

/* TM :: SFT_RST0 :: RST0_14 [14:14] */
#define BCHP_TM_SFT_RST0_RST0_14_MASK                              0x00004000
#define BCHP_TM_SFT_RST0_RST0_14_SHIFT                             14
#define BCHP_TM_SFT_RST0_RST0_14_DEFAULT                           0x00000000

/* TM :: SFT_RST0 :: SBAC [13:13] */
#define BCHP_TM_SFT_RST0_SBAC_MASK                                 0x00002000
#define BCHP_TM_SFT_RST0_SBAC_SHIFT                                13
#define BCHP_TM_SFT_RST0_SBAC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: MBAC [12:12] */
#define BCHP_TM_SFT_RST0_MBAC_MASK                                 0x00001000
#define BCHP_TM_SFT_RST0_MBAC_SHIFT                                12
#define BCHP_TM_SFT_RST0_MBAC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: MBSC1 [11:11] */
#define BCHP_TM_SFT_RST0_MBSC1_MASK                                0x00000800
#define BCHP_TM_SFT_RST0_MBSC1_SHIFT                               11
#define BCHP_TM_SFT_RST0_MBSC1_DEFAULT                             0x00000001

/* TM :: SFT_RST0 :: MBSC0 [10:10] */
#define BCHP_TM_SFT_RST0_MBSC0_MASK                                0x00000400
#define BCHP_TM_SFT_RST0_MBSC0_SHIFT                               10
#define BCHP_TM_SFT_RST0_MBSC0_DEFAULT                             0x00000001

/* TM :: SFT_RST0 :: OTP [09:09] */
#define BCHP_TM_SFT_RST0_OTP_MASK                                  0x00000200
#define BCHP_TM_SFT_RST0_OTP_SHIFT                                 9
#define BCHP_TM_SFT_RST0_OTP_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: AVS [08:08] */
#define BCHP_TM_SFT_RST0_AVS_MASK                                  0x00000100
#define BCHP_TM_SFT_RST0_AVS_SHIFT                                 8
#define BCHP_TM_SFT_RST0_AVS_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: TMT [07:07] */
#define BCHP_TM_SFT_RST0_TMT_MASK                                  0x00000080
#define BCHP_TM_SFT_RST0_TMT_SHIFT                                 7
#define BCHP_TM_SFT_RST0_TMT_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: WDT [06:06] */
#define BCHP_TM_SFT_RST0_WDT_MASK                                  0x00000040
#define BCHP_TM_SFT_RST0_WDT_SHIFT                                 6
#define BCHP_TM_SFT_RST0_WDT_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: UPG [05:05] */
#define BCHP_TM_SFT_RST0_UPG_MASK                                  0x00000020
#define BCHP_TM_SFT_RST0_UPG_SHIFT                                 5
#define BCHP_TM_SFT_RST0_UPG_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: TIMERS [04:04] */
#define BCHP_TM_SFT_RST0_TIMERS_MASK                               0x00000010
#define BCHP_TM_SFT_RST0_TIMERS_SHIFT                              4
#define BCHP_TM_SFT_RST0_TIMERS_DEFAULT                            0x00000001

/* TM :: SFT_RST0 :: RSVD_0 [03:03] */
#define BCHP_TM_SFT_RST0_RSVD_0_MASK                               0x00000008
#define BCHP_TM_SFT_RST0_RSVD_0_SHIFT                              3
#define BCHP_TM_SFT_RST0_RSVD_0_DEFAULT                            0x00000000

/* TM :: SFT_RST0 :: DIAG_CAPT [02:02] */
#define BCHP_TM_SFT_RST0_DIAG_CAPT_MASK                            0x00000004
#define BCHP_TM_SFT_RST0_DIAG_CAPT_SHIFT                           2
#define BCHP_TM_SFT_RST0_DIAG_CAPT_DEFAULT                         0x00000001

/* TM :: SFT_RST0 :: MTSIF [01:01] */
#define BCHP_TM_SFT_RST0_MTSIF_MASK                                0x00000002
#define BCHP_TM_SFT_RST0_MTSIF_SHIFT                               1
#define BCHP_TM_SFT_RST0_MTSIF_DEFAULT                             0x00000001

/* TM :: SFT_RST0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST0_FSK_MASK                                  0x00000001
#define BCHP_TM_SFT_RST0_FSK_SHIFT                                 0
#define BCHP_TM_SFT_RST0_FSK_DEFAULT                               0x00000001

/***************************************************************************
 *SFT_RST_CFG0 - Soft Reset Configuration Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST_CFG0 :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_MASK                             0xffff0000
#define BCHP_TM_SFT_RST_CFG0_RSVD_SHIFT                            16
#define BCHP_TM_SFT_RST_CFG0_RSVD_DEFAULT                          0x00000000

/* TM :: SFT_RST_CFG0 :: RST0_15 [15:15] */
#define BCHP_TM_SFT_RST_CFG0_RST0_15_MASK                          0x00008000
#define BCHP_TM_SFT_RST_CFG0_RST0_15_SHIFT                         15
#define BCHP_TM_SFT_RST_CFG0_RST0_15_DEFAULT                       0x00000000

/* TM :: SFT_RST_CFG0 :: RST0_14 [14:14] */
#define BCHP_TM_SFT_RST_CFG0_RST0_14_MASK                          0x00004000
#define BCHP_TM_SFT_RST_CFG0_RST0_14_SHIFT                         14
#define BCHP_TM_SFT_RST_CFG0_RST0_14_DEFAULT                       0x00000000

/* TM :: SFT_RST_CFG0 :: SBAC [13:13] */
#define BCHP_TM_SFT_RST_CFG0_SBAC_MASK                             0x00002000
#define BCHP_TM_SFT_RST_CFG0_SBAC_SHIFT                            13
#define BCHP_TM_SFT_RST_CFG0_SBAC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: MBAC [12:12] */
#define BCHP_TM_SFT_RST_CFG0_MBAC_MASK                             0x00001000
#define BCHP_TM_SFT_RST_CFG0_MBAC_SHIFT                            12
#define BCHP_TM_SFT_RST_CFG0_MBAC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: MBSC1 [11:11] */
#define BCHP_TM_SFT_RST_CFG0_MBSC1_MASK                            0x00000800
#define BCHP_TM_SFT_RST_CFG0_MBSC1_SHIFT                           11
#define BCHP_TM_SFT_RST_CFG0_MBSC1_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG0 :: MBSC0 [10:10] */
#define BCHP_TM_SFT_RST_CFG0_MBSC0_MASK                            0x00000400
#define BCHP_TM_SFT_RST_CFG0_MBSC0_SHIFT                           10
#define BCHP_TM_SFT_RST_CFG0_MBSC0_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG0 :: OTP [09:09] */
#define BCHP_TM_SFT_RST_CFG0_OTP_MASK                              0x00000200
#define BCHP_TM_SFT_RST_CFG0_OTP_SHIFT                             9
#define BCHP_TM_SFT_RST_CFG0_OTP_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: AVS [08:08] */
#define BCHP_TM_SFT_RST_CFG0_AVS_MASK                              0x00000100
#define BCHP_TM_SFT_RST_CFG0_AVS_SHIFT                             8
#define BCHP_TM_SFT_RST_CFG0_AVS_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: TMT [07:07] */
#define BCHP_TM_SFT_RST_CFG0_TMT_MASK                              0x00000080
#define BCHP_TM_SFT_RST_CFG0_TMT_SHIFT                             7
#define BCHP_TM_SFT_RST_CFG0_TMT_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: WDT [06:06] */
#define BCHP_TM_SFT_RST_CFG0_WDT_MASK                              0x00000040
#define BCHP_TM_SFT_RST_CFG0_WDT_SHIFT                             6
#define BCHP_TM_SFT_RST_CFG0_WDT_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: UPG [05:05] */
#define BCHP_TM_SFT_RST_CFG0_UPG_MASK                              0x00000020
#define BCHP_TM_SFT_RST_CFG0_UPG_SHIFT                             5
#define BCHP_TM_SFT_RST_CFG0_UPG_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: TIMERS [04:04] */
#define BCHP_TM_SFT_RST_CFG0_TIMERS_MASK                           0x00000010
#define BCHP_TM_SFT_RST_CFG0_TIMERS_SHIFT                          4
#define BCHP_TM_SFT_RST_CFG0_TIMERS_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG0 :: RSVD_0 [03:03] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_MASK                           0x00000008
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_SHIFT                          3
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_DEFAULT                        0x00000000

/* TM :: SFT_RST_CFG0 :: DIAG_CAPT [02:02] */
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_MASK                        0x00000004
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_SHIFT                       2
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_DEFAULT                     0x00000001

/* TM :: SFT_RST_CFG0 :: MTSIF [01:01] */
#define BCHP_TM_SFT_RST_CFG0_MTSIF_MASK                            0x00000002
#define BCHP_TM_SFT_RST_CFG0_MTSIF_SHIFT                           1
#define BCHP_TM_SFT_RST_CFG0_MTSIF_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST_CFG0_FSK_MASK                              0x00000001
#define BCHP_TM_SFT_RST_CFG0_FSK_SHIFT                             0
#define BCHP_TM_SFT_RST_CFG0_FSK_DEFAULT                           0x00000001

/***************************************************************************
 *SFT_RST1 - Soft Reset Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST1 :: RSVD [31:14] */
#define BCHP_TM_SFT_RST1_RSVD_MASK                                 0xffffc000
#define BCHP_TM_SFT_RST1_RSVD_SHIFT                                14
#define BCHP_TM_SFT_RST1_RSVD_DEFAULT                              0x00000000

/* TM :: SFT_RST1 :: CHAN [13:13] */
#define BCHP_TM_SFT_RST1_CHAN_MASK                                 0x00002000
#define BCHP_TM_SFT_RST1_CHAN_SHIFT                                13
#define BCHP_TM_SFT_RST1_CHAN_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: AIF_REF [12:12] */
#define BCHP_TM_SFT_RST1_AIF_REF_MASK                              0x00001000
#define BCHP_TM_SFT_RST1_AIF_REF_SHIFT                             12
#define BCHP_TM_SFT_RST1_AIF_REF_DEFAULT                           0x00000001

/* TM :: SFT_RST1 :: AIF3 [11:11] */
#define BCHP_TM_SFT_RST1_AIF3_MASK                                 0x00000800
#define BCHP_TM_SFT_RST1_AIF3_SHIFT                                11
#define BCHP_TM_SFT_RST1_AIF3_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: AIF2 [10:10] */
#define BCHP_TM_SFT_RST1_AIF2_MASK                                 0x00000400
#define BCHP_TM_SFT_RST1_AIF2_SHIFT                                10
#define BCHP_TM_SFT_RST1_AIF2_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: AIF1 [09:09] */
#define BCHP_TM_SFT_RST1_AIF1_MASK                                 0x00000200
#define BCHP_TM_SFT_RST1_AIF1_SHIFT                                9
#define BCHP_TM_SFT_RST1_AIF1_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: AIF0 [08:08] */
#define BCHP_TM_SFT_RST1_AIF0_MASK                                 0x00000100
#define BCHP_TM_SFT_RST1_AIF0_SHIFT                                8
#define BCHP_TM_SFT_RST1_AIF0_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS_TOP7 [07:07] */
#define BCHP_TM_SFT_RST1_SDS_TOP7_MASK                             0x00000080
#define BCHP_TM_SFT_RST1_SDS_TOP7_SHIFT                            7
#define BCHP_TM_SFT_RST1_SDS_TOP7_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP6 [06:06] */
#define BCHP_TM_SFT_RST1_SDS_TOP6_MASK                             0x00000040
#define BCHP_TM_SFT_RST1_SDS_TOP6_SHIFT                            6
#define BCHP_TM_SFT_RST1_SDS_TOP6_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP5 [05:05] */
#define BCHP_TM_SFT_RST1_SDS_TOP5_MASK                             0x00000020
#define BCHP_TM_SFT_RST1_SDS_TOP5_SHIFT                            5
#define BCHP_TM_SFT_RST1_SDS_TOP5_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP4 [04:04] */
#define BCHP_TM_SFT_RST1_SDS_TOP4_MASK                             0x00000010
#define BCHP_TM_SFT_RST1_SDS_TOP4_SHIFT                            4
#define BCHP_TM_SFT_RST1_SDS_TOP4_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP3 [03:03] */
#define BCHP_TM_SFT_RST1_SDS_TOP3_MASK                             0x00000008
#define BCHP_TM_SFT_RST1_SDS_TOP3_SHIFT                            3
#define BCHP_TM_SFT_RST1_SDS_TOP3_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP2 [02:02] */
#define BCHP_TM_SFT_RST1_SDS_TOP2_MASK                             0x00000004
#define BCHP_TM_SFT_RST1_SDS_TOP2_SHIFT                            2
#define BCHP_TM_SFT_RST1_SDS_TOP2_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP1 [01:01] */
#define BCHP_TM_SFT_RST1_SDS_TOP1_MASK                             0x00000002
#define BCHP_TM_SFT_RST1_SDS_TOP1_SHIFT                            1
#define BCHP_TM_SFT_RST1_SDS_TOP1_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: SDS_TOP0 [00:00] */
#define BCHP_TM_SFT_RST1_SDS_TOP0_MASK                             0x00000001
#define BCHP_TM_SFT_RST1_SDS_TOP0_SHIFT                            0
#define BCHP_TM_SFT_RST1_SDS_TOP0_DEFAULT                          0x00000001

/***************************************************************************
 *SFT_RST_CFG1 - Soft Reset Configuration Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST_CFG1 :: RSVD [31:14] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_MASK                             0xffffc000
#define BCHP_TM_SFT_RST_CFG1_RSVD_SHIFT                            14
#define BCHP_TM_SFT_RST_CFG1_RSVD_DEFAULT                          0x00000000

/* TM :: SFT_RST_CFG1 :: CHAN [13:13] */
#define BCHP_TM_SFT_RST_CFG1_CHAN_MASK                             0x00002000
#define BCHP_TM_SFT_RST_CFG1_CHAN_SHIFT                            13
#define BCHP_TM_SFT_RST_CFG1_CHAN_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: AIF_REF [12:12] */
#define BCHP_TM_SFT_RST_CFG1_AIF_REF_MASK                          0x00001000
#define BCHP_TM_SFT_RST_CFG1_AIF_REF_SHIFT                         12
#define BCHP_TM_SFT_RST_CFG1_AIF_REF_DEFAULT                       0x00000001

/* TM :: SFT_RST_CFG1 :: AIF3 [11:11] */
#define BCHP_TM_SFT_RST_CFG1_AIF3_MASK                             0x00000800
#define BCHP_TM_SFT_RST_CFG1_AIF3_SHIFT                            11
#define BCHP_TM_SFT_RST_CFG1_AIF3_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: AIF2 [10:10] */
#define BCHP_TM_SFT_RST_CFG1_AIF2_MASK                             0x00000400
#define BCHP_TM_SFT_RST_CFG1_AIF2_SHIFT                            10
#define BCHP_TM_SFT_RST_CFG1_AIF2_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: AIF1 [09:09] */
#define BCHP_TM_SFT_RST_CFG1_AIF1_MASK                             0x00000200
#define BCHP_TM_SFT_RST_CFG1_AIF1_SHIFT                            9
#define BCHP_TM_SFT_RST_CFG1_AIF1_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: AIF0 [08:08] */
#define BCHP_TM_SFT_RST_CFG1_AIF0_MASK                             0x00000100
#define BCHP_TM_SFT_RST_CFG1_AIF0_SHIFT                            8
#define BCHP_TM_SFT_RST_CFG1_AIF0_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP7 [07:07] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP7_MASK                         0x00000080
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP7_SHIFT                        7
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP7_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP6 [06:06] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP6_MASK                         0x00000040
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP6_SHIFT                        6
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP6_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP5 [05:05] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP5_MASK                         0x00000020
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP5_SHIFT                        5
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP5_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP4 [04:04] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP4_MASK                         0x00000010
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP4_SHIFT                        4
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP4_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP3 [03:03] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP3_MASK                         0x00000008
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP3_SHIFT                        3
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP3_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP2 [02:02] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP2_MASK                         0x00000004
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP2_SHIFT                        2
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP2_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP1 [01:01] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP1_MASK                         0x00000002
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP1_SHIFT                        1
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP1_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: SDS_TOP0 [00:00] */
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP0_MASK                         0x00000001
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP0_SHIFT                        0
#define BCHP_TM_SFT_RST_CFG1_SDS_TOP0_DEFAULT                      0x00000001

/***************************************************************************
 *PWRDN - Power Down Control Register
 ***************************************************************************/
/* TM :: PWRDN :: RSVD [31:05] */
#define BCHP_TM_PWRDN_RSVD_MASK                                    0xffffffe0
#define BCHP_TM_PWRDN_RSVD_SHIFT                                   5
#define BCHP_TM_PWRDN_RSVD_DEFAULT                                 0x00000000

/* TM :: PWRDN :: LO2_PLL [04:04] */
#define BCHP_TM_PWRDN_LO2_PLL_MASK                                 0x00000010
#define BCHP_TM_PWRDN_LO2_PLL_SHIFT                                4
#define BCHP_TM_PWRDN_LO2_PLL_DEFAULT                              0x00000001

/* TM :: PWRDN :: LO1_PLL [03:03] */
#define BCHP_TM_PWRDN_LO1_PLL_MASK                                 0x00000008
#define BCHP_TM_PWRDN_LO1_PLL_SHIFT                                3
#define BCHP_TM_PWRDN_LO1_PLL_DEFAULT                              0x00000001

/* TM :: PWRDN :: ANA_PLL [02:02] */
#define BCHP_TM_PWRDN_ANA_PLL_MASK                                 0x00000004
#define BCHP_TM_PWRDN_ANA_PLL_SHIFT                                2
#define BCHP_TM_PWRDN_ANA_PLL_DEFAULT                              0x00000000

/* TM :: PWRDN :: CLK54_CML [01:01] */
#define BCHP_TM_PWRDN_CLK54_CML_MASK                               0x00000002
#define BCHP_TM_PWRDN_CLK54_CML_SHIFT                              1
#define BCHP_TM_PWRDN_CLK54_CML_DEFAULT                            0x00000000

/* TM :: PWRDN :: SYS_PLL [00:00] */
#define BCHP_TM_PWRDN_SYS_PLL_MASK                                 0x00000001
#define BCHP_TM_PWRDN_SYS_PLL_SHIFT                                0
#define BCHP_TM_PWRDN_SYS_PLL_DEFAULT                              0x00000000

/***************************************************************************
 *MEM_CTRL0 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL0 :: RSVD [31:27] */
#define BCHP_TM_MEM_CTRL0_RSVD_MASK                                0xf8000000
#define BCHP_TM_MEM_CTRL0_RSVD_SHIFT                               27
#define BCHP_TM_MEM_CTRL0_RSVD_DEFAULT                             0x00000000

/* TM :: MEM_CTRL0 :: RAM_STBY_DIAG [26:26] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_DIAG_MASK                       0x04000000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_DIAG_SHIFT                      26
#define BCHP_TM_MEM_CTRL0_RAM_STBY_DIAG_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_DIAG [25:24] */
#define BCHP_TM_MEM_CTRL0_PSM_DIAG_MASK                            0x03000000
#define BCHP_TM_MEM_CTRL0_PSM_DIAG_SHIFT                           24
#define BCHP_TM_MEM_CTRL0_PSM_DIAG_DEFAULT                         0x00000000

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS7 [23:23] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS7_MASK                       0x00800000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS7_SHIFT                      23
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS7_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS7 [22:21] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS7_MASK                            0x00600000
#define BCHP_TM_MEM_CTRL0_PSM_SDS7_SHIFT                           21
#define BCHP_TM_MEM_CTRL0_PSM_SDS7_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS6 [20:20] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS6_MASK                       0x00100000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS6_SHIFT                      20
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS6_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS6 [19:18] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS6_MASK                            0x000c0000
#define BCHP_TM_MEM_CTRL0_PSM_SDS6_SHIFT                           18
#define BCHP_TM_MEM_CTRL0_PSM_SDS6_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS5 [17:17] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS5_MASK                       0x00020000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS5_SHIFT                      17
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS5_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS5 [16:15] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS5_MASK                            0x00018000
#define BCHP_TM_MEM_CTRL0_PSM_SDS5_SHIFT                           15
#define BCHP_TM_MEM_CTRL0_PSM_SDS5_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS4 [14:14] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS4_MASK                       0x00004000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS4_SHIFT                      14
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS4_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS4 [13:12] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS4_MASK                            0x00003000
#define BCHP_TM_MEM_CTRL0_PSM_SDS4_SHIFT                           12
#define BCHP_TM_MEM_CTRL0_PSM_SDS4_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS3 [11:11] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS3_MASK                       0x00000800
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS3_SHIFT                      11
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS3_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS3 [10:09] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS3_MASK                            0x00000600
#define BCHP_TM_MEM_CTRL0_PSM_SDS3_SHIFT                           9
#define BCHP_TM_MEM_CTRL0_PSM_SDS3_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS2 [08:08] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS2_MASK                       0x00000100
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS2_SHIFT                      8
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS2_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS2 [07:06] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS2_MASK                            0x000000c0
#define BCHP_TM_MEM_CTRL0_PSM_SDS2_SHIFT                           6
#define BCHP_TM_MEM_CTRL0_PSM_SDS2_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS1 [05:05] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS1_MASK                       0x00000020
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS1_SHIFT                      5
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS1_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS1 [04:03] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS1_MASK                            0x00000018
#define BCHP_TM_MEM_CTRL0_PSM_SDS1_SHIFT                           3
#define BCHP_TM_MEM_CTRL0_PSM_SDS1_DEFAULT                         0x00000003

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS0 [02:02] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS0_MASK                       0x00000004
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS0_SHIFT                      2
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS0_DEFAULT                    0x00000000

/* TM :: MEM_CTRL0 :: PSM_SDS0 [01:00] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS0_MASK                            0x00000003
#define BCHP_TM_MEM_CTRL0_PSM_SDS0_SHIFT                           0
#define BCHP_TM_MEM_CTRL0_PSM_SDS0_DEFAULT                         0x00000003

/***************************************************************************
 *MEM_CTRL1 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL1 :: RSVD [31:27] */
#define BCHP_TM_MEM_CTRL1_RSVD_MASK                                0xf8000000
#define BCHP_TM_MEM_CTRL1_RSVD_SHIFT                               27
#define BCHP_TM_MEM_CTRL1_RSVD_DEFAULT                             0x00000000

/* TM :: MEM_CTRL1 :: RAM_STBY_FSK [26:26] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_FSK_MASK                        0x04000000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_FSK_SHIFT                       26
#define BCHP_TM_MEM_CTRL1_RAM_STBY_FSK_DEFAULT                     0x00000000

/* TM :: MEM_CTRL1 :: PSM_FSK [25:24] */
#define BCHP_TM_MEM_CTRL1_PSM_FSK_MASK                             0x03000000
#define BCHP_TM_MEM_CTRL1_PSM_FSK_SHIFT                            24
#define BCHP_TM_MEM_CTRL1_PSM_FSK_DEFAULT                          0x00000000

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC7 [23:23] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC7_MASK                      0x00800000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC7_SHIFT                     23
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC7_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC7 [22:21] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC7_MASK                           0x00600000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC7_SHIFT                          21
#define BCHP_TM_MEM_CTRL1_PSM_AFEC7_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC6 [20:20] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC6_MASK                      0x00100000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC6_SHIFT                     20
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC6_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC6 [19:18] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC6_MASK                           0x000c0000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC6_SHIFT                          18
#define BCHP_TM_MEM_CTRL1_PSM_AFEC6_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC5 [17:17] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC5_MASK                      0x00020000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC5_SHIFT                     17
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC5_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC5 [16:15] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC5_MASK                           0x00018000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC5_SHIFT                          15
#define BCHP_TM_MEM_CTRL1_PSM_AFEC5_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC4 [14:14] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC4_MASK                      0x00004000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC4_SHIFT                     14
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC4_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC4 [13:12] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC4_MASK                           0x00003000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC4_SHIFT                          12
#define BCHP_TM_MEM_CTRL1_PSM_AFEC4_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC3 [11:11] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC3_MASK                      0x00000800
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC3_SHIFT                     11
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC3_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC3 [10:09] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC3_MASK                           0x00000600
#define BCHP_TM_MEM_CTRL1_PSM_AFEC3_SHIFT                          9
#define BCHP_TM_MEM_CTRL1_PSM_AFEC3_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC2 [08:08] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC2_MASK                      0x00000100
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC2_SHIFT                     8
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC2_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC2 [07:06] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC2_MASK                           0x000000c0
#define BCHP_TM_MEM_CTRL1_PSM_AFEC2_SHIFT                          6
#define BCHP_TM_MEM_CTRL1_PSM_AFEC2_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC1 [05:05] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC1_MASK                      0x00000020
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC1_SHIFT                     5
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC1_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC1 [04:03] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC1_MASK                           0x00000018
#define BCHP_TM_MEM_CTRL1_PSM_AFEC1_SHIFT                          3
#define BCHP_TM_MEM_CTRL1_PSM_AFEC1_DEFAULT                        0x00000003

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC0 [02:02] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC0_MASK                      0x00000004
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC0_SHIFT                     2
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC0_DEFAULT                   0x00000000

/* TM :: MEM_CTRL1 :: PSM_AFEC0 [01:00] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC0_MASK                           0x00000003
#define BCHP_TM_MEM_CTRL1_PSM_AFEC0_SHIFT                          0
#define BCHP_TM_MEM_CTRL1_PSM_AFEC0_DEFAULT                        0x00000003

/***************************************************************************
 *MEM_CTRL2 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL2 :: RSVD [31:26] */
#define BCHP_TM_MEM_CTRL2_RSVD_MASK                                0xfc000000
#define BCHP_TM_MEM_CTRL2_RSVD_SHIFT                               26
#define BCHP_TM_MEM_CTRL2_RSVD_DEFAULT                             0x0000003f

/* TM :: MEM_CTRL2 :: PSM_MTSIF [25:24] */
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_MASK                           0x03000000
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_SHIFT                          24
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_DEFAULT                        0x00000000

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO7 [23:23] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO7_MASK                     0x00800000
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO7_SHIFT                    23
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO7_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO7 [22:21] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO7_MASK                          0x00600000
#define BCHP_TM_MEM_CTRL2_PSM_TURBO7_SHIFT                         21
#define BCHP_TM_MEM_CTRL2_PSM_TURBO7_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO6 [20:20] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO6_MASK                     0x00100000
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO6_SHIFT                    20
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO6_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO6 [19:18] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO6_MASK                          0x000c0000
#define BCHP_TM_MEM_CTRL2_PSM_TURBO6_SHIFT                         18
#define BCHP_TM_MEM_CTRL2_PSM_TURBO6_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO5 [17:17] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO5_MASK                     0x00020000
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO5_SHIFT                    17
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO5_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO5 [16:15] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO5_MASK                          0x00018000
#define BCHP_TM_MEM_CTRL2_PSM_TURBO5_SHIFT                         15
#define BCHP_TM_MEM_CTRL2_PSM_TURBO5_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO4 [14:14] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO4_MASK                     0x00004000
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO4_SHIFT                    14
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO4_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO4 [13:12] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO4_MASK                          0x00003000
#define BCHP_TM_MEM_CTRL2_PSM_TURBO4_SHIFT                         12
#define BCHP_TM_MEM_CTRL2_PSM_TURBO4_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO3 [11:11] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO3_MASK                     0x00000800
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO3_SHIFT                    11
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO3_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO3 [10:09] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO3_MASK                          0x00000600
#define BCHP_TM_MEM_CTRL2_PSM_TURBO3_SHIFT                         9
#define BCHP_TM_MEM_CTRL2_PSM_TURBO3_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO2 [08:08] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO2_MASK                     0x00000100
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO2_SHIFT                    8
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO2_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO2 [07:06] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO2_MASK                          0x000000c0
#define BCHP_TM_MEM_CTRL2_PSM_TURBO2_SHIFT                         6
#define BCHP_TM_MEM_CTRL2_PSM_TURBO2_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_TURBO1 [05:05] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO1_MASK                     0x00000020
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO1_SHIFT                    5
#define BCHP_TM_MEM_CTRL2_RAM_STBY_TURBO1_DEFAULT                  0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO1 [04:03] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO1_MASK                          0x00000018
#define BCHP_TM_MEM_CTRL2_PSM_TURBO1_SHIFT                         3
#define BCHP_TM_MEM_CTRL2_PSM_TURBO1_DEFAULT                       0x00000003

/* TM :: MEM_CTRL2 :: RAM_STBY_MTSIF [02:02] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_MASK                      0x00000004
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_SHIFT                     2
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_DEFAULT                   0x00000000

/* TM :: MEM_CTRL2 :: PSM_TURBO0 [01:00] */
#define BCHP_TM_MEM_CTRL2_PSM_TURBO0_MASK                          0x00000003
#define BCHP_TM_MEM_CTRL2_PSM_TURBO0_SHIFT                         0
#define BCHP_TM_MEM_CTRL2_PSM_TURBO0_DEFAULT                       0x00000003

/***************************************************************************
 *MEM_BYP - Memory Bypass Register
 ***************************************************************************/
/* TM :: MEM_BYP :: RSVD [31:08] */
#define BCHP_TM_MEM_BYP_RSVD_MASK                                  0xffffff00
#define BCHP_TM_MEM_BYP_RSVD_SHIFT                                 8
#define BCHP_TM_MEM_BYP_RSVD_DEFAULT                               0x0000003f

/* TM :: MEM_BYP :: SDS7 [07:07] */
#define BCHP_TM_MEM_BYP_SDS7_MASK                                  0x00000080
#define BCHP_TM_MEM_BYP_SDS7_SHIFT                                 7
#define BCHP_TM_MEM_BYP_SDS7_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS6 [06:06] */
#define BCHP_TM_MEM_BYP_SDS6_MASK                                  0x00000040
#define BCHP_TM_MEM_BYP_SDS6_SHIFT                                 6
#define BCHP_TM_MEM_BYP_SDS6_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS5 [05:05] */
#define BCHP_TM_MEM_BYP_SDS5_MASK                                  0x00000020
#define BCHP_TM_MEM_BYP_SDS5_SHIFT                                 5
#define BCHP_TM_MEM_BYP_SDS5_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS4 [04:04] */
#define BCHP_TM_MEM_BYP_SDS4_MASK                                  0x00000010
#define BCHP_TM_MEM_BYP_SDS4_SHIFT                                 4
#define BCHP_TM_MEM_BYP_SDS4_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS3 [03:03] */
#define BCHP_TM_MEM_BYP_SDS3_MASK                                  0x00000008
#define BCHP_TM_MEM_BYP_SDS3_SHIFT                                 3
#define BCHP_TM_MEM_BYP_SDS3_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS2 [02:02] */
#define BCHP_TM_MEM_BYP_SDS2_MASK                                  0x00000004
#define BCHP_TM_MEM_BYP_SDS2_SHIFT                                 2
#define BCHP_TM_MEM_BYP_SDS2_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS1 [01:01] */
#define BCHP_TM_MEM_BYP_SDS1_MASK                                  0x00000002
#define BCHP_TM_MEM_BYP_SDS1_SHIFT                                 1
#define BCHP_TM_MEM_BYP_SDS1_DEFAULT                               0x00000000

/* TM :: MEM_BYP :: SDS0 [00:00] */
#define BCHP_TM_MEM_BYP_SDS0_MASK                                  0x00000001
#define BCHP_TM_MEM_BYP_SDS0_SHIFT                                 0
#define BCHP_TM_MEM_BYP_SDS0_DEFAULT                               0x00000000

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* TM :: OSC_CML_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_MASK                           0xffffff00
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_SHIFT                          8
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_DEFAULT                        0x00000000

/* TM :: OSC_CML_CTRL :: RSVD_1 [07:05] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_MASK                           0x000000e0
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_SHIFT                          5
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_DEFAULT                        0x00000000

/* TM :: OSC_CML_CTRL :: CUR [04:04] */
#define BCHP_TM_OSC_CML_CTRL_CUR_MASK                              0x00000010
#define BCHP_TM_OSC_CML_CTRL_CUR_SHIFT                             4
#define BCHP_TM_OSC_CML_CTRL_CUR_DEFAULT                           0x00000000

/* TM :: OSC_CML_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_MASK                           0x0000000c
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_SHIFT                          2
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_DEFAULT                        0x00000000

/* TM :: OSC_CML_CTRL :: DRIVE [01:00] */
#define BCHP_TM_OSC_CML_CTRL_DRIVE_MASK                            0x00000003
#define BCHP_TM_OSC_CML_CTRL_DRIVE_SHIFT                           0
#define BCHP_TM_OSC_CML_CTRL_DRIVE_DEFAULT                         0x00000001

/***************************************************************************
 *MISC6 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC6 :: MISC [31:00] */
#define BCHP_TM_MISC6_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC6_MISC_SHIFT                                   0
#define BCHP_TM_MISC6_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC5 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC5 :: MISC [31:00] */
#define BCHP_TM_MISC5_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC5_MISC_SHIFT                                   0
#define BCHP_TM_MISC5_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC4 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC4 :: MISC [31:00] */
#define BCHP_TM_MISC4_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC4_MISC_SHIFT                                   0
#define BCHP_TM_MISC4_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *CKCML_CTRL0 - CKCML Clock Buffer 0
 ***************************************************************************/
/* TM :: CKCML_CTRL0 :: RSVD_0 [31:14] */
#define BCHP_TM_CKCML_CTRL0_RSVD_0_MASK                            0xffffc000
#define BCHP_TM_CKCML_CTRL0_RSVD_0_SHIFT                           14
#define BCHP_TM_CKCML_CTRL0_RSVD_0_DEFAULT                         0x00000000

/* TM :: CKCML_CTRL0 :: CML_Pwrup [13:13] */
#define BCHP_TM_CKCML_CTRL0_CML_Pwrup_MASK                         0x00002000
#define BCHP_TM_CKCML_CTRL0_CML_Pwrup_SHIFT                        13
#define BCHP_TM_CKCML_CTRL0_CML_Pwrup_DEFAULT                      0x00000001

/* TM :: CKCML_CTRL0 :: CML_Rreg_orient [12:12] */
#define BCHP_TM_CKCML_CTRL0_CML_Rreg_orient_MASK                   0x00001000
#define BCHP_TM_CKCML_CTRL0_CML_Rreg_orient_SHIFT                  12
#define BCHP_TM_CKCML_CTRL0_CML_Rreg_orient_DEFAULT                0x00000000

/* TM :: CKCML_CTRL0 :: CML_Rsel [11:10] */
#define BCHP_TM_CKCML_CTRL0_CML_Rsel_MASK                          0x00000c00
#define BCHP_TM_CKCML_CTRL0_CML_Rsel_SHIFT                         10
#define BCHP_TM_CKCML_CTRL0_CML_Rsel_DEFAULT                       0x00000003

/* TM :: CKCML_CTRL0 :: CML_REG_Vref [09:08] */
#define BCHP_TM_CKCML_CTRL0_CML_REG_Vref_MASK                      0x00000300
#define BCHP_TM_CKCML_CTRL0_CML_REG_Vref_SHIFT                     8
#define BCHP_TM_CKCML_CTRL0_CML_REG_Vref_DEFAULT                   0x00000001

/* TM :: CKCML_CTRL0 :: CML_CMFB_VrefN [07:06] */
#define BCHP_TM_CKCML_CTRL0_CML_CMFB_VrefN_MASK                    0x000000c0
#define BCHP_TM_CKCML_CTRL0_CML_CMFB_VrefN_SHIFT                   6
#define BCHP_TM_CKCML_CTRL0_CML_CMFB_VrefN_DEFAULT                 0x00000001

/* TM :: CKCML_CTRL0 :: CML_CMFB_Ibias [05:04] */
#define BCHP_TM_CKCML_CTRL0_CML_CMFB_Ibias_MASK                    0x00000030
#define BCHP_TM_CKCML_CTRL0_CML_CMFB_Ibias_SHIFT                   4
#define BCHP_TM_CKCML_CTRL0_CML_CMFB_Ibias_DEFAULT                 0x00000001

/* TM :: CKCML_CTRL0 :: CML_VrefN [03:02] */
#define BCHP_TM_CKCML_CTRL0_CML_VrefN_MASK                         0x0000000c
#define BCHP_TM_CKCML_CTRL0_CML_VrefN_SHIFT                        2
#define BCHP_TM_CKCML_CTRL0_CML_VrefN_DEFAULT                      0x00000001

/* TM :: CKCML_CTRL0 :: CML_Ibias [01:00] */
#define BCHP_TM_CKCML_CTRL0_CML_Ibias_MASK                         0x00000003
#define BCHP_TM_CKCML_CTRL0_CML_Ibias_SHIFT                        0
#define BCHP_TM_CKCML_CTRL0_CML_Ibias_DEFAULT                      0x00000003

/***************************************************************************
 *CKCML_CTRL1 - CKCML Clock Buffer 1
 ***************************************************************************/
/* TM :: CKCML_CTRL1 :: RSVD_0 [31:14] */
#define BCHP_TM_CKCML_CTRL1_RSVD_0_MASK                            0xffffc000
#define BCHP_TM_CKCML_CTRL1_RSVD_0_SHIFT                           14
#define BCHP_TM_CKCML_CTRL1_RSVD_0_DEFAULT                         0x00000000

/* TM :: CKCML_CTRL1 :: CML_Pwrup [13:13] */
#define BCHP_TM_CKCML_CTRL1_CML_Pwrup_MASK                         0x00002000
#define BCHP_TM_CKCML_CTRL1_CML_Pwrup_SHIFT                        13
#define BCHP_TM_CKCML_CTRL1_CML_Pwrup_DEFAULT                      0x00000001

/* TM :: CKCML_CTRL1 :: CML_Rreg_orient [12:12] */
#define BCHP_TM_CKCML_CTRL1_CML_Rreg_orient_MASK                   0x00001000
#define BCHP_TM_CKCML_CTRL1_CML_Rreg_orient_SHIFT                  12
#define BCHP_TM_CKCML_CTRL1_CML_Rreg_orient_DEFAULT                0x00000000

/* TM :: CKCML_CTRL1 :: CML_Rsel [11:10] */
#define BCHP_TM_CKCML_CTRL1_CML_Rsel_MASK                          0x00000c00
#define BCHP_TM_CKCML_CTRL1_CML_Rsel_SHIFT                         10
#define BCHP_TM_CKCML_CTRL1_CML_Rsel_DEFAULT                       0x00000003

/* TM :: CKCML_CTRL1 :: CML_REG_Vref [09:08] */
#define BCHP_TM_CKCML_CTRL1_CML_REG_Vref_MASK                      0x00000300
#define BCHP_TM_CKCML_CTRL1_CML_REG_Vref_SHIFT                     8
#define BCHP_TM_CKCML_CTRL1_CML_REG_Vref_DEFAULT                   0x00000001

/* TM :: CKCML_CTRL1 :: CML_CMFB_VrefN [07:06] */
#define BCHP_TM_CKCML_CTRL1_CML_CMFB_VrefN_MASK                    0x000000c0
#define BCHP_TM_CKCML_CTRL1_CML_CMFB_VrefN_SHIFT                   6
#define BCHP_TM_CKCML_CTRL1_CML_CMFB_VrefN_DEFAULT                 0x00000001

/* TM :: CKCML_CTRL1 :: CML_CMFB_Ibias [05:04] */
#define BCHP_TM_CKCML_CTRL1_CML_CMFB_Ibias_MASK                    0x00000030
#define BCHP_TM_CKCML_CTRL1_CML_CMFB_Ibias_SHIFT                   4
#define BCHP_TM_CKCML_CTRL1_CML_CMFB_Ibias_DEFAULT                 0x00000001

/* TM :: CKCML_CTRL1 :: CML_VrefN [03:02] */
#define BCHP_TM_CKCML_CTRL1_CML_VrefN_MASK                         0x0000000c
#define BCHP_TM_CKCML_CTRL1_CML_VrefN_SHIFT                        2
#define BCHP_TM_CKCML_CTRL1_CML_VrefN_DEFAULT                      0x00000001

/* TM :: CKCML_CTRL1 :: CML_Ibias [01:00] */
#define BCHP_TM_CKCML_CTRL1_CML_Ibias_MASK                         0x00000003
#define BCHP_TM_CKCML_CTRL1_CML_Ibias_SHIFT                        0
#define BCHP_TM_CKCML_CTRL1_CML_Ibias_DEFAULT                      0x00000003

/***************************************************************************
 *CKCML_BG_IREF_CTRL - Clock Channel Band-Gap Current Control Register
 ***************************************************************************/
/* TM :: CKCML_BG_IREF_CTRL :: RSVD_0 [31:04] */
#define BCHP_TM_CKCML_BG_IREF_CTRL_RSVD_0_MASK                     0xfffffff0
#define BCHP_TM_CKCML_BG_IREF_CTRL_RSVD_0_SHIFT                    4
#define BCHP_TM_CKCML_BG_IREF_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: CKCML_BG_IREF_CTRL :: BG_Pwrup [03:03] */
#define BCHP_TM_CKCML_BG_IREF_CTRL_BG_Pwrup_MASK                   0x00000008
#define BCHP_TM_CKCML_BG_IREF_CTRL_BG_Pwrup_SHIFT                  3
#define BCHP_TM_CKCML_BG_IREF_CTRL_BG_Pwrup_DEFAULT                0x00000001

/* TM :: CKCML_BG_IREF_CTRL :: BG_Iadj [02:00] */
#define BCHP_TM_CKCML_BG_IREF_CTRL_BG_Iadj_MASK                    0x00000007
#define BCHP_TM_CKCML_BG_IREF_CTRL_BG_Iadj_SHIFT                   0
#define BCHP_TM_CKCML_BG_IREF_CTRL_BG_Iadj_DEFAULT                 0x00000004

/***************************************************************************
 *ANA_PLL_STATUS - Analog PLL Status
 ***************************************************************************/
/* TM :: ANA_PLL_STATUS :: RSVD [31:18] */
#define BCHP_TM_ANA_PLL_STATUS_RSVD_MASK                           0xfffc0000
#define BCHP_TM_ANA_PLL_STATUS_RSVD_SHIFT                          18
#define BCHP_TM_ANA_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: ANA_PLL_STATUS :: POST_RESETB [17:17] */
#define BCHP_TM_ANA_PLL_STATUS_POST_RESETB_MASK                    0x00020000
#define BCHP_TM_ANA_PLL_STATUS_POST_RESETB_SHIFT                   17
#define BCHP_TM_ANA_PLL_STATUS_POST_RESETB_DEFAULT                 0x00000000

/* TM :: ANA_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_ANA_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_ANA_PLL_STATUS_LOCK_SHIFT                          16
#define BCHP_TM_ANA_PLL_STATUS_LOCK_DEFAULT                        0x00000001

/* TM :: ANA_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_ANA_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_ANA_PLL_STATUS_STAT_OUT_SHIFT                      0
#define BCHP_TM_ANA_PLL_STATUS_STAT_OUT_DEFAULT                    0x00000102

/***************************************************************************
 *LO1_PLL_STATUS - LO1 PLL Status
 ***************************************************************************/
/* TM :: LO1_PLL_STATUS :: RSVD [31:18] */
#define BCHP_TM_LO1_PLL_STATUS_RSVD_MASK                           0xfffc0000
#define BCHP_TM_LO1_PLL_STATUS_RSVD_SHIFT                          18
#define BCHP_TM_LO1_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: LO1_PLL_STATUS :: POST_RESETB [17:17] */
#define BCHP_TM_LO1_PLL_STATUS_POST_RESETB_MASK                    0x00020000
#define BCHP_TM_LO1_PLL_STATUS_POST_RESETB_SHIFT                   17
#define BCHP_TM_LO1_PLL_STATUS_POST_RESETB_DEFAULT                 0x00000000

/* TM :: LO1_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_LO1_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_LO1_PLL_STATUS_LOCK_SHIFT                          16
#define BCHP_TM_LO1_PLL_STATUS_LOCK_DEFAULT                        0x00000001

/* TM :: LO1_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_LO1_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_LO1_PLL_STATUS_STAT_OUT_SHIFT                      0
#define BCHP_TM_LO1_PLL_STATUS_STAT_OUT_DEFAULT                    0x00000102

/***************************************************************************
 *LO2_PLL_STATUS - LO2 PLL Status
 ***************************************************************************/
/* TM :: LO2_PLL_STATUS :: RSVD [31:18] */
#define BCHP_TM_LO2_PLL_STATUS_RSVD_MASK                           0xfffc0000
#define BCHP_TM_LO2_PLL_STATUS_RSVD_SHIFT                          18
#define BCHP_TM_LO2_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: LO2_PLL_STATUS :: POST_RESETB [17:17] */
#define BCHP_TM_LO2_PLL_STATUS_POST_RESETB_MASK                    0x00020000
#define BCHP_TM_LO2_PLL_STATUS_POST_RESETB_SHIFT                   17
#define BCHP_TM_LO2_PLL_STATUS_POST_RESETB_DEFAULT                 0x00000000

/* TM :: LO2_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_LO2_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_LO2_PLL_STATUS_LOCK_SHIFT                          16
#define BCHP_TM_LO2_PLL_STATUS_LOCK_DEFAULT                        0x00000001

/* TM :: LO2_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_LO2_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_LO2_PLL_STATUS_STAT_OUT_SHIFT                      0
#define BCHP_TM_LO2_PLL_STATUS_STAT_OUT_DEFAULT                    0x00000102

/***************************************************************************
 *DPM_PLL_STATUS - DPM PLL Status
 ***************************************************************************/
/* TM :: DPM_PLL_STATUS :: RSVD [31:04] */
#define BCHP_TM_DPM_PLL_STATUS_RSVD_MASK                           0xfffffff0
#define BCHP_TM_DPM_PLL_STATUS_RSVD_SHIFT                          4
#define BCHP_TM_DPM_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: DPM_PLL_STATUS :: CHAN_3 [03:03] */
#define BCHP_TM_DPM_PLL_STATUS_CHAN_3_MASK                         0x00000008
#define BCHP_TM_DPM_PLL_STATUS_CHAN_3_SHIFT                        3
#define BCHP_TM_DPM_PLL_STATUS_CHAN_3_DEFAULT                      0x00000000

/* TM :: DPM_PLL_STATUS :: CHAN_2 [02:02] */
#define BCHP_TM_DPM_PLL_STATUS_CHAN_2_MASK                         0x00000004
#define BCHP_TM_DPM_PLL_STATUS_CHAN_2_SHIFT                        2
#define BCHP_TM_DPM_PLL_STATUS_CHAN_2_DEFAULT                      0x00000000

/* TM :: DPM_PLL_STATUS :: CHAN_1 [01:01] */
#define BCHP_TM_DPM_PLL_STATUS_CHAN_1_MASK                         0x00000002
#define BCHP_TM_DPM_PLL_STATUS_CHAN_1_SHIFT                        1
#define BCHP_TM_DPM_PLL_STATUS_CHAN_1_DEFAULT                      0x00000000

/* TM :: DPM_PLL_STATUS :: CHAN_0 [00:00] */
#define BCHP_TM_DPM_PLL_STATUS_CHAN_0_MASK                         0x00000001
#define BCHP_TM_DPM_PLL_STATUS_CHAN_0_SHIFT                        0
#define BCHP_TM_DPM_PLL_STATUS_CHAN_0_DEFAULT                      0x00000000

/***************************************************************************
 *REG_PLL_STATUS - Register PLL Status
 ***************************************************************************/
/* TM :: REG_PLL_STATUS :: RSVD [31:18] */
#define BCHP_TM_REG_PLL_STATUS_RSVD_MASK                           0xfffc0000
#define BCHP_TM_REG_PLL_STATUS_RSVD_SHIFT                          18
#define BCHP_TM_REG_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: REG_PLL_STATUS :: LEAP [17:17] */
#define BCHP_TM_REG_PLL_STATUS_LEAP_MASK                           0x00020000
#define BCHP_TM_REG_PLL_STATUS_LEAP_SHIFT                          17
#define BCHP_TM_REG_PLL_STATUS_LEAP_DEFAULT                        0x00000000

/* TM :: REG_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_REG_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_REG_PLL_STATUS_LOCK_SHIFT                          16
#define BCHP_TM_REG_PLL_STATUS_LOCK_DEFAULT                        0x00000001

/* TM :: REG_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_SHIFT                      0
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_DEFAULT                    0x00000102

/***************************************************************************
 *SYS_PLL_STATUS - System PLL Status
 ***************************************************************************/
/* TM :: SYS_PLL_STATUS :: RSVD [31:18] */
#define BCHP_TM_SYS_PLL_STATUS_RSVD_MASK                           0xfffc0000
#define BCHP_TM_SYS_PLL_STATUS_RSVD_SHIFT                          18
#define BCHP_TM_SYS_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: SYS_PLL_STATUS :: POST_RESETB [17:17] */
#define BCHP_TM_SYS_PLL_STATUS_POST_RESETB_MASK                    0x00020000
#define BCHP_TM_SYS_PLL_STATUS_POST_RESETB_SHIFT                   17
#define BCHP_TM_SYS_PLL_STATUS_POST_RESETB_DEFAULT                 0x00000000

/* TM :: SYS_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_SYS_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_SYS_PLL_STATUS_LOCK_SHIFT                          16
#define BCHP_TM_SYS_PLL_STATUS_LOCK_DEFAULT                        0x00000001

/* TM :: SYS_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_SHIFT                      0
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_DEFAULT                    0x00000102

/***************************************************************************
 *ANA_PLL_LDO_CTRL - Analog PLL LDO Control
 ***************************************************************************/
/* TM :: ANA_PLL_LDO_CTRL :: RSVD_1 [31:16] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_1_MASK                       0xffff0000
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_1_SHIFT                      16
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_1_DEFAULT                    0x00000000

/* TM :: ANA_PLL_LDO_CTRL :: RSVD_0 [15:11] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_0_MASK                       0x0000f800
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_0_SHIFT                      11
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_0_DEFAULT                    0x00000000

/* TM :: ANA_PLL_LDO_CTRL :: LDO_PWRDWN [10:10] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_PWRDWN_MASK                   0x00000400
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_PWRDWN_SHIFT                  10
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_PWRDWN_DEFAULT                0x00000000

/* TM :: ANA_PLL_LDO_CTRL :: LDO_CTRL [09:00] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_CTRL_MASK                     0x000003ff
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_CTRL_SHIFT                    0
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_CTRL_DEFAULT                  0x00000015

/***************************************************************************
 *LO1_PLL_LDO_CTRL - LO1 PLL LDO Control
 ***************************************************************************/
/* TM :: LO1_PLL_LDO_CTRL :: RSVD_1 [31:16] */
#define BCHP_TM_LO1_PLL_LDO_CTRL_RSVD_1_MASK                       0xffff0000
#define BCHP_TM_LO1_PLL_LDO_CTRL_RSVD_1_SHIFT                      16
#define BCHP_TM_LO1_PLL_LDO_CTRL_RSVD_1_DEFAULT                    0x00000000

/* TM :: LO1_PLL_LDO_CTRL :: RSVD_0 [15:11] */
#define BCHP_TM_LO1_PLL_LDO_CTRL_RSVD_0_MASK                       0x0000f800
#define BCHP_TM_LO1_PLL_LDO_CTRL_RSVD_0_SHIFT                      11
#define BCHP_TM_LO1_PLL_LDO_CTRL_RSVD_0_DEFAULT                    0x00000000

/* TM :: LO1_PLL_LDO_CTRL :: LDO_PWRDWN [10:10] */
#define BCHP_TM_LO1_PLL_LDO_CTRL_LDO_PWRDWN_MASK                   0x00000400
#define BCHP_TM_LO1_PLL_LDO_CTRL_LDO_PWRDWN_SHIFT                  10
#define BCHP_TM_LO1_PLL_LDO_CTRL_LDO_PWRDWN_DEFAULT                0x00000000

/* TM :: LO1_PLL_LDO_CTRL :: LDO_CTRL [09:00] */
#define BCHP_TM_LO1_PLL_LDO_CTRL_LDO_CTRL_MASK                     0x000003ff
#define BCHP_TM_LO1_PLL_LDO_CTRL_LDO_CTRL_SHIFT                    0
#define BCHP_TM_LO1_PLL_LDO_CTRL_LDO_CTRL_DEFAULT                  0x00000015

/***************************************************************************
 *LO2_PLL_LDO_CTRL - LO2 PLL Spare
 ***************************************************************************/
/* TM :: LO2_PLL_LDO_CTRL :: RSVD_1 [31:16] */
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_1_MASK                       0xffff0000
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_1_SHIFT                      16
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_1_DEFAULT                    0x00000000

/* TM :: LO2_PLL_LDO_CTRL :: RSVD_0 [15:11] */
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_0_MASK                       0x0000f800
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_0_SHIFT                      11
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_0_DEFAULT                    0x00000000

/* TM :: LO2_PLL_LDO_CTRL :: RSVD_2 [10:10] */
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_2_MASK                       0x00000400
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_2_SHIFT                      10
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_2_DEFAULT                    0x00000000

/* TM :: LO2_PLL_LDO_CTRL :: RSVD_3 [09:00] */
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_3_MASK                       0x000003ff
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_3_SHIFT                      0
#define BCHP_TM_LO2_PLL_LDO_CTRL_RSVD_3_DEFAULT                    0x00000015

/***************************************************************************
 *REG_PLL_STAT_CTRL - Register PLL Status Control
 ***************************************************************************/
/* TM :: REG_PLL_STAT_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_MASK                      0xffffff00
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_SHIFT                     8
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: REG_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_SHIFT                     7
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_DEFAULT                   0x00000000

/* TM :: REG_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_SHIFT                       5
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_DEFAULT                     0x00000000

/* TM :: REG_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_SHIFT                        4
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_DEFAULT                      0x00000000

/* TM :: REG_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_SHIFT                     3
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: REG_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_SHIFT                        0
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_DEFAULT                      0x00000000

/***************************************************************************
 *SYS_PLL_STAT_CTRL - System PLL Status Control
 ***************************************************************************/
/* TM :: SYS_PLL_STAT_CTRL :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_MASK                        0xffffff00
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_SHIFT                       8
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_SHIFT                     7
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_DEFAULT                   0x00000000

/* TM :: SYS_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_SHIFT                       5
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_DEFAULT                     0x00000000

/* TM :: SYS_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_SHIFT                        4
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_DEFAULT                      0x00000000

/* TM :: SYS_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_SHIFT                     3
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: SYS_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_SHIFT                        0
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_DEFAULT                      0x00000000

/***************************************************************************
 *ANA_PLL_PDIV - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: ANA_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_ANA_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_ANA_PLL_PDIV_RSVD_SHIFT                            4
#define BCHP_TM_ANA_PLL_PDIV_RSVD_DEFAULT                          0x00000000

/* TM :: ANA_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_ANA_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_ANA_PLL_PDIV_DIV_SHIFT                             0
#define BCHP_TM_ANA_PLL_PDIV_DIV_DEFAULT                           0x00000001

/***************************************************************************
 *ANA_PLL_NDIV_INT - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: ANA_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_ANA_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_ANA_PLL_NDIV_INT_RSVD_SHIFT                        8
#define BCHP_TM_ANA_PLL_NDIV_INT_RSVD_DEFAULT                      0x00000000

/* TM :: ANA_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_ANA_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_ANA_PLL_NDIV_INT_DIV_SHIFT                         0
#define BCHP_TM_ANA_PLL_NDIV_INT_DIV_DEFAULT                       0x0000002d

/***************************************************************************
 *ANA_PLL_NDIV_FRAC - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: ANA_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_ANA_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_ANA_PLL_NDIV_FRAC_RSVD_SHIFT                       20
#define BCHP_TM_ANA_PLL_NDIV_FRAC_RSVD_DEFAULT                     0x00000000

/* TM :: ANA_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_ANA_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_ANA_PLL_NDIV_FRAC_DIV_SHIFT                        0
#define BCHP_TM_ANA_PLL_NDIV_FRAC_DIV_DEFAULT                      0x00000000

/***************************************************************************
 *ANA_PLL_CLK_CH0 - Analog PLL Clock for CH0
 ***************************************************************************/
/* TM :: ANA_PLL_CLK_CH0 :: RSVD_2 [31:17] */
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_2_SHIFT                       17
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_2_DEFAULT                     0x00000000

/* TM :: ANA_PLL_CLK_CH0 :: LOAD_DIS [16:16] */
#define BCHP_TM_ANA_PLL_CLK_CH0_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_ANA_PLL_CLK_CH0_LOAD_DIS_SHIFT                     16
#define BCHP_TM_ANA_PLL_CLK_CH0_LOAD_DIS_DEFAULT                   0x00000001

/* TM :: ANA_PLL_CLK_CH0 :: RSVD_1 [15:15] */
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_1_MASK                        0x00008000
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_1_SHIFT                       15
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_1_DEFAULT                     0x00000000

/* TM :: ANA_PLL_CLK_CH0 :: DLY [14:12] */
#define BCHP_TM_ANA_PLL_CLK_CH0_DLY_MASK                           0x00007000
#define BCHP_TM_ANA_PLL_CLK_CH0_DLY_SHIFT                          12
#define BCHP_TM_ANA_PLL_CLK_CH0_DLY_DEFAULT                        0x00000000

/* TM :: ANA_PLL_CLK_CH0 :: RSVD_0 [11:11] */
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_0_MASK                        0x00000800
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_0_SHIFT                       11
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_0_DEFAULT                     0x00000000

/* TM :: ANA_PLL_CLK_CH0 :: EN_CML_CH [10:10] */
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_CML_CH_MASK                     0x00000400
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_CML_CH_SHIFT                    10
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_CML_CH_DEFAULT                  0x00000000

/* TM :: ANA_PLL_CLK_CH0 :: PWRUP [09:09] */
#define BCHP_TM_ANA_PLL_CLK_CH0_PWRUP_MASK                         0x00000200
#define BCHP_TM_ANA_PLL_CLK_CH0_PWRUP_SHIFT                        9
#define BCHP_TM_ANA_PLL_CLK_CH0_PWRUP_DEFAULT                      0x00000001

/* TM :: ANA_PLL_CLK_CH0 :: EN [08:08] */
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_MASK                            0x00000100
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_SHIFT                           8
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_DEFAULT                         0x00000001

/* TM :: ANA_PLL_CLK_CH0 :: DIV [07:00] */
#define BCHP_TM_ANA_PLL_CLK_CH0_DIV_MASK                           0x000000ff
#define BCHP_TM_ANA_PLL_CLK_CH0_DIV_SHIFT                          0
#define BCHP_TM_ANA_PLL_CLK_CH0_DIV_DEFAULT                        0x00000008

/***************************************************************************
 *ANA_PLL_CLK_CH1 - Analog PLL Clock for CH1
 ***************************************************************************/
/* TM :: ANA_PLL_CLK_CH1 :: RSVD [31:00] */
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_MASK                          0xffffffff
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_SHIFT                         0
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_DEFAULT                       0x00010008

/***************************************************************************
 *ANA_PLL_CLK_CH2 - Analog PLL Clock for CH2
 ***************************************************************************/
/* TM :: ANA_PLL_CLK_CH2 :: RSVD [31:00] */
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_MASK                          0xffffffff
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_SHIFT                         0
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_DEFAULT                       0x00010010

/***************************************************************************
 *ANA_PLL_RST - Analog PLL Reset Control
 ***************************************************************************/
/* TM :: ANA_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_ANA_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_ANA_PLL_RST_RSVD_SHIFT                             2
#define BCHP_TM_ANA_PLL_RST_RSVD_DEFAULT                           0x00000000

/* TM :: ANA_PLL_RST :: POST [01:01] */
#define BCHP_TM_ANA_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_ANA_PLL_RST_POST_SHIFT                             1
#define BCHP_TM_ANA_PLL_RST_POST_DEFAULT                           0x00000000

/* TM :: ANA_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_ANA_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_ANA_PLL_RST_GLOBAL_SHIFT                           0
#define BCHP_TM_ANA_PLL_RST_GLOBAL_DEFAULT                         0x00000000

/***************************************************************************
 *ANA_PLL_DCO_CTRL - Analog PLL DCO Control
 ***************************************************************************/
/* TM :: ANA_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_ANA_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_ANA_PLL_DCO_CTRL_RSVD_SHIFT                        13
#define BCHP_TM_ANA_PLL_DCO_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: ANA_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_ANA_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_ANA_PLL_DCO_CTRL_EN_SHIFT                          12
#define BCHP_TM_ANA_PLL_DCO_CTRL_EN_DEFAULT                        0x00000000

/* TM :: ANA_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_ANA_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_ANA_PLL_DCO_CTRL_VAL_SHIFT                         0
#define BCHP_TM_ANA_PLL_DCO_CTRL_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *ANA_PLL_GAIN_CTRL - Analog PLL Gain Control
 ***************************************************************************/
/* TM :: ANA_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_2_DEFAULT                   0x00000000

/* TM :: ANA_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: ANA_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KA_SHIFT                         8
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KA_DEFAULT                       0x00000003

/* TM :: ANA_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: ANA_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KI_SHIFT                         4
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KI_DEFAULT                       0x00000001

/* TM :: ANA_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KP_SHIFT                         0
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KP_DEFAULT                       0x00000008

/***************************************************************************
 *ANA_PLL_MISC_CTRL - Analog PLL Misc Control
 ***************************************************************************/
/* TM :: ANA_PLL_MISC_CTRL :: REFCLK_SEL [31:31] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_REFCLK_SEL_MASK                  0x80000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_REFCLK_SEL_SHIFT                 31
#define BCHP_TM_ANA_PLL_MISC_CTRL_REFCLK_SEL_DEFAULT               0x00000001

/* TM :: ANA_PLL_MISC_CTRL :: CLKOUT_SEL [30:29] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_CLKOUT_SEL_MASK                  0x60000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_CLKOUT_SEL_SHIFT                 29
#define BCHP_TM_ANA_PLL_MISC_CTRL_CLKOUT_SEL_DEFAULT               0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: TEST_ENABLE [28:28] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_ENABLE_MASK                 0x10000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_ENABLE_SHIFT                28
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_ENABLE_DEFAULT              0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: OUTPUT_DIS [27:27] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_OUTPUT_DIS_MASK                  0x08000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_OUTPUT_DIS_SHIFT                 27
#define BCHP_TM_ANA_PLL_MISC_CTRL_OUTPUT_DIS_DEFAULT               0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: TEST_SEL [26:25] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_SEL_MASK                    0x06000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_SEL_SHIFT                   25
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_SEL_DEFAULT                 0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: RSVD_1 [24:22] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_1_MASK                      0x01c00000
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_1_SHIFT                     22
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: HYST_EN [21:21] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_HYST_EN_MASK                     0x00200000
#define BCHP_TM_ANA_PLL_MISC_CTRL_HYST_EN_SHIFT                    21
#define BCHP_TM_ANA_PLL_MISC_CTRL_HYST_EN_DEFAULT                  0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: VCO_DIV2 [20:20] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x00100000
#define BCHP_TM_ANA_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   20
#define BCHP_TM_ANA_PLL_MISC_CTRL_VCO_DIV2_DEFAULT                 0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: IBOOST [19:19] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_IBOOST_MASK                      0x00080000
#define BCHP_TM_ANA_PLL_MISC_CTRL_IBOOST_SHIFT                     19
#define BCHP_TM_ANA_PLL_MISC_CTRL_IBOOST_DEFAULT                   0x00000001

/* TM :: ANA_PLL_MISC_CTRL :: EN_REF_OUT [18:18] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00040000
#define BCHP_TM_ANA_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 18
#define BCHP_TM_ANA_PLL_MISC_CTRL_EN_REF_OUT_DEFAULT               0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: STAT_UPDATE [17:17] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_UPDATE_MASK                 0x00020000
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_UPDATE_SHIFT                17
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_UPDATE_DEFAULT              0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: STAT_SEL [16:14] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_SEL_MASK                    0x0001c000
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_SEL_SHIFT                   14
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_SEL_DEFAULT                 0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: STAT_RST [13:13] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_RST_MASK                    0x00002000
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_RST_SHIFT                   13
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_RST_DEFAULT                 0x00000001

/* TM :: ANA_PLL_MISC_CTRL :: DCO_CTRL_BYP_EN [12:12] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_MASK             0x00001000
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_SHIFT            12
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_DEFAULT          0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: DCO_CTRL_BYP_VAL [11:04] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_MASK            0x00000ff0
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_SHIFT           4
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_DEFAULT         0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: I_CTRL_BYP_EN [03:03] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_EN_MASK               0x00000008
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_EN_SHIFT              3
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_EN_DEFAULT            0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: I_CTRL_BYP_LOAD [02:02] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_MASK             0x00000004
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_SHIFT            2
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_DEFAULT          0x00000000

/* TM :: ANA_PLL_MISC_CTRL :: RSVD_0 [01:00] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_0_MASK                      0x00000003
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_0_SHIFT                     0
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_0_DEFAULT                   0x00000000

/***************************************************************************
 *LO1_PLL_PDIV - LO1 PLL Divider Control
 ***************************************************************************/
/* TM :: LO1_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_LO1_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_LO1_PLL_PDIV_RSVD_SHIFT                            4
#define BCHP_TM_LO1_PLL_PDIV_RSVD_DEFAULT                          0x00000000

/* TM :: LO1_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_LO1_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_LO1_PLL_PDIV_DIV_SHIFT                             0
#define BCHP_TM_LO1_PLL_PDIV_DIV_DEFAULT                           0x00000001

/***************************************************************************
 *LO1_PLL_NDIV_INT - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: LO1_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_LO1_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_LO1_PLL_NDIV_INT_RSVD_SHIFT                        8
#define BCHP_TM_LO1_PLL_NDIV_INT_RSVD_DEFAULT                      0x00000000

/* TM :: LO1_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_LO1_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_LO1_PLL_NDIV_INT_DIV_SHIFT                         0
#define BCHP_TM_LO1_PLL_NDIV_INT_DIV_DEFAULT                       0x0000003c

/***************************************************************************
 *LO1_PLL_NDIV_FRAC - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: LO1_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_LO1_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_LO1_PLL_NDIV_FRAC_RSVD_SHIFT                       20
#define BCHP_TM_LO1_PLL_NDIV_FRAC_RSVD_DEFAULT                     0x00000000

/* TM :: LO1_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_LO1_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_LO1_PLL_NDIV_FRAC_DIV_SHIFT                        0
#define BCHP_TM_LO1_PLL_NDIV_FRAC_DIV_DEFAULT                      0x00000000

/***************************************************************************
 *LO1_PLL_CLK_CH0 - Analog PLL Clock for CH0
 ***************************************************************************/
/* TM :: LO1_PLL_CLK_CH0 :: RSVD_2 [31:17] */
#define BCHP_TM_LO1_PLL_CLK_CH0_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_LO1_PLL_CLK_CH0_RSVD_2_SHIFT                       17
#define BCHP_TM_LO1_PLL_CLK_CH0_RSVD_2_DEFAULT                     0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: LOAD_DIS [16:16] */
#define BCHP_TM_LO1_PLL_CLK_CH0_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_LO1_PLL_CLK_CH0_LOAD_DIS_SHIFT                     16
#define BCHP_TM_LO1_PLL_CLK_CH0_LOAD_DIS_DEFAULT                   0x00000001

/* TM :: LO1_PLL_CLK_CH0 :: RSVD_1 [15:15] */
#define BCHP_TM_LO1_PLL_CLK_CH0_RSVD_1_MASK                        0x00008000
#define BCHP_TM_LO1_PLL_CLK_CH0_RSVD_1_SHIFT                       15
#define BCHP_TM_LO1_PLL_CLK_CH0_RSVD_1_DEFAULT                     0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: DLY [14:12] */
#define BCHP_TM_LO1_PLL_CLK_CH0_DLY_MASK                           0x00007000
#define BCHP_TM_LO1_PLL_CLK_CH0_DLY_SHIFT                          12
#define BCHP_TM_LO1_PLL_CLK_CH0_DLY_DEFAULT                        0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: BYP_EN_CH [11:11] */
#define BCHP_TM_LO1_PLL_CLK_CH0_BYP_EN_CH_MASK                     0x00000800
#define BCHP_TM_LO1_PLL_CLK_CH0_BYP_EN_CH_SHIFT                    11
#define BCHP_TM_LO1_PLL_CLK_CH0_BYP_EN_CH_DEFAULT                  0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: EN_CML_CH [10:10] */
#define BCHP_TM_LO1_PLL_CLK_CH0_EN_CML_CH_MASK                     0x00000400
#define BCHP_TM_LO1_PLL_CLK_CH0_EN_CML_CH_SHIFT                    10
#define BCHP_TM_LO1_PLL_CLK_CH0_EN_CML_CH_DEFAULT                  0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: PWRUP [09:09] */
#define BCHP_TM_LO1_PLL_CLK_CH0_PWRUP_MASK                         0x00000200
#define BCHP_TM_LO1_PLL_CLK_CH0_PWRUP_SHIFT                        9
#define BCHP_TM_LO1_PLL_CLK_CH0_PWRUP_DEFAULT                      0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: EN [08:08] */
#define BCHP_TM_LO1_PLL_CLK_CH0_EN_MASK                            0x00000100
#define BCHP_TM_LO1_PLL_CLK_CH0_EN_SHIFT                           8
#define BCHP_TM_LO1_PLL_CLK_CH0_EN_DEFAULT                         0x00000000

/* TM :: LO1_PLL_CLK_CH0 :: DIV [07:00] */
#define BCHP_TM_LO1_PLL_CLK_CH0_DIV_MASK                           0x000000ff
#define BCHP_TM_LO1_PLL_CLK_CH0_DIV_SHIFT                          0
#define BCHP_TM_LO1_PLL_CLK_CH0_DIV_DEFAULT                        0x00000010

/***************************************************************************
 *LO1_PLL_CLK_CH1 - Analog PLL Clock for CH1
 ***************************************************************************/
/* TM :: LO1_PLL_CLK_CH1 :: RSVD [31:00] */
#define BCHP_TM_LO1_PLL_CLK_CH1_RSVD_MASK                          0xffffffff
#define BCHP_TM_LO1_PLL_CLK_CH1_RSVD_SHIFT                         0
#define BCHP_TM_LO1_PLL_CLK_CH1_RSVD_DEFAULT                       0x00010010

/***************************************************************************
 *LO1_PLL_CLK_CH2 - Analog PLL Clock for CH2
 ***************************************************************************/
/* TM :: LO1_PLL_CLK_CH2 :: RSVD_2 [31:00] */
#define BCHP_TM_LO1_PLL_CLK_CH2_RSVD_2_MASK                        0xffffffff
#define BCHP_TM_LO1_PLL_CLK_CH2_RSVD_2_SHIFT                       0
#define BCHP_TM_LO1_PLL_CLK_CH2_RSVD_2_DEFAULT                     0x00010010

/***************************************************************************
 *LO1_PLL_RST - Analog PLL Reset Control
 ***************************************************************************/
/* TM :: LO1_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_LO1_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_LO1_PLL_RST_RSVD_SHIFT                             2
#define BCHP_TM_LO1_PLL_RST_RSVD_DEFAULT                           0x00000000

/* TM :: LO1_PLL_RST :: POST [01:01] */
#define BCHP_TM_LO1_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_LO1_PLL_RST_POST_SHIFT                             1
#define BCHP_TM_LO1_PLL_RST_POST_DEFAULT                           0x00000000

/* TM :: LO1_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_LO1_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_LO1_PLL_RST_GLOBAL_SHIFT                           0
#define BCHP_TM_LO1_PLL_RST_GLOBAL_DEFAULT                         0x00000000

/***************************************************************************
 *LO1_PLL_DCO_CTRL - Analog PLL DCO Control
 ***************************************************************************/
/* TM :: LO1_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_LO1_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_LO1_PLL_DCO_CTRL_RSVD_SHIFT                        13
#define BCHP_TM_LO1_PLL_DCO_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: LO1_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_LO1_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_LO1_PLL_DCO_CTRL_EN_SHIFT                          12
#define BCHP_TM_LO1_PLL_DCO_CTRL_EN_DEFAULT                        0x00000000

/* TM :: LO1_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_LO1_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_LO1_PLL_DCO_CTRL_VAL_SHIFT                         0
#define BCHP_TM_LO1_PLL_DCO_CTRL_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *LO1_PLL_GAIN_CTRL - Analog PLL Gain Control
 ***************************************************************************/
/* TM :: LO1_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_2_DEFAULT                   0x00000000

/* TM :: LO1_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: LO1_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KA_SHIFT                         8
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KA_DEFAULT                       0x00000003

/* TM :: LO1_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7
#define BCHP_TM_LO1_PLL_GAIN_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: LO1_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KI_SHIFT                         4
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KI_DEFAULT                       0x00000001

/* TM :: LO1_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KP_SHIFT                         0
#define BCHP_TM_LO1_PLL_GAIN_CTRL_KP_DEFAULT                       0x00000008

/***************************************************************************
 *LO1_PLL_MISC_CTRL - Analog PLL Misc Control
 ***************************************************************************/
/* TM :: LO1_PLL_MISC_CTRL :: REFCLK_SEL [31:31] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_REFCLK_SEL_MASK                  0x80000000
#define BCHP_TM_LO1_PLL_MISC_CTRL_REFCLK_SEL_SHIFT                 31
#define BCHP_TM_LO1_PLL_MISC_CTRL_REFCLK_SEL_DEFAULT               0x00000001

/* TM :: LO1_PLL_MISC_CTRL :: CLKOUT_SEL [30:29] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_CLKOUT_SEL_MASK                  0x60000000
#define BCHP_TM_LO1_PLL_MISC_CTRL_CLKOUT_SEL_SHIFT                 29
#define BCHP_TM_LO1_PLL_MISC_CTRL_CLKOUT_SEL_DEFAULT               0x00000001

/* TM :: LO1_PLL_MISC_CTRL :: TEST_ENABLE [28:28] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_TEST_ENABLE_MASK                 0x10000000
#define BCHP_TM_LO1_PLL_MISC_CTRL_TEST_ENABLE_SHIFT                28
#define BCHP_TM_LO1_PLL_MISC_CTRL_TEST_ENABLE_DEFAULT              0x00000001

/* TM :: LO1_PLL_MISC_CTRL :: OUTPUT_DIS [27:27] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_OUTPUT_DIS_MASK                  0x08000000
#define BCHP_TM_LO1_PLL_MISC_CTRL_OUTPUT_DIS_SHIFT                 27
#define BCHP_TM_LO1_PLL_MISC_CTRL_OUTPUT_DIS_DEFAULT               0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: TEST_SEL [26:25] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_TEST_SEL_MASK                    0x06000000
#define BCHP_TM_LO1_PLL_MISC_CTRL_TEST_SEL_SHIFT                   25
#define BCHP_TM_LO1_PLL_MISC_CTRL_TEST_SEL_DEFAULT                 0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: RSVD_1 [24:22] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_RSVD_1_MASK                      0x01c00000
#define BCHP_TM_LO1_PLL_MISC_CTRL_RSVD_1_SHIFT                     22
#define BCHP_TM_LO1_PLL_MISC_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: HYST_EN [21:21] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_HYST_EN_MASK                     0x00200000
#define BCHP_TM_LO1_PLL_MISC_CTRL_HYST_EN_SHIFT                    21
#define BCHP_TM_LO1_PLL_MISC_CTRL_HYST_EN_DEFAULT                  0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: VCO_DIV2 [20:20] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x00100000
#define BCHP_TM_LO1_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   20
#define BCHP_TM_LO1_PLL_MISC_CTRL_VCO_DIV2_DEFAULT                 0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: IBOOST [19:19] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_IBOOST_MASK                      0x00080000
#define BCHP_TM_LO1_PLL_MISC_CTRL_IBOOST_SHIFT                     19
#define BCHP_TM_LO1_PLL_MISC_CTRL_IBOOST_DEFAULT                   0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: EN_REF_OUT [18:18] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00040000
#define BCHP_TM_LO1_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 18
#define BCHP_TM_LO1_PLL_MISC_CTRL_EN_REF_OUT_DEFAULT               0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: STAT_UPDATE [17:17] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_UPDATE_MASK                 0x00020000
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_UPDATE_SHIFT                17
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_UPDATE_DEFAULT              0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: STAT_SEL [16:14] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_SEL_MASK                    0x0001c000
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_SEL_SHIFT                   14
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_SEL_DEFAULT                 0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: STAT_RST [13:13] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_RST_MASK                    0x00002000
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_RST_SHIFT                   13
#define BCHP_TM_LO1_PLL_MISC_CTRL_STAT_RST_DEFAULT                 0x00000001

/* TM :: LO1_PLL_MISC_CTRL :: DCO_CTRL_BYP_EN [12:12] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_MASK             0x00001000
#define BCHP_TM_LO1_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_SHIFT            12
#define BCHP_TM_LO1_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_DEFAULT          0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: DCO_CTRL_BYP_VAL [11:04] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_MASK            0x00000ff0
#define BCHP_TM_LO1_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_SHIFT           4
#define BCHP_TM_LO1_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_DEFAULT         0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: I_CTRL_BYP_EN [03:03] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_I_CTRL_BYP_EN_MASK               0x00000008
#define BCHP_TM_LO1_PLL_MISC_CTRL_I_CTRL_BYP_EN_SHIFT              3
#define BCHP_TM_LO1_PLL_MISC_CTRL_I_CTRL_BYP_EN_DEFAULT            0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: I_CTRL_BYP_LOAD [02:02] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_MASK             0x00000004
#define BCHP_TM_LO1_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_SHIFT            2
#define BCHP_TM_LO1_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_DEFAULT          0x00000000

/* TM :: LO1_PLL_MISC_CTRL :: RSVD_0 [01:00] */
#define BCHP_TM_LO1_PLL_MISC_CTRL_RSVD_0_MASK                      0x00000003
#define BCHP_TM_LO1_PLL_MISC_CTRL_RSVD_0_SHIFT                     0
#define BCHP_TM_LO1_PLL_MISC_CTRL_RSVD_0_DEFAULT                   0x00000000

/***************************************************************************
 *LO2_PLL_PDIV - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: LO2_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_LO2_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_LO2_PLL_PDIV_RSVD_SHIFT                            4
#define BCHP_TM_LO2_PLL_PDIV_RSVD_DEFAULT                          0x00000000

/* TM :: LO2_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_LO2_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_LO2_PLL_PDIV_DIV_SHIFT                             0
#define BCHP_TM_LO2_PLL_PDIV_DIV_DEFAULT                           0x00000001

/***************************************************************************
 *LO2_PLL_NDIV_INT - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: LO2_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_LO2_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_LO2_PLL_NDIV_INT_RSVD_SHIFT                        8
#define BCHP_TM_LO2_PLL_NDIV_INT_RSVD_DEFAULT                      0x00000000

/* TM :: LO2_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_LO2_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_LO2_PLL_NDIV_INT_DIV_SHIFT                         0
#define BCHP_TM_LO2_PLL_NDIV_INT_DIV_DEFAULT                       0x0000003c

/***************************************************************************
 *LO2_PLL_NDIV_FRAC - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: LO2_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_LO2_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_LO2_PLL_NDIV_FRAC_RSVD_SHIFT                       20
#define BCHP_TM_LO2_PLL_NDIV_FRAC_RSVD_DEFAULT                     0x00000000

/* TM :: LO2_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_LO2_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_LO2_PLL_NDIV_FRAC_DIV_SHIFT                        0
#define BCHP_TM_LO2_PLL_NDIV_FRAC_DIV_DEFAULT                      0x00000000

/***************************************************************************
 *LO2_PLL_CLK_CH0 - Analog PLL Clock for CH0
 ***************************************************************************/
/* TM :: LO2_PLL_CLK_CH0 :: RSVD_2 [31:17] */
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_2_SHIFT                       17
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_2_DEFAULT                     0x00000000

/* TM :: LO2_PLL_CLK_CH0 :: LOAD_DIS [16:16] */
#define BCHP_TM_LO2_PLL_CLK_CH0_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_LO2_PLL_CLK_CH0_LOAD_DIS_SHIFT                     16
#define BCHP_TM_LO2_PLL_CLK_CH0_LOAD_DIS_DEFAULT                   0x00000001

/* TM :: LO2_PLL_CLK_CH0 :: RSVD_1 [15:15] */
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_1_MASK                        0x00008000
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_1_SHIFT                       15
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_1_DEFAULT                     0x00000000

/* TM :: LO2_PLL_CLK_CH0 :: DLY [14:12] */
#define BCHP_TM_LO2_PLL_CLK_CH0_DLY_MASK                           0x00007000
#define BCHP_TM_LO2_PLL_CLK_CH0_DLY_SHIFT                          12
#define BCHP_TM_LO2_PLL_CLK_CH0_DLY_DEFAULT                        0x00000000

/* TM :: LO2_PLL_CLK_CH0 :: RSVD_0 [11:10] */
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_0_SHIFT                       10
#define BCHP_TM_LO2_PLL_CLK_CH0_RSVD_0_DEFAULT                     0x00000000

/* TM :: LO2_PLL_CLK_CH0 :: PWRUP [09:09] */
#define BCHP_TM_LO2_PLL_CLK_CH0_PWRUP_MASK                         0x00000200
#define BCHP_TM_LO2_PLL_CLK_CH0_PWRUP_SHIFT                        9
#define BCHP_TM_LO2_PLL_CLK_CH0_PWRUP_DEFAULT                      0x00000000

/* TM :: LO2_PLL_CLK_CH0 :: EN [08:08] */
#define BCHP_TM_LO2_PLL_CLK_CH0_EN_MASK                            0x00000100
#define BCHP_TM_LO2_PLL_CLK_CH0_EN_SHIFT                           8
#define BCHP_TM_LO2_PLL_CLK_CH0_EN_DEFAULT                         0x00000000

/* TM :: LO2_PLL_CLK_CH0 :: DIV [07:00] */
#define BCHP_TM_LO2_PLL_CLK_CH0_DIV_MASK                           0x000000ff
#define BCHP_TM_LO2_PLL_CLK_CH0_DIV_SHIFT                          0
#define BCHP_TM_LO2_PLL_CLK_CH0_DIV_DEFAULT                        0x00000010

/***************************************************************************
 *LO2_PLL_CLK_CH1 - Analog PLL Clock for CH1
 ***************************************************************************/
/* TM :: LO2_PLL_CLK_CH1 :: RSVD [31:00] */
#define BCHP_TM_LO2_PLL_CLK_CH1_RSVD_MASK                          0xffffffff
#define BCHP_TM_LO2_PLL_CLK_CH1_RSVD_SHIFT                         0
#define BCHP_TM_LO2_PLL_CLK_CH1_RSVD_DEFAULT                       0x00010010

/***************************************************************************
 *LO2_PLL_CLK_CH2 - Analog PLL Clock for CH2
 ***************************************************************************/
/* TM :: LO2_PLL_CLK_CH2 :: RSVD_2 [31:00] */
#define BCHP_TM_LO2_PLL_CLK_CH2_RSVD_2_MASK                        0xffffffff
#define BCHP_TM_LO2_PLL_CLK_CH2_RSVD_2_SHIFT                       0
#define BCHP_TM_LO2_PLL_CLK_CH2_RSVD_2_DEFAULT                     0x00010010

/***************************************************************************
 *LO2_PLL_RST - Analog PLL Reset Control
 ***************************************************************************/
/* TM :: LO2_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_LO2_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_LO2_PLL_RST_RSVD_SHIFT                             2
#define BCHP_TM_LO2_PLL_RST_RSVD_DEFAULT                           0x00000000

/* TM :: LO2_PLL_RST :: POST [01:01] */
#define BCHP_TM_LO2_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_LO2_PLL_RST_POST_SHIFT                             1
#define BCHP_TM_LO2_PLL_RST_POST_DEFAULT                           0x00000000

/* TM :: LO2_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_LO2_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_LO2_PLL_RST_GLOBAL_SHIFT                           0
#define BCHP_TM_LO2_PLL_RST_GLOBAL_DEFAULT                         0x00000000

/***************************************************************************
 *LO2_PLL_DCO_CTRL - Analog PLL DCO Control
 ***************************************************************************/
/* TM :: LO2_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_LO2_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_LO2_PLL_DCO_CTRL_RSVD_SHIFT                        13
#define BCHP_TM_LO2_PLL_DCO_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: LO2_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_LO2_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_LO2_PLL_DCO_CTRL_EN_SHIFT                          12
#define BCHP_TM_LO2_PLL_DCO_CTRL_EN_DEFAULT                        0x00000000

/* TM :: LO2_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_LO2_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_LO2_PLL_DCO_CTRL_VAL_SHIFT                         0
#define BCHP_TM_LO2_PLL_DCO_CTRL_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *LO2_PLL_GAIN_CTRL - Analog PLL Gain Control
 ***************************************************************************/
/* TM :: LO2_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_2_DEFAULT                   0x00000000

/* TM :: LO2_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: LO2_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KA_SHIFT                         8
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KA_DEFAULT                       0x00000003

/* TM :: LO2_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7
#define BCHP_TM_LO2_PLL_GAIN_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: LO2_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KI_SHIFT                         4
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KI_DEFAULT                       0x00000001

/* TM :: LO2_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KP_SHIFT                         0
#define BCHP_TM_LO2_PLL_GAIN_CTRL_KP_DEFAULT                       0x00000008

/***************************************************************************
 *LO2_PLL_MISC_CTRL - Analog PLL Misc Control
 ***************************************************************************/
/* TM :: LO2_PLL_MISC_CTRL :: REFCLK_SEL [31:31] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_REFCLK_SEL_MASK                  0x80000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_REFCLK_SEL_SHIFT                 31
#define BCHP_TM_LO2_PLL_MISC_CTRL_REFCLK_SEL_DEFAULT               0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: LDO_REF_SEL [30:30] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_LDO_REF_SEL_MASK                 0x40000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_LDO_REF_SEL_SHIFT                30
#define BCHP_TM_LO2_PLL_MISC_CTRL_LDO_REF_SEL_DEFAULT              0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: POR_BYPASS [29:29] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_POR_BYPASS_MASK                  0x20000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_POR_BYPASS_SHIFT                 29
#define BCHP_TM_LO2_PLL_MISC_CTRL_POR_BYPASS_DEFAULT               0x00000001

/* TM :: LO2_PLL_MISC_CTRL :: NDIV_RELOCK [28:28] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_NDIV_RELOCK_MASK                 0x10000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_NDIV_RELOCK_SHIFT                28
#define BCHP_TM_LO2_PLL_MISC_CTRL_NDIV_RELOCK_DEFAULT              0x00000001

/* TM :: LO2_PLL_MISC_CTRL :: FAST_LOCK [27:27] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_FAST_LOCK_MASK                   0x08000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_FAST_LOCK_SHIFT                  27
#define BCHP_TM_LO2_PLL_MISC_CTRL_FAST_LOCK_DEFAULT                0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: VCO_DIV2 [26:26] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x04000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   26
#define BCHP_TM_LO2_PLL_MISC_CTRL_VCO_DIV2_DEFAULT                 0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: VCO_DLY [25:24] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_VCO_DLY_MASK                     0x03000000
#define BCHP_TM_LO2_PLL_MISC_CTRL_VCO_DLY_SHIFT                    24
#define BCHP_TM_LO2_PLL_MISC_CTRL_VCO_DLY_DEFAULT                  0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: PWM_RATE [23:22] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_PWM_RATE_MASK                    0x00c00000
#define BCHP_TM_LO2_PLL_MISC_CTRL_PWM_RATE_SHIFT                   22
#define BCHP_TM_LO2_PLL_MISC_CTRL_PWM_RATE_DEFAULT                 0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: STAT_MODE [21:20] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_MODE_MASK                   0x00300000
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_MODE_SHIFT                  20
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_MODE_DEFAULT                0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: IBOOST [19:19] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_IBOOST_MASK                      0x00080000
#define BCHP_TM_LO2_PLL_MISC_CTRL_IBOOST_SHIFT                     19
#define BCHP_TM_LO2_PLL_MISC_CTRL_IBOOST_DEFAULT                   0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: EN_REF_OUT [18:18] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00040000
#define BCHP_TM_LO2_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 18
#define BCHP_TM_LO2_PLL_MISC_CTRL_EN_REF_OUT_DEFAULT               0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: STAT_UPDATE [17:17] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_UPDATE_MASK                 0x00020000
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_UPDATE_SHIFT                17
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_UPDATE_DEFAULT              0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: STAT_SEL [16:14] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_SEL_MASK                    0x0001c000
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_SEL_SHIFT                   14
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_SEL_DEFAULT                 0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: STAT_RST [13:13] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_RST_MASK                    0x00002000
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_RST_SHIFT                   13
#define BCHP_TM_LO2_PLL_MISC_CTRL_STAT_RST_DEFAULT                 0x00000001

/* TM :: LO2_PLL_MISC_CTRL :: DCO_CTRL_BYP_EN [12:12] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_MASK             0x00001000
#define BCHP_TM_LO2_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_SHIFT            12
#define BCHP_TM_LO2_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_DEFAULT          0x00000000

/* TM :: LO2_PLL_MISC_CTRL :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_TM_LO2_PLL_MISC_CTRL_DCO_CTRL_BYPASS_MASK             0x00000fff
#define BCHP_TM_LO2_PLL_MISC_CTRL_DCO_CTRL_BYPASS_SHIFT            0
#define BCHP_TM_LO2_PLL_MISC_CTRL_DCO_CTRL_BYPASS_DEFAULT          0x00000000

/***************************************************************************
 *SYS_PLL_PDIV - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_SYS_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_SYS_PLL_PDIV_RSVD_SHIFT                            4
#define BCHP_TM_SYS_PLL_PDIV_RSVD_DEFAULT                          0x00000000

/* TM :: SYS_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_SYS_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_SYS_PLL_PDIV_DIV_SHIFT                             0
#define BCHP_TM_SYS_PLL_PDIV_DIV_DEFAULT                           0x00000002

/***************************************************************************
 *SYS_PLL_NDIV_INT - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_SHIFT                        8
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_SHIFT                         0
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_DEFAULT                       0x00000050

/***************************************************************************
 *SYS_PLL_NDIV_FRAC - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_SHIFT                       20
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_SHIFT                        0
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_DEFAULT                      0x00000000

/***************************************************************************
 *SYS_PLL_CLK_108 - System PLL Clock for 108 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_108 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_SHIFT                       17
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_DEFAULT                     0x00000000

/* TM :: SYS_PLL_CLK_108 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_SHIFT                     16
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_108 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_SHIFT                       15
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_DEFAULT                     0x00000000

/* TM :: SYS_PLL_CLK_108 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_108_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_108_DLY_SHIFT                          12
#define BCHP_TM_SYS_PLL_CLK_108_DLY_DEFAULT                        0x00000000

/* TM :: SYS_PLL_CLK_108 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_SHIFT                       10
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_DEFAULT                     0x00000000

/* TM :: SYS_PLL_CLK_108 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_SHIFT                        9
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_DEFAULT                      0x00000001

/* TM :: SYS_PLL_CLK_108 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_108_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_108_EN_SHIFT                           8
#define BCHP_TM_SYS_PLL_CLK_108_EN_DEFAULT                         0x00000001

/* TM :: SYS_PLL_CLK_108 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_108_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_108_DIV_SHIFT                          0
#define BCHP_TM_SYS_PLL_CLK_108_DIV_DEFAULT                        0x00000014

/***************************************************************************
 *SYS_PLL_CLK_MTSIF_SYS - System PLL Clock for the MTSIF system clock
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_MTSIF_SYS :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_2_MASK                  0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_2_SHIFT                 17
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_2_DEFAULT               0x00000000

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_LOAD_DIS_MASK                0x00010000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_LOAD_DIS_SHIFT               16
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_LOAD_DIS_DEFAULT             0x00000000

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_1_MASK                  0x00008000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_1_SHIFT                 15
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_1_DEFAULT               0x00000000

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_DLY_MASK                     0x00007000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_DLY_SHIFT                    12
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_DLY_DEFAULT                  0x00000000

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_0_MASK                  0x00000c00
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_0_SHIFT                 10
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_RSVD_0_DEFAULT               0x00000000

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_PWRUP_MASK                   0x00000200
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_PWRUP_SHIFT                  9
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_PWRUP_DEFAULT                0x00000001

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_EN_MASK                      0x00000100
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_EN_SHIFT                     8
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_EN_DEFAULT                   0x00000001

/* TM :: SYS_PLL_CLK_MTSIF_SYS :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_DIV_MASK                     0x000000ff
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_DIV_SHIFT                    0
#define BCHP_TM_SYS_PLL_CLK_MTSIF_SYS_DIV_DEFAULT                  0x00000008

/***************************************************************************
 *SYS_PLL_CLK_MTSIF - System PLL Clock for MTSIF
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_MASK                      0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_SHIFT                     17
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_MTSIF :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_MASK                    0x00010000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_SHIFT                   16
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_DEFAULT                 0x00000000

/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_MASK                      0x00008000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_SHIFT                     15
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_MTSIF :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_MASK                         0x00007000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_SHIFT                        12
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_DEFAULT                      0x00000000

/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_MASK                      0x00000c00
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_SHIFT                     10
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_MTSIF :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_MASK                       0x00000200
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_SHIFT                      9
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_DEFAULT                    0x00000001

/* TM :: SYS_PLL_CLK_MTSIF :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_MASK                          0x00000100
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_SHIFT                         8
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_DEFAULT                       0x00000001

/* TM :: SYS_PLL_CLK_MTSIF :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_MASK                         0x000000ff
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_SHIFT                        0
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_DEFAULT                      0x0000001a

/***************************************************************************
 *SYS_PLL_CLK_TMT - System PLL Clock for TMT
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_TMT :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_SHIFT                       17
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_DEFAULT                     0x00000000

/* TM :: SYS_PLL_CLK_TMT :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_SHIFT                     16
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_TMT :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_SHIFT                       15
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_DEFAULT                     0x00000000

/* TM :: SYS_PLL_CLK_TMT :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_SHIFT                          12
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_DEFAULT                        0x00000000

/* TM :: SYS_PLL_CLK_TMT :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_SHIFT                       10
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_DEFAULT                     0x00000000

/* TM :: SYS_PLL_CLK_TMT :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_SHIFT                        9
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_DEFAULT                      0x00000001

/* TM :: SYS_PLL_CLK_TMT :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_SHIFT                           8
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_DEFAULT                         0x00000001

/* TM :: SYS_PLL_CLK_TMT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_SHIFT                          0
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_DEFAULT                        0x0000000a

/***************************************************************************
 *SYS_PLL_CLK_AFEC - System PLL Clock for AFEC
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_AFEC :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_2_MASK                       0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_2_SHIFT                      17
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_2_DEFAULT                    0x00000000

/* TM :: SYS_PLL_CLK_AFEC :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_LOAD_DIS_MASK                     0x00010000
#define BCHP_TM_SYS_PLL_CLK_AFEC_LOAD_DIS_SHIFT                    16
#define BCHP_TM_SYS_PLL_CLK_AFEC_LOAD_DIS_DEFAULT                  0x00000000

/* TM :: SYS_PLL_CLK_AFEC :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_1_MASK                       0x00008000
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_1_SHIFT                      15
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_1_DEFAULT                    0x00000000

/* TM :: SYS_PLL_CLK_AFEC :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_DLY_MASK                          0x00007000
#define BCHP_TM_SYS_PLL_CLK_AFEC_DLY_SHIFT                         12
#define BCHP_TM_SYS_PLL_CLK_AFEC_DLY_DEFAULT                       0x00000000

/* TM :: SYS_PLL_CLK_AFEC :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_0_MASK                       0x00000c00
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_0_SHIFT                      10
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_0_DEFAULT                    0x00000000

/* TM :: SYS_PLL_CLK_AFEC :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_PWRUP_MASK                        0x00000200
#define BCHP_TM_SYS_PLL_CLK_AFEC_PWRUP_SHIFT                       9
#define BCHP_TM_SYS_PLL_CLK_AFEC_PWRUP_DEFAULT                     0x00000001

/* TM :: SYS_PLL_CLK_AFEC :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_EN_MASK                           0x00000100
#define BCHP_TM_SYS_PLL_CLK_AFEC_EN_SHIFT                          8
#define BCHP_TM_SYS_PLL_CLK_AFEC_EN_DEFAULT                        0x00000001

/* TM :: SYS_PLL_CLK_AFEC :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL_CLK_AFEC_DIV_SHIFT                         0
#define BCHP_TM_SYS_PLL_CLK_AFEC_DIV_DEFAULT                       0x00000005

/***************************************************************************
 *SYS_PLL_CLK_TURBO - System PLL Clock for TURBO
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_TURBO :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_2_MASK                      0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_2_SHIFT                     17
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_2_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_TURBO :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_LOAD_DIS_MASK                    0x00010000
#define BCHP_TM_SYS_PLL_CLK_TURBO_LOAD_DIS_SHIFT                   16
#define BCHP_TM_SYS_PLL_CLK_TURBO_LOAD_DIS_DEFAULT                 0x00000000

/* TM :: SYS_PLL_CLK_TURBO :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_1_MASK                      0x00008000
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_1_SHIFT                     15
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_1_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_TURBO :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_DLY_MASK                         0x00007000
#define BCHP_TM_SYS_PLL_CLK_TURBO_DLY_SHIFT                        12
#define BCHP_TM_SYS_PLL_CLK_TURBO_DLY_DEFAULT                      0x00000000

/* TM :: SYS_PLL_CLK_TURBO :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_0_MASK                      0x00000c00
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_0_SHIFT                     10
#define BCHP_TM_SYS_PLL_CLK_TURBO_RSVD_0_DEFAULT                   0x00000000

/* TM :: SYS_PLL_CLK_TURBO :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_PWRUP_MASK                       0x00000200
#define BCHP_TM_SYS_PLL_CLK_TURBO_PWRUP_SHIFT                      9
#define BCHP_TM_SYS_PLL_CLK_TURBO_PWRUP_DEFAULT                    0x00000001

/* TM :: SYS_PLL_CLK_TURBO :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_EN_MASK                          0x00000100
#define BCHP_TM_SYS_PLL_CLK_TURBO_EN_SHIFT                         8
#define BCHP_TM_SYS_PLL_CLK_TURBO_EN_DEFAULT                       0x00000001

/* TM :: SYS_PLL_CLK_TURBO :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_TURBO_DIV_MASK                         0x000000ff
#define BCHP_TM_SYS_PLL_CLK_TURBO_DIV_SHIFT                        0
#define BCHP_TM_SYS_PLL_CLK_TURBO_DIV_DEFAULT                      0x00000009

/***************************************************************************
 *SYS_PLL_RST - System PLL Reset Control
 ***************************************************************************/
/* TM :: SYS_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_SYS_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_SYS_PLL_RST_RSVD_SHIFT                             2
#define BCHP_TM_SYS_PLL_RST_RSVD_DEFAULT                           0x00000000

/* TM :: SYS_PLL_RST :: POST [01:01] */
#define BCHP_TM_SYS_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_SYS_PLL_RST_POST_SHIFT                             1
#define BCHP_TM_SYS_PLL_RST_POST_DEFAULT                           0x00000000

/* TM :: SYS_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_SYS_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_SYS_PLL_RST_GLOBAL_SHIFT                           0
#define BCHP_TM_SYS_PLL_RST_GLOBAL_DEFAULT                         0x00000000

/***************************************************************************
 *SYS_PLL_DCO_CTRL - System PLL DCO Control
 ***************************************************************************/
/* TM :: SYS_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_SHIFT                        13
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_SHIFT                          12
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_SHIFT                         0
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *SYS_PLL_FB_CTRL - System PLL Feedback Control
 ***************************************************************************/
/* TM :: SYS_PLL_FB_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_MASK                          0xffffe000
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_SHIFT                         13
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_DEFAULT                       0x00000000

/* TM :: SYS_PLL_FB_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_MASK                            0x00001000
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_SHIFT                           12
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_DEFAULT                         0x00000000

/* TM :: SYS_PLL_FB_CTRL :: OFFSET [11:00] */
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_MASK                        0x00000fff
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_SHIFT                       0
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_DEFAULT                     0x00000000

/***************************************************************************
 *SYS_PLL_SS_CTRL - System PLL Spread Spectrum Control
 ***************************************************************************/
/* TM :: SYS_PLL_SS_CTRL :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_MASK                          0xfffe0000
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_SHIFT                         17
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_DEFAULT                       0x00000000

/* TM :: SYS_PLL_SS_CTRL :: EN [16:16] */
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_MASK                            0x00010000
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_SHIFT                           16
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_DEFAULT                         0x00000000

/* TM :: SYS_PLL_SS_CTRL :: STEP_SIZE [15:00] */
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_MASK                     0x0000ffff
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_SHIFT                    0
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_DEFAULT                  0x00000000

/***************************************************************************
 *SYS_PLL_SS_LIMIT - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* TM :: SYS_PLL_SS_LIMIT :: RSVD [31:26] */
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_MASK                         0xfc000000
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_SHIFT                        26
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL_SS_LIMIT :: LIMIT [25:00] */
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_MASK                        0x03ffffff
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_SHIFT                       0
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_DEFAULT                     0x00000000

/***************************************************************************
 *SYS_PLL_GAIN_CTRL - System PLL Gain Control
 ***************************************************************************/
/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_DEFAULT                   0x00000000

/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: SYS_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_SHIFT                         8
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_DEFAULT                       0x00000001

/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: SYS_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_SHIFT                         4
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_DEFAULT                       0x00000002

/* TM :: SYS_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_SHIFT                         0
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_DEFAULT                       0x0000000a

/***************************************************************************
 *SYS_PLL_MISC_CTRL - System PLL Misc Control
 ***************************************************************************/
/* TM :: SYS_PLL_MISC_CTRL :: RSVD_1 [31:12] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_MASK                      0xfffff000
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_SHIFT                     12
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: RSVD_0 [11:11] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_MASK                      0x00000800
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_SHIFT                     11
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: REFCLK_SEL [10:10] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_REFCLK_SEL_MASK                  0x00000400
#define BCHP_TM_SYS_PLL_MISC_CTRL_REFCLK_SEL_SHIFT                 10
#define BCHP_TM_SYS_PLL_MISC_CTRL_REFCLK_SEL_DEFAULT               0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: NDIV_RELOCK [09:09] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_MASK                 0x00000200
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_SHIFT                9
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_DEFAULT              0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: FAST_LOCK [08:08] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_MASK                   0x00000100
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_SHIFT                  8
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_DEFAULT                0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: PWM_RATE [07:06] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_MASK                    0x000000c0
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_SHIFT                   6
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_DEFAULT                 0x00000002

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DLY [05:04] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_MASK                     0x00000030
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_SHIFT                    4
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_DEFAULT                  0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DIV2 [03:03] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x00000008
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   3
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_DEFAULT                 0x00000001

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DIV2_POST [02:02] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_MASK               0x00000004
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_SHIFT              2
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_DEFAULT            0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: AUX [01:01] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_MASK                         0x00000002
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_SHIFT                        1
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_DEFAULT                      0x00000000

/* TM :: SYS_PLL_MISC_CTRL :: EN_REF_OUT [00:00] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00000001
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 0
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_DEFAULT               0x00000000

/***************************************************************************
 *OSC_CLK_EN - XTAL Oscillator Clock Enable Register
 ***************************************************************************/
/* TM :: OSC_CLK_EN :: RSVD_2 [31:13] */
#define BCHP_TM_OSC_CLK_EN_RSVD_2_MASK                             0xffffe000
#define BCHP_TM_OSC_CLK_EN_RSVD_2_SHIFT                            13
#define BCHP_TM_OSC_CLK_EN_RSVD_2_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: DIV2_EN [12:12] */
#define BCHP_TM_OSC_CLK_EN_DIV2_EN_MASK                            0x00001000
#define BCHP_TM_OSC_CLK_EN_DIV2_EN_SHIFT                           12
#define BCHP_TM_OSC_CLK_EN_DIV2_EN_DEFAULT                         0x00000000

/* TM :: OSC_CLK_EN :: RSVD_1 [11:10] */
#define BCHP_TM_OSC_CLK_EN_RSVD_1_MASK                             0x00000c00
#define BCHP_TM_OSC_CLK_EN_RSVD_1_SHIFT                            10
#define BCHP_TM_OSC_CLK_EN_RSVD_1_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CML_3 [09:09] */
#define BCHP_TM_OSC_CLK_EN_CML_3_MASK                              0x00000200
#define BCHP_TM_OSC_CLK_EN_CML_3_SHIFT                             9
#define BCHP_TM_OSC_CLK_EN_CML_3_DEFAULT                           0x00000000

/* TM :: OSC_CLK_EN :: CML_2 [08:08] */
#define BCHP_TM_OSC_CLK_EN_CML_2_MASK                              0x00000100
#define BCHP_TM_OSC_CLK_EN_CML_2_SHIFT                             8
#define BCHP_TM_OSC_CLK_EN_CML_2_DEFAULT                           0x00000000

/* TM :: OSC_CLK_EN :: CML_1 [07:07] */
#define BCHP_TM_OSC_CLK_EN_CML_1_MASK                              0x00000080
#define BCHP_TM_OSC_CLK_EN_CML_1_SHIFT                             7
#define BCHP_TM_OSC_CLK_EN_CML_1_DEFAULT                           0x00000001

/* TM :: OSC_CLK_EN :: CML_0 [06:06] */
#define BCHP_TM_OSC_CLK_EN_CML_0_MASK                              0x00000040
#define BCHP_TM_OSC_CLK_EN_CML_0_SHIFT                             6
#define BCHP_TM_OSC_CLK_EN_CML_0_DEFAULT                           0x00000000

/* TM :: OSC_CLK_EN :: CMOS_5 [05:05] */
#define BCHP_TM_OSC_CLK_EN_CMOS_5_MASK                             0x00000020
#define BCHP_TM_OSC_CLK_EN_CMOS_5_SHIFT                            5
#define BCHP_TM_OSC_CLK_EN_CMOS_5_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CMOS_4 [04:04] */
#define BCHP_TM_OSC_CLK_EN_CMOS_4_MASK                             0x00000010
#define BCHP_TM_OSC_CLK_EN_CMOS_4_SHIFT                            4
#define BCHP_TM_OSC_CLK_EN_CMOS_4_DEFAULT                          0x00000001

/* TM :: OSC_CLK_EN :: CMOS_3 [03:03] */
#define BCHP_TM_OSC_CLK_EN_CMOS_3_MASK                             0x00000008
#define BCHP_TM_OSC_CLK_EN_CMOS_3_SHIFT                            3
#define BCHP_TM_OSC_CLK_EN_CMOS_3_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CMOS_2 [02:02] */
#define BCHP_TM_OSC_CLK_EN_CMOS_2_MASK                             0x00000004
#define BCHP_TM_OSC_CLK_EN_CMOS_2_SHIFT                            2
#define BCHP_TM_OSC_CLK_EN_CMOS_2_DEFAULT                          0x00000001

/* TM :: OSC_CLK_EN :: CMOS_1 [01:01] */
#define BCHP_TM_OSC_CLK_EN_CMOS_1_MASK                             0x00000002
#define BCHP_TM_OSC_CLK_EN_CMOS_1_SHIFT                            1
#define BCHP_TM_OSC_CLK_EN_CMOS_1_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CMOS_WBADC [00:00] */
#define BCHP_TM_OSC_CLK_EN_CMOS_WBADC_MASK                         0x00000001
#define BCHP_TM_OSC_CLK_EN_CMOS_WBADC_SHIFT                        0
#define BCHP_TM_OSC_CLK_EN_CMOS_WBADC_DEFAULT                      0x00000001

/***************************************************************************
 *REG_CLK_EN - Register Clock Enable Register
 ***************************************************************************/
/* TM :: REG_CLK_EN :: RSVD_4 [31:19] */
#define BCHP_TM_REG_CLK_EN_RSVD_4_MASK                             0xfff80000
#define BCHP_TM_REG_CLK_EN_RSVD_4_SHIFT                            19
#define BCHP_TM_REG_CLK_EN_RSVD_4_DEFAULT                          0x00000000

/* TM :: REG_CLK_EN :: RSVD_3 [18:18] */
#define BCHP_TM_REG_CLK_EN_RSVD_3_MASK                             0x00040000
#define BCHP_TM_REG_CLK_EN_RSVD_3_SHIFT                            18
#define BCHP_TM_REG_CLK_EN_RSVD_3_DEFAULT                          0x00000000

/* TM :: REG_CLK_EN :: RSVD_2 [17:17] */
#define BCHP_TM_REG_CLK_EN_RSVD_2_MASK                             0x00020000
#define BCHP_TM_REG_CLK_EN_RSVD_2_SHIFT                            17
#define BCHP_TM_REG_CLK_EN_RSVD_2_DEFAULT                          0x00000000

/* TM :: REG_CLK_EN :: AIF_MDAC_CAL [16:16] */
#define BCHP_TM_REG_CLK_EN_AIF_MDAC_CAL_MASK                       0x00010000
#define BCHP_TM_REG_CLK_EN_AIF_MDAC_CAL_SHIFT                      16
#define BCHP_TM_REG_CLK_EN_AIF_MDAC_CAL_DEFAULT                    0x00000001

/* TM :: REG_CLK_EN :: AIF3 [15:15] */
#define BCHP_TM_REG_CLK_EN_AIF3_MASK                               0x00008000
#define BCHP_TM_REG_CLK_EN_AIF3_SHIFT                              15
#define BCHP_TM_REG_CLK_EN_AIF3_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: AIF2 [14:14] */
#define BCHP_TM_REG_CLK_EN_AIF2_MASK                               0x00004000
#define BCHP_TM_REG_CLK_EN_AIF2_SHIFT                              14
#define BCHP_TM_REG_CLK_EN_AIF2_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: AIF1 [13:13] */
#define BCHP_TM_REG_CLK_EN_AIF1_MASK                               0x00002000
#define BCHP_TM_REG_CLK_EN_AIF1_SHIFT                              13
#define BCHP_TM_REG_CLK_EN_AIF1_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: AIF0 [12:12] */
#define BCHP_TM_REG_CLK_EN_AIF0_MASK                               0x00001000
#define BCHP_TM_REG_CLK_EN_AIF0_SHIFT                              12
#define BCHP_TM_REG_CLK_EN_AIF0_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP7 [11:11] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP7_MASK                           0x00000800
#define BCHP_TM_REG_CLK_EN_SDS_TOP7_SHIFT                          11
#define BCHP_TM_REG_CLK_EN_SDS_TOP7_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP6 [10:10] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP6_MASK                           0x00000400
#define BCHP_TM_REG_CLK_EN_SDS_TOP6_SHIFT                          10
#define BCHP_TM_REG_CLK_EN_SDS_TOP6_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP5 [09:09] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP5_MASK                           0x00000200
#define BCHP_TM_REG_CLK_EN_SDS_TOP5_SHIFT                          9
#define BCHP_TM_REG_CLK_EN_SDS_TOP5_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP4 [08:08] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP4_MASK                           0x00000100
#define BCHP_TM_REG_CLK_EN_SDS_TOP4_SHIFT                          8
#define BCHP_TM_REG_CLK_EN_SDS_TOP4_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP3 [07:07] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP3_MASK                           0x00000080
#define BCHP_TM_REG_CLK_EN_SDS_TOP3_SHIFT                          7
#define BCHP_TM_REG_CLK_EN_SDS_TOP3_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP2 [06:06] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP2_MASK                           0x00000040
#define BCHP_TM_REG_CLK_EN_SDS_TOP2_SHIFT                          6
#define BCHP_TM_REG_CLK_EN_SDS_TOP2_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP1 [05:05] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP1_MASK                           0x00000020
#define BCHP_TM_REG_CLK_EN_SDS_TOP1_SHIFT                          5
#define BCHP_TM_REG_CLK_EN_SDS_TOP1_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: SDS_TOP0 [04:04] */
#define BCHP_TM_REG_CLK_EN_SDS_TOP0_MASK                           0x00000010
#define BCHP_TM_REG_CLK_EN_SDS_TOP0_SHIFT                          4
#define BCHP_TM_REG_CLK_EN_SDS_TOP0_DEFAULT                        0x00000001

/* TM :: REG_CLK_EN :: RSVD_1 [03:03] */
#define BCHP_TM_REG_CLK_EN_RSVD_1_MASK                             0x00000008
#define BCHP_TM_REG_CLK_EN_RSVD_1_SHIFT                            3
#define BCHP_TM_REG_CLK_EN_RSVD_1_DEFAULT                          0x00000000

/* TM :: REG_CLK_EN :: FSK [02:02] */
#define BCHP_TM_REG_CLK_EN_FSK_MASK                                0x00000004
#define BCHP_TM_REG_CLK_EN_FSK_SHIFT                               2
#define BCHP_TM_REG_CLK_EN_FSK_DEFAULT                             0x00000001

/* TM :: REG_CLK_EN :: CHAN [01:01] */
#define BCHP_TM_REG_CLK_EN_CHAN_MASK                               0x00000002
#define BCHP_TM_REG_CLK_EN_CHAN_SHIFT                              1
#define BCHP_TM_REG_CLK_EN_CHAN_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: RSVD_0 [00:00] */
#define BCHP_TM_REG_CLK_EN_RSVD_0_MASK                             0x00000001
#define BCHP_TM_REG_CLK_EN_RSVD_0_SHIFT                            0
#define BCHP_TM_REG_CLK_EN_RSVD_0_DEFAULT                          0x00000000

/***************************************************************************
 *SYS_CLK_EN - System Clock Enable Register
 ***************************************************************************/
/* TM :: SYS_CLK_EN :: TURBO7 [31:31] */
#define BCHP_TM_SYS_CLK_EN_TURBO7_MASK                             0x80000000
#define BCHP_TM_SYS_CLK_EN_TURBO7_SHIFT                            31
#define BCHP_TM_SYS_CLK_EN_TURBO7_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO6 [30:30] */
#define BCHP_TM_SYS_CLK_EN_TURBO6_MASK                             0x40000000
#define BCHP_TM_SYS_CLK_EN_TURBO6_SHIFT                            30
#define BCHP_TM_SYS_CLK_EN_TURBO6_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO5 [29:29] */
#define BCHP_TM_SYS_CLK_EN_TURBO5_MASK                             0x20000000
#define BCHP_TM_SYS_CLK_EN_TURBO5_SHIFT                            29
#define BCHP_TM_SYS_CLK_EN_TURBO5_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO4 [28:28] */
#define BCHP_TM_SYS_CLK_EN_TURBO4_MASK                             0x10000000
#define BCHP_TM_SYS_CLK_EN_TURBO4_SHIFT                            28
#define BCHP_TM_SYS_CLK_EN_TURBO4_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO3 [27:27] */
#define BCHP_TM_SYS_CLK_EN_TURBO3_MASK                             0x08000000
#define BCHP_TM_SYS_CLK_EN_TURBO3_SHIFT                            27
#define BCHP_TM_SYS_CLK_EN_TURBO3_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO2 [26:26] */
#define BCHP_TM_SYS_CLK_EN_TURBO2_MASK                             0x04000000
#define BCHP_TM_SYS_CLK_EN_TURBO2_SHIFT                            26
#define BCHP_TM_SYS_CLK_EN_TURBO2_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO1 [25:25] */
#define BCHP_TM_SYS_CLK_EN_TURBO1_MASK                             0x02000000
#define BCHP_TM_SYS_CLK_EN_TURBO1_SHIFT                            25
#define BCHP_TM_SYS_CLK_EN_TURBO1_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: TURBO0 [24:24] */
#define BCHP_TM_SYS_CLK_EN_TURBO0_MASK                             0x01000000
#define BCHP_TM_SYS_CLK_EN_TURBO0_SHIFT                            24
#define BCHP_TM_SYS_CLK_EN_TURBO0_DEFAULT                          0x00000001

/* TM :: SYS_CLK_EN :: RSVD [23:23] */
#define BCHP_TM_SYS_CLK_EN_RSVD_MASK                               0x00800000
#define BCHP_TM_SYS_CLK_EN_RSVD_SHIFT                              23
#define BCHP_TM_SYS_CLK_EN_RSVD_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS7 [22:22] */
#define BCHP_TM_SYS_CLK_EN_SDS7_MASK                               0x00400000
#define BCHP_TM_SYS_CLK_EN_SDS7_SHIFT                              22
#define BCHP_TM_SYS_CLK_EN_SDS7_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS6 [21:21] */
#define BCHP_TM_SYS_CLK_EN_SDS6_MASK                               0x00200000
#define BCHP_TM_SYS_CLK_EN_SDS6_SHIFT                              21
#define BCHP_TM_SYS_CLK_EN_SDS6_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS5 [20:20] */
#define BCHP_TM_SYS_CLK_EN_SDS5_MASK                               0x00100000
#define BCHP_TM_SYS_CLK_EN_SDS5_SHIFT                              20
#define BCHP_TM_SYS_CLK_EN_SDS5_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS4 [19:19] */
#define BCHP_TM_SYS_CLK_EN_SDS4_MASK                               0x00080000
#define BCHP_TM_SYS_CLK_EN_SDS4_SHIFT                              19
#define BCHP_TM_SYS_CLK_EN_SDS4_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS3 [18:18] */
#define BCHP_TM_SYS_CLK_EN_SDS3_MASK                               0x00040000
#define BCHP_TM_SYS_CLK_EN_SDS3_SHIFT                              18
#define BCHP_TM_SYS_CLK_EN_SDS3_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS2 [17:17] */
#define BCHP_TM_SYS_CLK_EN_SDS2_MASK                               0x00020000
#define BCHP_TM_SYS_CLK_EN_SDS2_SHIFT                              17
#define BCHP_TM_SYS_CLK_EN_SDS2_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS1 [16:16] */
#define BCHP_TM_SYS_CLK_EN_SDS1_MASK                               0x00010000
#define BCHP_TM_SYS_CLK_EN_SDS1_SHIFT                              16
#define BCHP_TM_SYS_CLK_EN_SDS1_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: SDS0 [15:15] */
#define BCHP_TM_SYS_CLK_EN_SDS0_MASK                               0x00008000
#define BCHP_TM_SYS_CLK_EN_SDS0_SHIFT                              15
#define BCHP_TM_SYS_CLK_EN_SDS0_DEFAULT                            0x00000001

/* TM :: SYS_CLK_EN :: AFEC7 [14:14] */
#define BCHP_TM_SYS_CLK_EN_AFEC7_MASK                              0x00004000
#define BCHP_TM_SYS_CLK_EN_AFEC7_SHIFT                             14
#define BCHP_TM_SYS_CLK_EN_AFEC7_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC6 [13:13] */
#define BCHP_TM_SYS_CLK_EN_AFEC6_MASK                              0x00002000
#define BCHP_TM_SYS_CLK_EN_AFEC6_SHIFT                             13
#define BCHP_TM_SYS_CLK_EN_AFEC6_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC5 [12:12] */
#define BCHP_TM_SYS_CLK_EN_AFEC5_MASK                              0x00001000
#define BCHP_TM_SYS_CLK_EN_AFEC5_SHIFT                             12
#define BCHP_TM_SYS_CLK_EN_AFEC5_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC4 [11:11] */
#define BCHP_TM_SYS_CLK_EN_AFEC4_MASK                              0x00000800
#define BCHP_TM_SYS_CLK_EN_AFEC4_SHIFT                             11
#define BCHP_TM_SYS_CLK_EN_AFEC4_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC3 [10:10] */
#define BCHP_TM_SYS_CLK_EN_AFEC3_MASK                              0x00000400
#define BCHP_TM_SYS_CLK_EN_AFEC3_SHIFT                             10
#define BCHP_TM_SYS_CLK_EN_AFEC3_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC2 [09:09] */
#define BCHP_TM_SYS_CLK_EN_AFEC2_MASK                              0x00000200
#define BCHP_TM_SYS_CLK_EN_AFEC2_SHIFT                             9
#define BCHP_TM_SYS_CLK_EN_AFEC2_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC1 [08:08] */
#define BCHP_TM_SYS_CLK_EN_AFEC1_MASK                              0x00000100
#define BCHP_TM_SYS_CLK_EN_AFEC1_SHIFT                             8
#define BCHP_TM_SYS_CLK_EN_AFEC1_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: AFEC0 [07:07] */
#define BCHP_TM_SYS_CLK_EN_AFEC0_MASK                              0x00000080
#define BCHP_TM_SYS_CLK_EN_AFEC0_SHIFT                             7
#define BCHP_TM_SYS_CLK_EN_AFEC0_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: FSK [06:06] */
#define BCHP_TM_SYS_CLK_EN_FSK_MASK                                0x00000040
#define BCHP_TM_SYS_CLK_EN_FSK_SHIFT                               6
#define BCHP_TM_SYS_CLK_EN_FSK_DEFAULT                             0x00000001

/* TM :: SYS_CLK_EN :: OTP_9 [05:05] */
#define BCHP_TM_SYS_CLK_EN_OTP_9_MASK                              0x00000020
#define BCHP_TM_SYS_CLK_EN_OTP_9_SHIFT                             5
#define BCHP_TM_SYS_CLK_EN_OTP_9_DEFAULT                           0x00000001

/* TM :: SYS_CLK_EN :: LEAP_27 [04:04] */
#define BCHP_TM_SYS_CLK_EN_LEAP_27_MASK                            0x00000010
#define BCHP_TM_SYS_CLK_EN_LEAP_27_SHIFT                           4
#define BCHP_TM_SYS_CLK_EN_LEAP_27_DEFAULT                         0x00000001

/* TM :: SYS_CLK_EN :: PERIPH_27 [03:03] */
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_MASK                          0x00000008
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_SHIFT                         3
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_DEFAULT                       0x00000001

/* TM :: SYS_CLK_EN :: TMT_216 [02:02] */
#define BCHP_TM_SYS_CLK_EN_TMT_216_MASK                            0x00000004
#define BCHP_TM_SYS_CLK_EN_TMT_216_SHIFT                           2
#define BCHP_TM_SYS_CLK_EN_TMT_216_DEFAULT                         0x00000001

/* TM :: SYS_CLK_EN :: MTSIF_SYS [01:01] */
#define BCHP_TM_SYS_CLK_EN_MTSIF_SYS_MASK                          0x00000002
#define BCHP_TM_SYS_CLK_EN_MTSIF_SYS_SHIFT                         1
#define BCHP_TM_SYS_CLK_EN_MTSIF_SYS_DEFAULT                       0x00000001

/* TM :: SYS_CLK_EN :: MTSIF_XMT [00:00] */
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_MASK                          0x00000001
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_SHIFT                         0
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_DEFAULT                       0x00000001

/***************************************************************************
 *TEST_MODE - Test Mode Control Register
 ***************************************************************************/
/* TM :: TEST_MODE :: RSVD [31:00] */
#define BCHP_TM_TEST_MODE_RSVD_MASK                                0xffffffff
#define BCHP_TM_TEST_MODE_RSVD_SHIFT                               0
#define BCHP_TM_TEST_MODE_RSVD_DEFAULT                             0x00000000

/***************************************************************************
 *TEST_MISC2 - Test Misc2 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC2 :: RSVD [31:00] */
#define BCHP_TM_TEST_MISC2_RSVD_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC2_RSVD_SHIFT                              0
#define BCHP_TM_TEST_MISC2_RSVD_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC1 - Test Misc1 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC1 :: RSVD [31:00] */
#define BCHP_TM_TEST_MISC1_RSVD_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC1_RSVD_SHIFT                              0
#define BCHP_TM_TEST_MISC1_RSVD_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC0 - Test Misc0 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC0 :: RSVD [31:00] */
#define BCHP_TM_TEST_MISC0_RSVD_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC0_RSVD_SHIFT                              0
#define BCHP_TM_TEST_MISC0_RSVD_DEFAULT                            0x00000000

/***************************************************************************
 *MTSIF0_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF0_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_MTSIF0_CTRL_RSVD_1_MASK                            0xffffff00
#define BCHP_TM_MTSIF0_CTRL_RSVD_1_SHIFT                           8
#define BCHP_TM_MTSIF0_CTRL_RSVD_1_DEFAULT                         0x00000000

/* TM :: MTSIF0_CTRL :: RSVD_0 [07:05] */
#define BCHP_TM_MTSIF0_CTRL_RSVD_0_MASK                            0x000000e0
#define BCHP_TM_MTSIF0_CTRL_RSVD_0_SHIFT                           5
#define BCHP_TM_MTSIF0_CTRL_RSVD_0_DEFAULT                         0x00000000

/* TM :: MTSIF0_CTRL :: BYP_TMUX [04:04] */
#define BCHP_TM_MTSIF0_CTRL_BYP_TMUX_MASK                          0x00000010
#define BCHP_TM_MTSIF0_CTRL_BYP_TMUX_SHIFT                         4
#define BCHP_TM_MTSIF0_CTRL_BYP_TMUX_DEFAULT                       0x00000000

/* TM :: MTSIF0_CTRL :: SLEW [03:03] */
#define BCHP_TM_MTSIF0_CTRL_SLEW_MASK                              0x00000008
#define BCHP_TM_MTSIF0_CTRL_SLEW_SHIFT                             3
#define BCHP_TM_MTSIF0_CTRL_SLEW_DEFAULT                           0x00000000

/* TM :: MTSIF0_CTRL :: EN_AMP [02:02] */
#define BCHP_TM_MTSIF0_CTRL_EN_AMP_MASK                            0x00000004
#define BCHP_TM_MTSIF0_CTRL_EN_AMP_SHIFT                           2
#define BCHP_TM_MTSIF0_CTRL_EN_AMP_DEFAULT                         0x00000000

/* TM :: MTSIF0_CTRL :: DRIVE_MODE [01:00] */
#define BCHP_TM_MTSIF0_CTRL_DRIVE_MODE_MASK                        0x00000003
#define BCHP_TM_MTSIF0_CTRL_DRIVE_MODE_SHIFT                       0
#define BCHP_TM_MTSIF0_CTRL_DRIVE_MODE_DEFAULT                     0x00000000

/***************************************************************************
 *MTSIF1_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF1_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_MTSIF1_CTRL_RSVD_1_MASK                            0xffffff00
#define BCHP_TM_MTSIF1_CTRL_RSVD_1_SHIFT                           8
#define BCHP_TM_MTSIF1_CTRL_RSVD_1_DEFAULT                         0x00000000

/* TM :: MTSIF1_CTRL :: RSVD_0 [07:05] */
#define BCHP_TM_MTSIF1_CTRL_RSVD_0_MASK                            0x000000e0
#define BCHP_TM_MTSIF1_CTRL_RSVD_0_SHIFT                           5
#define BCHP_TM_MTSIF1_CTRL_RSVD_0_DEFAULT                         0x00000000

/* TM :: MTSIF1_CTRL :: BYP_TMUX [04:04] */
#define BCHP_TM_MTSIF1_CTRL_BYP_TMUX_MASK                          0x00000010
#define BCHP_TM_MTSIF1_CTRL_BYP_TMUX_SHIFT                         4
#define BCHP_TM_MTSIF1_CTRL_BYP_TMUX_DEFAULT                       0x00000000

/* TM :: MTSIF1_CTRL :: SLEW [03:03] */
#define BCHP_TM_MTSIF1_CTRL_SLEW_MASK                              0x00000008
#define BCHP_TM_MTSIF1_CTRL_SLEW_SHIFT                             3
#define BCHP_TM_MTSIF1_CTRL_SLEW_DEFAULT                           0x00000000

/* TM :: MTSIF1_CTRL :: EN_AMP [02:02] */
#define BCHP_TM_MTSIF1_CTRL_EN_AMP_MASK                            0x00000004
#define BCHP_TM_MTSIF1_CTRL_EN_AMP_SHIFT                           2
#define BCHP_TM_MTSIF1_CTRL_EN_AMP_DEFAULT                         0x00000000

/* TM :: MTSIF1_CTRL :: DRIVE_MODE [01:00] */
#define BCHP_TM_MTSIF1_CTRL_DRIVE_MODE_MASK                        0x00000003
#define BCHP_TM_MTSIF1_CTRL_DRIVE_MODE_SHIFT                       0
#define BCHP_TM_MTSIF1_CTRL_DRIVE_MODE_DEFAULT                     0x00000000

/***************************************************************************
 *MTSIF_GPO_EN - MTSIF GPO Enable Control Register
 ***************************************************************************/
/* TM :: MTSIF_GPO_EN :: RSVD [31:22] */
#define BCHP_TM_MTSIF_GPO_EN_RSVD_MASK                             0xffc00000
#define BCHP_TM_MTSIF_GPO_EN_RSVD_SHIFT                            22
#define BCHP_TM_MTSIF_GPO_EN_RSVD_DEFAULT                          0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_CLK [21:21] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_CLK_MASK                       0x00200000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_CLK_SHIFT                      21
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_CLK_DEFAULT                    0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_SYNC [20:20] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_SYNC_MASK                      0x00100000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_SYNC_SHIFT                     20
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_SYNC_DEFAULT                   0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_7 [19:19] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_7_MASK                    0x00080000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_7_SHIFT                   19
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_7_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_6 [18:18] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_6_MASK                    0x00040000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_6_SHIFT                   18
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_6_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_5 [17:17] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_5_MASK                    0x00020000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_5_SHIFT                   17
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_5_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_4 [16:16] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_4_MASK                    0x00010000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_4_SHIFT                   16
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_4_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_3 [15:15] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_3_MASK                    0x00008000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_3_SHIFT                   15
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_3_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_2 [14:14] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_2_MASK                    0x00004000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_2_SHIFT                   14
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_2_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_1 [13:13] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_1_MASK                    0x00002000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_1_SHIFT                   13
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_1_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_0 [12:12] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_0_MASK                    0x00001000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_0_SHIFT                   12
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_0_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF_ATS_RESET [11:11] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_RESET_MASK                  0x00000800
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_RESET_SHIFT                 11
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_RESET_DEFAULT               0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF_ATS_INC [10:10] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_MASK                    0x00000400
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_SHIFT                   10
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_CLK [09:09] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_CLK_MASK                       0x00000200
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_CLK_SHIFT                      9
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_CLK_DEFAULT                    0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_SYNC [08:08] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_SYNC_MASK                      0x00000100
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_SYNC_SHIFT                     8
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_SYNC_DEFAULT                   0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_7_MASK                    0x00000080
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_7_SHIFT                   7
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_7_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_6_MASK                    0x00000040
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_6_SHIFT                   6
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_6_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_5_MASK                    0x00000020
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_5_SHIFT                   5
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_5_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_4_MASK                    0x00000010
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_4_SHIFT                   4
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_4_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_3_MASK                    0x00000008
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_3_SHIFT                   3
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_3_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_2_MASK                    0x00000004
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_2_SHIFT                   2
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_2_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_1_MASK                    0x00000002
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_1_SHIFT                   1
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_1_DEFAULT                 0x00000000

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_0_MASK                    0x00000001
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_0_SHIFT                   0
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_0_DEFAULT                 0x00000000

/***************************************************************************
 *MTSIF_GPO_VAL - MTSIF GPO Value Control Register
 ***************************************************************************/
/* TM :: MTSIF_GPO_VAL :: RSVD [31:22] */
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_MASK                            0xffc00000
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_SHIFT                           22
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_DEFAULT                         0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_CLK [21:21] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_CLK_MASK                      0x00200000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_CLK_SHIFT                     21
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_CLK_DEFAULT                   0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_SYNC [20:20] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_SYNC_MASK                     0x00100000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_SYNC_SHIFT                    20
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_SYNC_DEFAULT                  0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_7 [19:19] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_7_MASK                   0x00080000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_7_SHIFT                  19
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_7_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_6 [18:18] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_6_MASK                   0x00040000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_6_SHIFT                  18
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_6_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_5 [17:17] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_5_MASK                   0x00020000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_5_SHIFT                  17
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_5_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_4 [16:16] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_4_MASK                   0x00010000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_4_SHIFT                  16
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_4_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_3 [15:15] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_3_MASK                   0x00008000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_3_SHIFT                  15
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_3_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_2 [14:14] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_2_MASK                   0x00004000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_2_SHIFT                  14
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_2_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_1 [13:13] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_1_MASK                   0x00002000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_1_SHIFT                  13
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_1_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_0 [12:12] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_0_MASK                   0x00001000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_0_SHIFT                  12
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_0_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF_ATS_RESET [11:11] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_MASK                 0x00000800
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_SHIFT                11
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_DEFAULT              0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF_ATS_INC [10:10] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_MASK                   0x00000400
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_SHIFT                  10
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_CLK [09:09] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_CLK_MASK                      0x00000200
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_CLK_SHIFT                     9
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_CLK_DEFAULT                   0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_SYNC [08:08] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_SYNC_MASK                     0x00000100
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_SYNC_SHIFT                    8
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_SYNC_DEFAULT                  0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_7_MASK                   0x00000080
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_7_SHIFT                  7
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_7_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_6_MASK                   0x00000040
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_6_SHIFT                  6
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_6_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_5_MASK                   0x00000020
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_5_SHIFT                  5
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_5_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_4_MASK                   0x00000010
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_4_SHIFT                  4
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_4_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_3_MASK                   0x00000008
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_3_SHIFT                  3
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_3_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_2_MASK                   0x00000004
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_2_SHIFT                  2
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_2_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_1_MASK                   0x00000002
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_1_SHIFT                  1
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_1_DEFAULT                0x00000000

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_0_MASK                   0x00000001
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_0_SHIFT                  0
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_0_DEFAULT                0x00000000

/***************************************************************************
 *UART_CTRL - UART Control Register
 ***************************************************************************/
/* TM :: UART_CTRL :: RSVD_1 [31:07] */
#define BCHP_TM_UART_CTRL_RSVD_1_MASK                              0xffffff80
#define BCHP_TM_UART_CTRL_RSVD_1_SHIFT                             7
#define BCHP_TM_UART_CTRL_RSVD_1_DEFAULT                           0x00000000

/* TM :: UART_CTRL :: RSVD_0 [06:06] */
#define BCHP_TM_UART_CTRL_RSVD_0_MASK                              0x00000040
#define BCHP_TM_UART_CTRL_RSVD_0_SHIFT                             6
#define BCHP_TM_UART_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: UART_CTRL :: EN_RX [05:05] */
#define BCHP_TM_UART_CTRL_EN_RX_MASK                               0x00000020
#define BCHP_TM_UART_CTRL_EN_RX_SHIFT                              5
#define BCHP_TM_UART_CTRL_EN_RX_DEFAULT                            0x00000000

/* TM :: UART_CTRL :: SEL_RX [04:00] */
#define BCHP_TM_UART_CTRL_SEL_RX_MASK                              0x0000001f
#define BCHP_TM_UART_CTRL_SEL_RX_SHIFT                             0
#define BCHP_TM_UART_CTRL_SEL_RX_DEFAULT                           0x00000000

/***************************************************************************
 *GPIO_MUX - GPIO Mux Control Register
 ***************************************************************************/
/* TM :: GPIO_MUX :: RSVD [31:16] */
#define BCHP_TM_GPIO_MUX_RSVD_MASK                                 0xffff0000
#define BCHP_TM_GPIO_MUX_RSVD_SHIFT                                16
#define BCHP_TM_GPIO_MUX_RSVD_DEFAULT                              0x00000000

/* TM :: GPIO_MUX :: RSVD_1 [15:15] */
#define BCHP_TM_GPIO_MUX_RSVD_1_MASK                               0x00008000
#define BCHP_TM_GPIO_MUX_RSVD_1_SHIFT                              15
#define BCHP_TM_GPIO_MUX_RSVD_1_DEFAULT                            0x00000000

/* TM :: GPIO_MUX :: GPIO_03 [14:12] */
#define BCHP_TM_GPIO_MUX_GPIO_03_MASK                              0x00007000
#define BCHP_TM_GPIO_MUX_GPIO_03_SHIFT                             12
#define BCHP_TM_GPIO_MUX_GPIO_03_DEFAULT                           0x00000000

/* TM :: GPIO_MUX :: RSVD_2 [11:11] */
#define BCHP_TM_GPIO_MUX_RSVD_2_MASK                               0x00000800
#define BCHP_TM_GPIO_MUX_RSVD_2_SHIFT                              11
#define BCHP_TM_GPIO_MUX_RSVD_2_DEFAULT                            0x00000000

/* TM :: GPIO_MUX :: GPIO_02 [10:08] */
#define BCHP_TM_GPIO_MUX_GPIO_02_MASK                              0x00000700
#define BCHP_TM_GPIO_MUX_GPIO_02_SHIFT                             8
#define BCHP_TM_GPIO_MUX_GPIO_02_DEFAULT                           0x00000000

/* TM :: GPIO_MUX :: RSVD_3 [07:07] */
#define BCHP_TM_GPIO_MUX_RSVD_3_MASK                               0x00000080
#define BCHP_TM_GPIO_MUX_RSVD_3_SHIFT                              7
#define BCHP_TM_GPIO_MUX_RSVD_3_DEFAULT                            0x00000000

/* TM :: GPIO_MUX :: GPIO_01 [06:04] */
#define BCHP_TM_GPIO_MUX_GPIO_01_MASK                              0x00000070
#define BCHP_TM_GPIO_MUX_GPIO_01_SHIFT                             4
#define BCHP_TM_GPIO_MUX_GPIO_01_DEFAULT                           0x00000000

/* TM :: GPIO_MUX :: RSVD_4 [03:03] */
#define BCHP_TM_GPIO_MUX_RSVD_4_MASK                               0x00000008
#define BCHP_TM_GPIO_MUX_RSVD_4_SHIFT                              3
#define BCHP_TM_GPIO_MUX_RSVD_4_DEFAULT                            0x00000000

/* TM :: GPIO_MUX :: GPIO_00 [02:00] */
#define BCHP_TM_GPIO_MUX_GPIO_00_MASK                              0x00000007
#define BCHP_TM_GPIO_MUX_GPIO_00_SHIFT                             0
#define BCHP_TM_GPIO_MUX_GPIO_00_DEFAULT                           0x00000000

/***************************************************************************
 *GPIO_IODIR - GPIO IO Directional Control Register
 ***************************************************************************/
/* TM :: GPIO_IODIR :: RSVD [31:20] */
#define BCHP_TM_GPIO_IODIR_RSVD_MASK                               0xfff00000
#define BCHP_TM_GPIO_IODIR_RSVD_SHIFT                              20
#define BCHP_TM_GPIO_IODIR_RSVD_DEFAULT                            0x00000000

/* TM :: GPIO_IODIR :: IODIR [19:00] */
#define BCHP_TM_GPIO_IODIR_IODIR_MASK                              0x000fffff
#define BCHP_TM_GPIO_IODIR_IODIR_SHIFT                             0
#define BCHP_TM_GPIO_IODIR_IODIR_DEFAULT                           0x000fffff

/***************************************************************************
 *GPIO_OD - GPIO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPIO_OD :: RSVD [31:20] */
#define BCHP_TM_GPIO_OD_RSVD_MASK                                  0xfff00000
#define BCHP_TM_GPIO_OD_RSVD_SHIFT                                 20
#define BCHP_TM_GPIO_OD_RSVD_DEFAULT                               0x00000000

/* TM :: GPIO_OD :: OD [19:00] */
#define BCHP_TM_GPIO_OD_OD_MASK                                    0x000fffff
#define BCHP_TM_GPIO_OD_OD_SHIFT                                   0
#define BCHP_TM_GPIO_OD_OD_DEFAULT                                 0x00000000

/***************************************************************************
 *GPIO_DATA - GPIO Data Control Register
 ***************************************************************************/
/* TM :: GPIO_DATA :: RSVD [31:20] */
#define BCHP_TM_GPIO_DATA_RSVD_MASK                                0xfff00000
#define BCHP_TM_GPIO_DATA_RSVD_SHIFT                               20
#define BCHP_TM_GPIO_DATA_RSVD_DEFAULT                             0x00000000

/* TM :: GPIO_DATA :: VAL [19:00] */
#define BCHP_TM_GPIO_DATA_VAL_MASK                                 0x000fffff
#define BCHP_TM_GPIO_DATA_VAL_SHIFT                                0
#define BCHP_TM_GPIO_DATA_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *GPO_EN - GPO Output Enable Control Register
 ***************************************************************************/
/* TM :: GPO_EN :: RSVD [31:15] */
#define BCHP_TM_GPO_EN_RSVD_MASK                                   0xffff8000
#define BCHP_TM_GPO_EN_RSVD_SHIFT                                  15
#define BCHP_TM_GPO_EN_RSVD_DEFAULT                                0x00000000

/* TM :: GPO_EN :: EN [14:00] */
#define BCHP_TM_GPO_EN_EN_MASK                                     0x00007fff
#define BCHP_TM_GPO_EN_EN_SHIFT                                    0
#define BCHP_TM_GPO_EN_EN_DEFAULT                                  0x00007fff

/***************************************************************************
 *GPO_OD - GPO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPO_OD :: RSVD [31:15] */
#define BCHP_TM_GPO_OD_RSVD_MASK                                   0xffff8000
#define BCHP_TM_GPO_OD_RSVD_SHIFT                                  15
#define BCHP_TM_GPO_OD_RSVD_DEFAULT                                0x00000000

/* TM :: GPO_OD :: OD [14:00] */
#define BCHP_TM_GPO_OD_OD_MASK                                     0x00007fff
#define BCHP_TM_GPO_OD_OD_SHIFT                                    0
#define BCHP_TM_GPO_OD_OD_DEFAULT                                  0x00000000

/***************************************************************************
 *GPO_DATA - GPO Data Control Register
 ***************************************************************************/
/* TM :: GPO_DATA :: RSVD [31:15] */
#define BCHP_TM_GPO_DATA_RSVD_MASK                                 0xffff8000
#define BCHP_TM_GPO_DATA_RSVD_SHIFT                                15
#define BCHP_TM_GPO_DATA_RSVD_DEFAULT                              0x00000000

/* TM :: GPO_DATA :: VAL [14:00] */
#define BCHP_TM_GPO_DATA_VAL_MASK                                  0x00007fff
#define BCHP_TM_GPO_DATA_VAL_SHIFT                                 0
#define BCHP_TM_GPO_DATA_VAL_DEFAULT                               0x00000000

/***************************************************************************
 *IRQ_CTRL - Interrupt Pad Control Register
 ***************************************************************************/
/* TM :: IRQ_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_IRQ_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_IRQ_CTRL_RSVD_2_SHIFT                              8
#define BCHP_TM_IRQ_CTRL_RSVD_2_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_IRQ_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_IRQ_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_IRQ_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: OD [05:05] */
#define BCHP_TM_IRQ_CTRL_OD_MASK                                   0x00000020
#define BCHP_TM_IRQ_CTRL_OD_SHIFT                                  5
#define BCHP_TM_IRQ_CTRL_OD_DEFAULT                                0x00000001

/* TM :: IRQ_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_IRQ_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_IRQ_CTRL_GPO_EN_SHIFT                              4
#define BCHP_TM_IRQ_CTRL_GPO_EN_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_IRQ_CTRL_RSVD_0_MASK                               0x0000000e
#define BCHP_TM_IRQ_CTRL_RSVD_0_SHIFT                              1
#define BCHP_TM_IRQ_CTRL_RSVD_0_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_IRQ_CTRL_GPO_VAL_MASK                              0x00000001
#define BCHP_TM_IRQ_CTRL_GPO_VAL_SHIFT                             0
#define BCHP_TM_IRQ_CTRL_GPO_VAL_DEFAULT                           0x00000000

/***************************************************************************
 *BSC0_CTRL - Master BSC0 Control Register
 ***************************************************************************/
/* TM :: BSC0_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC0_CTRL_RSVD_2_MASK                              0xffffff00
#define BCHP_TM_BSC0_CTRL_RSVD_2_SHIFT                             8
#define BCHP_TM_BSC0_CTRL_RSVD_2_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC0_CTRL_RSVD_1_MASK                              0x000000c0
#define BCHP_TM_BSC0_CTRL_RSVD_1_SHIFT                             6
#define BCHP_TM_BSC0_CTRL_RSVD_1_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC0_CTRL_REF_LVL_MASK                             0x00000020
#define BCHP_TM_BSC0_CTRL_REF_LVL_SHIFT                            5
#define BCHP_TM_BSC0_CTRL_REF_LVL_DEFAULT                          0x00000000

/* TM :: BSC0_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC0_CTRL_GPO_EN_MASK                              0x00000010
#define BCHP_TM_BSC0_CTRL_GPO_EN_SHIFT                             4
#define BCHP_TM_BSC0_CTRL_GPO_EN_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC0_CTRL_RSVD_0_MASK                              0x0000000c
#define BCHP_TM_BSC0_CTRL_RSVD_0_SHIFT                             2
#define BCHP_TM_BSC0_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC0_CTRL_SCL_GPO_VAL_MASK                         0x00000002
#define BCHP_TM_BSC0_CTRL_SCL_GPO_VAL_SHIFT                        1
#define BCHP_TM_BSC0_CTRL_SCL_GPO_VAL_DEFAULT                      0x00000000

/* TM :: BSC0_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC0_CTRL_SDA_GPO_VAL_MASK                         0x00000001
#define BCHP_TM_BSC0_CTRL_SDA_GPO_VAL_SHIFT                        0
#define BCHP_TM_BSC0_CTRL_SDA_GPO_VAL_DEFAULT                      0x00000000

/***************************************************************************
 *BSC1_CTRL - Master BSC1 Control Register
 ***************************************************************************/
/* TM :: BSC1_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC1_CTRL_RSVD_2_MASK                              0xffffff00
#define BCHP_TM_BSC1_CTRL_RSVD_2_SHIFT                             8
#define BCHP_TM_BSC1_CTRL_RSVD_2_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC1_CTRL_RSVD_1_MASK                              0x000000c0
#define BCHP_TM_BSC1_CTRL_RSVD_1_SHIFT                             6
#define BCHP_TM_BSC1_CTRL_RSVD_1_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC1_CTRL_REF_LVL_MASK                             0x00000020
#define BCHP_TM_BSC1_CTRL_REF_LVL_SHIFT                            5
#define BCHP_TM_BSC1_CTRL_REF_LVL_DEFAULT                          0x00000000

/* TM :: BSC1_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC1_CTRL_GPO_EN_MASK                              0x00000010
#define BCHP_TM_BSC1_CTRL_GPO_EN_SHIFT                             4
#define BCHP_TM_BSC1_CTRL_GPO_EN_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC1_CTRL_RSVD_0_MASK                              0x0000000c
#define BCHP_TM_BSC1_CTRL_RSVD_0_SHIFT                             2
#define BCHP_TM_BSC1_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC1_CTRL_SCL_GPO_VAL_MASK                         0x00000002
#define BCHP_TM_BSC1_CTRL_SCL_GPO_VAL_SHIFT                        1
#define BCHP_TM_BSC1_CTRL_SCL_GPO_VAL_DEFAULT                      0x00000000

/* TM :: BSC1_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC1_CTRL_SDA_GPO_VAL_MASK                         0x00000001
#define BCHP_TM_BSC1_CTRL_SDA_GPO_VAL_SHIFT                        0
#define BCHP_TM_BSC1_CTRL_SDA_GPO_VAL_DEFAULT                      0x00000000

/***************************************************************************
 *BAC_CTRL - Master BAC Control Register
 ***************************************************************************/
/* TM :: BAC_CTRL :: RSVD_2 [31:10] */
#define BCHP_TM_BAC_CTRL_RSVD_2_MASK                               0xfffffc00
#define BCHP_TM_BAC_CTRL_RSVD_2_SHIFT                              10
#define BCHP_TM_BAC_CTRL_RSVD_2_DEFAULT                            0x00000000

/* TM :: BAC_CTRL :: EN_BAC_GPIO [09:09] */
#define BCHP_TM_BAC_CTRL_EN_BAC_GPIO_MASK                          0x00000200
#define BCHP_TM_BAC_CTRL_EN_BAC_GPIO_SHIFT                         9
#define BCHP_TM_BAC_CTRL_EN_BAC_GPIO_DEFAULT                       0x00000000

/* TM :: BAC_CTRL :: DIS_BAC_PINS [08:08] */
#define BCHP_TM_BAC_CTRL_DIS_BAC_PINS_MASK                         0x00000100
#define BCHP_TM_BAC_CTRL_DIS_BAC_PINS_SHIFT                        8
#define BCHP_TM_BAC_CTRL_DIS_BAC_PINS_DEFAULT                      0x00000000

/* TM :: BAC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BAC_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_BAC_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_BAC_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: BAC_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BAC_CTRL_REF_LVL_MASK                              0x00000020
#define BCHP_TM_BAC_CTRL_REF_LVL_SHIFT                             5
#define BCHP_TM_BAC_CTRL_REF_LVL_DEFAULT                           0x00000000

/* TM :: BAC_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BAC_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_BAC_CTRL_GPO_EN_SHIFT                              4
#define BCHP_TM_BAC_CTRL_GPO_EN_DEFAULT                            0x00000000

/* TM :: BAC_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BAC_CTRL_RSVD_0_MASK                               0x0000000c
#define BCHP_TM_BAC_CTRL_RSVD_0_SHIFT                              2
#define BCHP_TM_BAC_CTRL_RSVD_0_DEFAULT                            0x00000000

/* TM :: BAC_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BAC_CTRL_SCL_GPO_VAL_MASK                          0x00000002
#define BCHP_TM_BAC_CTRL_SCL_GPO_VAL_SHIFT                         1
#define BCHP_TM_BAC_CTRL_SCL_GPO_VAL_DEFAULT                       0x00000000

/* TM :: BAC_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BAC_CTRL_SDA_GPO_VAL_MASK                          0x00000001
#define BCHP_TM_BAC_CTRL_SDA_GPO_VAL_SHIFT                         0
#define BCHP_TM_BAC_CTRL_SDA_GPO_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *PAD_DRIVE - Pad Drive Strength Control Register
 ***************************************************************************/
/* TM :: PAD_DRIVE :: RSVD_0 [31:28] */
#define BCHP_TM_PAD_DRIVE_RSVD_0_MASK                              0xf0000000
#define BCHP_TM_PAD_DRIVE_RSVD_0_SHIFT                             28
#define BCHP_TM_PAD_DRIVE_RSVD_0_DEFAULT                           0x00000000

/* TM :: PAD_DRIVE :: RSVD_1 [27:24] */
#define BCHP_TM_PAD_DRIVE_RSVD_1_MASK                              0x0f000000
#define BCHP_TM_PAD_DRIVE_RSVD_1_SHIFT                             24
#define BCHP_TM_PAD_DRIVE_RSVD_1_DEFAULT                           0x00000000

/* TM :: PAD_DRIVE :: DSEC [23:20] */
#define BCHP_TM_PAD_DRIVE_DSEC_MASK                                0x00f00000
#define BCHP_TM_PAD_DRIVE_DSEC_SHIFT                               20
#define BCHP_TM_PAD_DRIVE_DSEC_DEFAULT                             0x00000003

/* TM :: PAD_DRIVE :: EJTAG [19:16] */
#define BCHP_TM_PAD_DRIVE_EJTAG_MASK                               0x000f0000
#define BCHP_TM_PAD_DRIVE_EJTAG_SHIFT                              16
#define BCHP_TM_PAD_DRIVE_EJTAG_DEFAULT                            0x00000003

/* TM :: PAD_DRIVE :: MISO_ADDR1 [15:12] */
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_MASK                          0x0000f000
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_SHIFT                         12
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_DEFAULT                       0x00000003

/* TM :: PAD_DRIVE :: IRQb [11:08] */
#define BCHP_TM_PAD_DRIVE_IRQb_MASK                                0x00000f00
#define BCHP_TM_PAD_DRIVE_IRQb_SHIFT                               8
#define BCHP_TM_PAD_DRIVE_IRQb_DEFAULT                             0x00000003

/* TM :: PAD_DRIVE :: EE [07:04] */
#define BCHP_TM_PAD_DRIVE_EE_MASK                                  0x000000f0
#define BCHP_TM_PAD_DRIVE_EE_SHIFT                                 4
#define BCHP_TM_PAD_DRIVE_EE_DEFAULT                               0x00000003

/* TM :: PAD_DRIVE :: GPO [03:00] */
#define BCHP_TM_PAD_DRIVE_GPO_MASK                                 0x0000000f
#define BCHP_TM_PAD_DRIVE_GPO_SHIFT                                0
#define BCHP_TM_PAD_DRIVE_GPO_DEFAULT                              0x00000003

/***************************************************************************
 *PAD_DRIVE2 - Pad Drive Strength Control Register
 ***************************************************************************/
/* TM :: PAD_DRIVE2 :: RSVD_0 [31:16] */
#define BCHP_TM_PAD_DRIVE2_RSVD_0_MASK                             0xffff0000
#define BCHP_TM_PAD_DRIVE2_RSVD_0_SHIFT                            16
#define BCHP_TM_PAD_DRIVE2_RSVD_0_DEFAULT                          0x00000000

/* TM :: PAD_DRIVE2 :: BAC_SPI [15:12] */
#define BCHP_TM_PAD_DRIVE2_BAC_SPI_MASK                            0x0000f000
#define BCHP_TM_PAD_DRIVE2_BAC_SPI_SHIFT                           12
#define BCHP_TM_PAD_DRIVE2_BAC_SPI_DEFAULT                         0x00000003

/* TM :: PAD_DRIVE2 :: GPIO_13_19 [11:08] */
#define BCHP_TM_PAD_DRIVE2_GPIO_13_19_MASK                         0x00000f00
#define BCHP_TM_PAD_DRIVE2_GPIO_13_19_SHIFT                        8
#define BCHP_TM_PAD_DRIVE2_GPIO_13_19_DEFAULT                      0x00000003

/* TM :: PAD_DRIVE2 :: GPIO_08_12 [07:04] */
#define BCHP_TM_PAD_DRIVE2_GPIO_08_12_MASK                         0x000000f0
#define BCHP_TM_PAD_DRIVE2_GPIO_08_12_SHIFT                        4
#define BCHP_TM_PAD_DRIVE2_GPIO_08_12_DEFAULT                      0x00000003

/* TM :: PAD_DRIVE2 :: GPIO_00_07 [03:00] */
#define BCHP_TM_PAD_DRIVE2_GPIO_00_07_MASK                         0x0000000f
#define BCHP_TM_PAD_DRIVE2_GPIO_00_07_SHIFT                        0
#define BCHP_TM_PAD_DRIVE2_GPIO_00_07_DEFAULT                      0x00000003

/***************************************************************************
 *PAD_INPUT - Pad Input Control Register
 ***************************************************************************/
/* TM :: PAD_INPUT :: RSVD_1 [31:19] */
#define BCHP_TM_PAD_INPUT_RSVD_1_MASK                              0xfff80000
#define BCHP_TM_PAD_INPUT_RSVD_1_SHIFT                             19
#define BCHP_TM_PAD_INPUT_RSVD_1_DEFAULT                           0x00000000

/* TM :: PAD_INPUT :: BAC_INPUT_MODE [18:18] */
#define BCHP_TM_PAD_INPUT_BAC_INPUT_MODE_MASK                      0x00040000
#define BCHP_TM_PAD_INPUT_BAC_INPUT_MODE_SHIFT                     18
#define BCHP_TM_PAD_INPUT_BAC_INPUT_MODE_DEFAULT                   0x00000000

/* TM :: PAD_INPUT :: MTSIF_ATS_DIS_INPUT [17:17] */
#define BCHP_TM_PAD_INPUT_MTSIF_ATS_DIS_INPUT_MASK                 0x00020000
#define BCHP_TM_PAD_INPUT_MTSIF_ATS_DIS_INPUT_SHIFT                17
#define BCHP_TM_PAD_INPUT_MTSIF_ATS_DIS_INPUT_DEFAULT              0x00000000

/* TM :: PAD_INPUT :: DSEC_INPUT_MODE [16:16] */
#define BCHP_TM_PAD_INPUT_DSEC_INPUT_MODE_MASK                     0x00010000
#define BCHP_TM_PAD_INPUT_DSEC_INPUT_MODE_SHIFT                    16
#define BCHP_TM_PAD_INPUT_DSEC_INPUT_MODE_DEFAULT                  0x00000000

/* TM :: PAD_INPUT :: EE_INPUT_MODE [15:15] */
#define BCHP_TM_PAD_INPUT_EE_INPUT_MODE_MASK                       0x00008000
#define BCHP_TM_PAD_INPUT_EE_INPUT_MODE_SHIFT                      15
#define BCHP_TM_PAD_INPUT_EE_INPUT_MODE_DEFAULT                    0x00000000

/* TM :: PAD_INPUT :: EJTAG_INPUT_MODE [14:14] */
#define BCHP_TM_PAD_INPUT_EJTAG_INPUT_MODE_MASK                    0x00004000
#define BCHP_TM_PAD_INPUT_EJTAG_INPUT_MODE_SHIFT                   14
#define BCHP_TM_PAD_INPUT_EJTAG_INPUT_MODE_DEFAULT                 0x00000000

/* TM :: PAD_INPUT :: MISO_ADDR1_INPUT_MODE [13:13] */
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_MASK               0x00002000
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_SHIFT              13
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_DEFAULT            0x00000000

/* TM :: PAD_INPUT :: IRQ_INPUT_MODE [12:12] */
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_MASK                      0x00001000
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_SHIFT                     12
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_DEFAULT                   0x00000000

/* TM :: PAD_INPUT :: GPIO_INPUT_MODE [11:11] */
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_MASK                     0x00000800
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_SHIFT                    11
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_DEFAULT                  0x00000000

/* TM :: PAD_INPUT :: GPO_INPUT_MODE [10:10] */
#define BCHP_TM_PAD_INPUT_GPO_INPUT_MODE_MASK                      0x00000400
#define BCHP_TM_PAD_INPUT_GPO_INPUT_MODE_SHIFT                     10
#define BCHP_TM_PAD_INPUT_GPO_INPUT_MODE_DEFAULT                   0x00000000

/* TM :: PAD_INPUT :: BAC_DIS_INPUT [09:09] */
#define BCHP_TM_PAD_INPUT_BAC_DIS_INPUT_MASK                       0x00000200
#define BCHP_TM_PAD_INPUT_BAC_DIS_INPUT_SHIFT                      9
#define BCHP_TM_PAD_INPUT_BAC_DIS_INPUT_DEFAULT                    0x00000000

/* TM :: PAD_INPUT :: DSEC_DIS_INPUT [08:08] */
#define BCHP_TM_PAD_INPUT_DSEC_DIS_INPUT_MASK                      0x00000100
#define BCHP_TM_PAD_INPUT_DSEC_DIS_INPUT_SHIFT                     8
#define BCHP_TM_PAD_INPUT_DSEC_DIS_INPUT_DEFAULT                   0x00000000

/* TM :: PAD_INPUT :: MTSIF1_DIS_INPUT [07:07] */
#define BCHP_TM_PAD_INPUT_MTSIF1_DIS_INPUT_MASK                    0x00000080
#define BCHP_TM_PAD_INPUT_MTSIF1_DIS_INPUT_SHIFT                   7
#define BCHP_TM_PAD_INPUT_MTSIF1_DIS_INPUT_DEFAULT                 0x00000000

/* TM :: PAD_INPUT :: MTSIF0_DIS_INPUT [06:06] */
#define BCHP_TM_PAD_INPUT_MTSIF0_DIS_INPUT_MASK                    0x00000040
#define BCHP_TM_PAD_INPUT_MTSIF0_DIS_INPUT_SHIFT                   6
#define BCHP_TM_PAD_INPUT_MTSIF0_DIS_INPUT_DEFAULT                 0x00000000

/* TM :: PAD_INPUT :: EE_DIS_INPUT [05:05] */
#define BCHP_TM_PAD_INPUT_EE_DIS_INPUT_MASK                        0x00000020
#define BCHP_TM_PAD_INPUT_EE_DIS_INPUT_SHIFT                       5
#define BCHP_TM_PAD_INPUT_EE_DIS_INPUT_DEFAULT                     0x00000000

/* TM :: PAD_INPUT :: EJTAG_DIS_INPUT [04:04] */
#define BCHP_TM_PAD_INPUT_EJTAG_DIS_INPUT_MASK                     0x00000010
#define BCHP_TM_PAD_INPUT_EJTAG_DIS_INPUT_SHIFT                    4
#define BCHP_TM_PAD_INPUT_EJTAG_DIS_INPUT_DEFAULT                  0x00000000

/* TM :: PAD_INPUT :: MISO_ADDR1_DIS_INPUT [03:03] */
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_MASK                0x00000008
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_SHIFT               3
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_DEFAULT             0x00000000

/* TM :: PAD_INPUT :: IRQ_DIS_INPUT [02:02] */
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_MASK                       0x00000004
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_SHIFT                      2
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_DEFAULT                    0x00000000

/* TM :: PAD_INPUT :: GPIO_DIS_INPUT [01:01] */
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_MASK                      0x00000002
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_SHIFT                     1
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_DEFAULT                   0x00000000

/* TM :: PAD_INPUT :: GPO_DIS_INPUT [00:00] */
#define BCHP_TM_PAD_INPUT_GPO_DIS_INPUT_MASK                       0x00000001
#define BCHP_TM_PAD_INPUT_GPO_DIS_INPUT_SHIFT                      0
#define BCHP_TM_PAD_INPUT_GPO_DIS_INPUT_DEFAULT                    0x00000000

/***************************************************************************
 *MISC3 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC3 :: MISC [31:00] */
#define BCHP_TM_MISC3_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC3_MISC_SHIFT                                   0
#define BCHP_TM_MISC3_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC2 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC2 :: MISC [31:00] */
#define BCHP_TM_MISC2_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC2_MISC_SHIFT                                   0
#define BCHP_TM_MISC2_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC1 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC1 :: MISC [31:00] */
#define BCHP_TM_MISC1_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC1_MISC_SHIFT                                   0
#define BCHP_TM_MISC1_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC0 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC0 :: MISC [31:00] */
#define BCHP_TM_MISC0_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC0_MISC_SHIFT                                   0
#define BCHP_TM_MISC0_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *SFT7 - Software Control Register
 ***************************************************************************/
/* TM :: SFT7 :: SFT [31:00] */
#define BCHP_TM_SFT7_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT7_SFT_SHIFT                                     0
#define BCHP_TM_SFT7_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT6 - Software Control Register
 ***************************************************************************/
/* TM :: SFT6 :: SFT [31:00] */
#define BCHP_TM_SFT6_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT6_SFT_SHIFT                                     0
#define BCHP_TM_SFT6_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT5 - Software Control Register
 ***************************************************************************/
/* TM :: SFT5 :: SFT [31:00] */
#define BCHP_TM_SFT5_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT5_SFT_SHIFT                                     0
#define BCHP_TM_SFT5_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT4 - Software Control Register
 ***************************************************************************/
/* TM :: SFT4 :: SFT [31:00] */
#define BCHP_TM_SFT4_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT4_SFT_SHIFT                                     0
#define BCHP_TM_SFT4_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT3 - Software Control Register
 ***************************************************************************/
/* TM :: SFT3 :: SFT [31:00] */
#define BCHP_TM_SFT3_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT3_SFT_SHIFT                                     0
#define BCHP_TM_SFT3_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT2 - Software Control Register
 ***************************************************************************/
/* TM :: SFT2 :: SFT [31:00] */
#define BCHP_TM_SFT2_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT2_SFT_SHIFT                                     0
#define BCHP_TM_SFT2_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT1 - Software Control Register
 ***************************************************************************/
/* TM :: SFT1 :: SFT [31:00] */
#define BCHP_TM_SFT1_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT1_SFT_SHIFT                                     0
#define BCHP_TM_SFT1_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT0 - Software Control Register
 ***************************************************************************/
/* TM :: SFT0 :: SFT [31:00] */
#define BCHP_TM_SFT0_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT0_SFT_SHIFT                                     0
#define BCHP_TM_SFT0_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *TP_DIAG_CTRL - Testport Diagnostic Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_CTRL :: RSVD [31:14] */
#define BCHP_TM_TP_DIAG_CTRL_RSVD_MASK                             0xffffc000
#define BCHP_TM_TP_DIAG_CTRL_RSVD_SHIFT                            14
#define BCHP_TM_TP_DIAG_CTRL_RSVD_DEFAULT                          0x00000000

/* TM :: TP_DIAG_CTRL :: SDS_EN [13:13] */
#define BCHP_TM_TP_DIAG_CTRL_SDS_EN_MASK                           0x00002000
#define BCHP_TM_TP_DIAG_CTRL_SDS_EN_SHIFT                          13
#define BCHP_TM_TP_DIAG_CTRL_SDS_EN_DEFAULT                        0x00000000

/* TM :: TP_DIAG_CTRL :: EN [12:12] */
#define BCHP_TM_TP_DIAG_CTRL_EN_MASK                               0x00001000
#define BCHP_TM_TP_DIAG_CTRL_EN_SHIFT                              12
#define BCHP_TM_TP_DIAG_CTRL_EN_DEFAULT                            0x00000000

/* TM :: TP_DIAG_CTRL :: CH_SEL [11:08] */
#define BCHP_TM_TP_DIAG_CTRL_CH_SEL_MASK                           0x00000f00
#define BCHP_TM_TP_DIAG_CTRL_CH_SEL_SHIFT                          8
#define BCHP_TM_TP_DIAG_CTRL_CH_SEL_DEFAULT                        0x00000000

/* TM :: TP_DIAG_CTRL :: SRC_SEL [07:00] */
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_MASK                          0x000000ff
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_SHIFT                         0
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_DEFAULT                       0x00000000

/***************************************************************************
 *INT_DIAG_MUX_CTRL8 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *INT_DIAG_MUX_CTRL7 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *INT_DIAG_MUX_CTRL6 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *INT_DIAG_MUX_CTRL5 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *INT_DIAG_MUX_CTRL4 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *INT_DIAG_MUX_CTRL3 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *INT_DIAG_MUX_CTRL2 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *INT_DIAG_MUX_CTRL1 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *INT_DIAG_MUX_CTRL0 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL1 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: INT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL0 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_MUX_CTRL8 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *EXT_DIAG_MUX_CTRL7 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL6 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *EXT_DIAG_MUX_CTRL5 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *EXT_DIAG_MUX_CTRL4 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *EXT_DIAG_MUX_CTRL3 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL2 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *EXT_DIAG_MUX_CTRL1 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *EXT_DIAG_MUX_CTRL0 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL1 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: EXT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL0 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_PAD_CTRL1 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: EXT_DIAG_PAD_CTRL1 :: EN [03:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_MASK                         0x0000000f
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_SHIFT                        0
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_DEFAULT                      0x00000000

/***************************************************************************
 *EXT_DIAG_PAD_CTRL0 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL0 :: EN [31:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_MASK                         0xffffffff
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_SHIFT                        0
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_DEFAULT                      0x00000000

/***************************************************************************
 *ROSC_CTRL - Ring Oscillator Control Register
 ***************************************************************************/
/* TM :: ROSC_CTRL :: RSVD [31:25] */
#define BCHP_TM_ROSC_CTRL_RSVD_MASK                                0xfe000000
#define BCHP_TM_ROSC_CTRL_RSVD_SHIFT                               25
#define BCHP_TM_ROSC_CTRL_RSVD_DEFAULT                             0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_24 [24:24] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_24_MASK                          0x01000000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_24_SHIFT                         24
#define BCHP_TM_ROSC_CTRL_EN_ROSC_24_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_23 [23:23] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_23_MASK                          0x00800000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_23_SHIFT                         23
#define BCHP_TM_ROSC_CTRL_EN_ROSC_23_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_22 [22:22] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_22_MASK                          0x00400000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_22_SHIFT                         22
#define BCHP_TM_ROSC_CTRL_EN_ROSC_22_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_21 [21:21] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_21_MASK                          0x00200000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_21_SHIFT                         21
#define BCHP_TM_ROSC_CTRL_EN_ROSC_21_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_20 [20:20] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_20_MASK                          0x00100000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_20_SHIFT                         20
#define BCHP_TM_ROSC_CTRL_EN_ROSC_20_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_19 [19:19] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_19_MASK                          0x00080000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_19_SHIFT                         19
#define BCHP_TM_ROSC_CTRL_EN_ROSC_19_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_18 [18:18] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_18_MASK                          0x00040000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_18_SHIFT                         18
#define BCHP_TM_ROSC_CTRL_EN_ROSC_18_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_17 [17:17] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_17_MASK                          0x00020000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_17_SHIFT                         17
#define BCHP_TM_ROSC_CTRL_EN_ROSC_17_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_16 [16:16] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_16_MASK                          0x00010000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_16_SHIFT                         16
#define BCHP_TM_ROSC_CTRL_EN_ROSC_16_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_15 [15:15] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_15_MASK                          0x00008000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_15_SHIFT                         15
#define BCHP_TM_ROSC_CTRL_EN_ROSC_15_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_14 [14:14] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_14_MASK                          0x00004000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_14_SHIFT                         14
#define BCHP_TM_ROSC_CTRL_EN_ROSC_14_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_13 [13:13] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_13_MASK                          0x00002000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_13_SHIFT                         13
#define BCHP_TM_ROSC_CTRL_EN_ROSC_13_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_12 [12:12] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_12_MASK                          0x00001000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_12_SHIFT                         12
#define BCHP_TM_ROSC_CTRL_EN_ROSC_12_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_11 [11:11] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_11_MASK                          0x00000800
#define BCHP_TM_ROSC_CTRL_EN_ROSC_11_SHIFT                         11
#define BCHP_TM_ROSC_CTRL_EN_ROSC_11_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_10 [10:10] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_MASK                          0x00000400
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_SHIFT                         10
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_09 [09:09] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_MASK                          0x00000200
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_SHIFT                         9
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_08 [08:08] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_MASK                          0x00000100
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_SHIFT                         8
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_07 [07:07] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_MASK                          0x00000080
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_SHIFT                         7
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_06 [06:06] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_MASK                          0x00000040
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_SHIFT                         6
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_05 [05:05] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_MASK                          0x00000020
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_SHIFT                         5
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_04 [04:04] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_MASK                          0x00000010
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_SHIFT                         4
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_03 [03:03] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_MASK                          0x00000008
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_SHIFT                         3
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_02 [02:02] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_MASK                          0x00000004
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_SHIFT                         2
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_01 [01:01] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_MASK                          0x00000002
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_SHIFT                         1
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_00 [00:00] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_MASK                          0x00000001
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_SHIFT                         0
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_DEFAULT                       0x00000000

/***************************************************************************
 *ROSC_CTRL2 - Ring Oscillator Control Register
 ***************************************************************************/
/* TM :: ROSC_CTRL2 :: RSVD [31:09] */
#define BCHP_TM_ROSC_CTRL2_RSVD_MASK                               0xfffffe00
#define BCHP_TM_ROSC_CTRL2_RSVD_SHIFT                              9
#define BCHP_TM_ROSC_CTRL2_RSVD_DEFAULT                            0x00000000

/* TM :: ROSC_CTRL2 :: SEL_HVT_ROSC [08:08] */
#define BCHP_TM_ROSC_CTRL2_SEL_HVT_ROSC_MASK                       0x00000100
#define BCHP_TM_ROSC_CTRL2_SEL_HVT_ROSC_SHIFT                      8
#define BCHP_TM_ROSC_CTRL2_SEL_HVT_ROSC_DEFAULT                    0x00000000

/* TM :: ROSC_CTRL2 :: SEL_PAD_01 [07:06] */
#define BCHP_TM_ROSC_CTRL2_SEL_PAD_01_MASK                         0x000000c0
#define BCHP_TM_ROSC_CTRL2_SEL_PAD_01_SHIFT                        6
#define BCHP_TM_ROSC_CTRL2_SEL_PAD_01_DEFAULT                      0x00000000

/* TM :: ROSC_CTRL2 :: SEL_PAD_00 [05:04] */
#define BCHP_TM_ROSC_CTRL2_SEL_PAD_00_MASK                         0x00000030
#define BCHP_TM_ROSC_CTRL2_SEL_PAD_00_SHIFT                        4
#define BCHP_TM_ROSC_CTRL2_SEL_PAD_00_DEFAULT                      0x00000000

/* TM :: ROSC_CTRL2 :: EN_PWR_PAD_01 [03:03] */
#define BCHP_TM_ROSC_CTRL2_EN_PWR_PAD_01_MASK                      0x00000008
#define BCHP_TM_ROSC_CTRL2_EN_PWR_PAD_01_SHIFT                     3
#define BCHP_TM_ROSC_CTRL2_EN_PWR_PAD_01_DEFAULT                   0x00000000

/* TM :: ROSC_CTRL2 :: EN_PWR_PAD_00 [02:02] */
#define BCHP_TM_ROSC_CTRL2_EN_PWR_PAD_00_MASK                      0x00000004
#define BCHP_TM_ROSC_CTRL2_EN_PWR_PAD_00_SHIFT                     2
#define BCHP_TM_ROSC_CTRL2_EN_PWR_PAD_00_DEFAULT                   0x00000000

/* TM :: ROSC_CTRL2 :: EN_PAD_01 [01:01] */
#define BCHP_TM_ROSC_CTRL2_EN_PAD_01_MASK                          0x00000002
#define BCHP_TM_ROSC_CTRL2_EN_PAD_01_SHIFT                         1
#define BCHP_TM_ROSC_CTRL2_EN_PAD_01_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL2 :: EN_PAD_00 [00:00] */
#define BCHP_TM_ROSC_CTRL2_EN_PAD_00_MASK                          0x00000001
#define BCHP_TM_ROSC_CTRL2_EN_PAD_00_SHIFT                         0
#define BCHP_TM_ROSC_CTRL2_EN_PAD_00_DEFAULT                       0x00000000

/***************************************************************************
 *GPIO_READ - GPIO Read Control Register
 ***************************************************************************/
/* TM :: GPIO_READ :: RSVD_1 [31:26] */
#define BCHP_TM_GPIO_READ_RSVD_1_MASK                              0xfc000000
#define BCHP_TM_GPIO_READ_RSVD_1_SHIFT                             26
#define BCHP_TM_GPIO_READ_RSVD_1_DEFAULT                           0x00000000

/* TM :: GPIO_READ :: PDD [25:25] */
#define BCHP_TM_GPIO_READ_PDD_MASK                                 0x02000000
#define BCHP_TM_GPIO_READ_PDD_SHIFT                                25
#define BCHP_TM_GPIO_READ_PDD_DEFAULT                              0x00000000

/* TM :: GPIO_READ :: CWD [24:24] */
#define BCHP_TM_GPIO_READ_CWD_MASK                                 0x01000000
#define BCHP_TM_GPIO_READ_CWD_SHIFT                                24
#define BCHP_TM_GPIO_READ_CWD_DEFAULT                              0x00000000

/* TM :: GPIO_READ :: RSVD_0 [23:20] */
#define BCHP_TM_GPIO_READ_RSVD_0_MASK                              0x00f00000
#define BCHP_TM_GPIO_READ_RSVD_0_SHIFT                             20
#define BCHP_TM_GPIO_READ_RSVD_0_DEFAULT                           0x00000000

/* TM :: GPIO_READ :: GPIO_19 [19:19] */
#define BCHP_TM_GPIO_READ_GPIO_19_MASK                             0x00080000
#define BCHP_TM_GPIO_READ_GPIO_19_SHIFT                            19
#define BCHP_TM_GPIO_READ_GPIO_19_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_18 [18:18] */
#define BCHP_TM_GPIO_READ_GPIO_18_MASK                             0x00040000
#define BCHP_TM_GPIO_READ_GPIO_18_SHIFT                            18
#define BCHP_TM_GPIO_READ_GPIO_18_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_17 [17:17] */
#define BCHP_TM_GPIO_READ_GPIO_17_MASK                             0x00020000
#define BCHP_TM_GPIO_READ_GPIO_17_SHIFT                            17
#define BCHP_TM_GPIO_READ_GPIO_17_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_16 [16:16] */
#define BCHP_TM_GPIO_READ_GPIO_16_MASK                             0x00010000
#define BCHP_TM_GPIO_READ_GPIO_16_SHIFT                            16
#define BCHP_TM_GPIO_READ_GPIO_16_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_15 [15:15] */
#define BCHP_TM_GPIO_READ_GPIO_15_MASK                             0x00008000
#define BCHP_TM_GPIO_READ_GPIO_15_SHIFT                            15
#define BCHP_TM_GPIO_READ_GPIO_15_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_14 [14:14] */
#define BCHP_TM_GPIO_READ_GPIO_14_MASK                             0x00004000
#define BCHP_TM_GPIO_READ_GPIO_14_SHIFT                            14
#define BCHP_TM_GPIO_READ_GPIO_14_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_13 [13:13] */
#define BCHP_TM_GPIO_READ_GPIO_13_MASK                             0x00002000
#define BCHP_TM_GPIO_READ_GPIO_13_SHIFT                            13
#define BCHP_TM_GPIO_READ_GPIO_13_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_12 [12:12] */
#define BCHP_TM_GPIO_READ_GPIO_12_MASK                             0x00001000
#define BCHP_TM_GPIO_READ_GPIO_12_SHIFT                            12
#define BCHP_TM_GPIO_READ_GPIO_12_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_11 [11:11] */
#define BCHP_TM_GPIO_READ_GPIO_11_MASK                             0x00000800
#define BCHP_TM_GPIO_READ_GPIO_11_SHIFT                            11
#define BCHP_TM_GPIO_READ_GPIO_11_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_10 [10:10] */
#define BCHP_TM_GPIO_READ_GPIO_10_MASK                             0x00000400
#define BCHP_TM_GPIO_READ_GPIO_10_SHIFT                            10
#define BCHP_TM_GPIO_READ_GPIO_10_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_09 [09:09] */
#define BCHP_TM_GPIO_READ_GPIO_09_MASK                             0x00000200
#define BCHP_TM_GPIO_READ_GPIO_09_SHIFT                            9
#define BCHP_TM_GPIO_READ_GPIO_09_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_08 [08:08] */
#define BCHP_TM_GPIO_READ_GPIO_08_MASK                             0x00000100
#define BCHP_TM_GPIO_READ_GPIO_08_SHIFT                            8
#define BCHP_TM_GPIO_READ_GPIO_08_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_07 [07:07] */
#define BCHP_TM_GPIO_READ_GPIO_07_MASK                             0x00000080
#define BCHP_TM_GPIO_READ_GPIO_07_SHIFT                            7
#define BCHP_TM_GPIO_READ_GPIO_07_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_06 [06:06] */
#define BCHP_TM_GPIO_READ_GPIO_06_MASK                             0x00000040
#define BCHP_TM_GPIO_READ_GPIO_06_SHIFT                            6
#define BCHP_TM_GPIO_READ_GPIO_06_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_05 [05:05] */
#define BCHP_TM_GPIO_READ_GPIO_05_MASK                             0x00000020
#define BCHP_TM_GPIO_READ_GPIO_05_SHIFT                            5
#define BCHP_TM_GPIO_READ_GPIO_05_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_04 [04:04] */
#define BCHP_TM_GPIO_READ_GPIO_04_MASK                             0x00000010
#define BCHP_TM_GPIO_READ_GPIO_04_SHIFT                            4
#define BCHP_TM_GPIO_READ_GPIO_04_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_READ_GPIO_03_MASK                             0x00000008
#define BCHP_TM_GPIO_READ_GPIO_03_SHIFT                            3
#define BCHP_TM_GPIO_READ_GPIO_03_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_READ_GPIO_02_MASK                             0x00000004
#define BCHP_TM_GPIO_READ_GPIO_02_SHIFT                            2
#define BCHP_TM_GPIO_READ_GPIO_02_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_READ_GPIO_01_MASK                             0x00000002
#define BCHP_TM_GPIO_READ_GPIO_01_SHIFT                            1
#define BCHP_TM_GPIO_READ_GPIO_01_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_READ_GPIO_00_MASK                             0x00000001
#define BCHP_TM_GPIO_READ_GPIO_00_SHIFT                            0
#define BCHP_TM_GPIO_READ_GPIO_00_DEFAULT                          0x00000000

/***************************************************************************
 *GPO_READ - GPO Read Control Register
 ***************************************************************************/
/* TM :: GPO_READ :: RSVD_0 [31:15] */
#define BCHP_TM_GPO_READ_RSVD_0_MASK                               0xffff8000
#define BCHP_TM_GPO_READ_RSVD_0_SHIFT                              15
#define BCHP_TM_GPO_READ_RSVD_0_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_14 [14:14] */
#define BCHP_TM_GPO_READ_GPO_14_MASK                               0x00004000
#define BCHP_TM_GPO_READ_GPO_14_SHIFT                              14
#define BCHP_TM_GPO_READ_GPO_14_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_13 [13:13] */
#define BCHP_TM_GPO_READ_GPO_13_MASK                               0x00002000
#define BCHP_TM_GPO_READ_GPO_13_SHIFT                              13
#define BCHP_TM_GPO_READ_GPO_13_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_12 [12:12] */
#define BCHP_TM_GPO_READ_GPO_12_MASK                               0x00001000
#define BCHP_TM_GPO_READ_GPO_12_SHIFT                              12
#define BCHP_TM_GPO_READ_GPO_12_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_11 [11:11] */
#define BCHP_TM_GPO_READ_GPO_11_MASK                               0x00000800
#define BCHP_TM_GPO_READ_GPO_11_SHIFT                              11
#define BCHP_TM_GPO_READ_GPO_11_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_10 [10:10] */
#define BCHP_TM_GPO_READ_GPO_10_MASK                               0x00000400
#define BCHP_TM_GPO_READ_GPO_10_SHIFT                              10
#define BCHP_TM_GPO_READ_GPO_10_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_09 [09:09] */
#define BCHP_TM_GPO_READ_GPO_09_MASK                               0x00000200
#define BCHP_TM_GPO_READ_GPO_09_SHIFT                              9
#define BCHP_TM_GPO_READ_GPO_09_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_08 [08:08] */
#define BCHP_TM_GPO_READ_GPO_08_MASK                               0x00000100
#define BCHP_TM_GPO_READ_GPO_08_SHIFT                              8
#define BCHP_TM_GPO_READ_GPO_08_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_07 [07:07] */
#define BCHP_TM_GPO_READ_GPO_07_MASK                               0x00000080
#define BCHP_TM_GPO_READ_GPO_07_SHIFT                              7
#define BCHP_TM_GPO_READ_GPO_07_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_06 [06:06] */
#define BCHP_TM_GPO_READ_GPO_06_MASK                               0x00000040
#define BCHP_TM_GPO_READ_GPO_06_SHIFT                              6
#define BCHP_TM_GPO_READ_GPO_06_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_05 [05:05] */
#define BCHP_TM_GPO_READ_GPO_05_MASK                               0x00000020
#define BCHP_TM_GPO_READ_GPO_05_SHIFT                              5
#define BCHP_TM_GPO_READ_GPO_05_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_04 [04:04] */
#define BCHP_TM_GPO_READ_GPO_04_MASK                               0x00000010
#define BCHP_TM_GPO_READ_GPO_04_SHIFT                              4
#define BCHP_TM_GPO_READ_GPO_04_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_03 [03:03] */
#define BCHP_TM_GPO_READ_GPO_03_MASK                               0x00000008
#define BCHP_TM_GPO_READ_GPO_03_SHIFT                              3
#define BCHP_TM_GPO_READ_GPO_03_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_02 [02:02] */
#define BCHP_TM_GPO_READ_GPO_02_MASK                               0x00000004
#define BCHP_TM_GPO_READ_GPO_02_SHIFT                              2
#define BCHP_TM_GPO_READ_GPO_02_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_01 [01:01] */
#define BCHP_TM_GPO_READ_GPO_01_MASK                               0x00000002
#define BCHP_TM_GPO_READ_GPO_01_SHIFT                              1
#define BCHP_TM_GPO_READ_GPO_01_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_00 [00:00] */
#define BCHP_TM_GPO_READ_GPO_00_MASK                               0x00000001
#define BCHP_TM_GPO_READ_GPO_00_SHIFT                              0
#define BCHP_TM_GPO_READ_GPO_00_DEFAULT                            0x00000000

/***************************************************************************
 *MTSIF_READ - MTSIF Read Control Register
 ***************************************************************************/
/* TM :: MTSIF_READ :: RSVD [31:22] */
#define BCHP_TM_MTSIF_READ_RSVD_MASK                               0xffc00000
#define BCHP_TM_MTSIF_READ_RSVD_SHIFT                              22
#define BCHP_TM_MTSIF_READ_RSVD_DEFAULT                            0x00000000

/* TM :: MTSIF_READ :: MTSIF1_CLK [21:21] */
#define BCHP_TM_MTSIF_READ_MTSIF1_CLK_MASK                         0x00200000
#define BCHP_TM_MTSIF_READ_MTSIF1_CLK_SHIFT                        21
#define BCHP_TM_MTSIF_READ_MTSIF1_CLK_DEFAULT                      0x00000000

/* TM :: MTSIF_READ :: MTSIF1_SYNC [20:20] */
#define BCHP_TM_MTSIF_READ_MTSIF1_SYNC_MASK                        0x00100000
#define BCHP_TM_MTSIF_READ_MTSIF1_SYNC_SHIFT                       20
#define BCHP_TM_MTSIF_READ_MTSIF1_SYNC_DEFAULT                     0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_7 [19:19] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_7_MASK                      0x00080000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_7_SHIFT                     19
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_7_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_6 [18:18] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_6_MASK                      0x00040000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_6_SHIFT                     18
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_6_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_5 [17:17] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_5_MASK                      0x00020000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_5_SHIFT                     17
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_5_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_4 [16:16] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_4_MASK                      0x00010000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_4_SHIFT                     16
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_4_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_3 [15:15] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_3_MASK                      0x00008000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_3_SHIFT                     15
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_3_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_2 [14:14] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_2_MASK                      0x00004000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_2_SHIFT                     14
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_2_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_1 [13:13] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_1_MASK                      0x00002000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_1_SHIFT                     13
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_1_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF1_DATA_0 [12:12] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_0_MASK                      0x00001000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_0_SHIFT                     12
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_0_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF_ATS_RESET [11:11] */
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_RESET_MASK                    0x00000800
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_RESET_SHIFT                   11
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_RESET_DEFAULT                 0x00000000

/* TM :: MTSIF_READ :: MTSIF_ATS_INC [10:10] */
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_INC_MASK                      0x00000400
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_INC_SHIFT                     10
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_INC_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_CLK [09:09] */
#define BCHP_TM_MTSIF_READ_MTSIF0_CLK_MASK                         0x00000200
#define BCHP_TM_MTSIF_READ_MTSIF0_CLK_SHIFT                        9
#define BCHP_TM_MTSIF_READ_MTSIF0_CLK_DEFAULT                      0x00000000

/* TM :: MTSIF_READ :: MTSIF0_SYNC [08:08] */
#define BCHP_TM_MTSIF_READ_MTSIF0_SYNC_MASK                        0x00000100
#define BCHP_TM_MTSIF_READ_MTSIF0_SYNC_SHIFT                       8
#define BCHP_TM_MTSIF_READ_MTSIF0_SYNC_DEFAULT                     0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_7_MASK                      0x00000080
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_7_SHIFT                     7
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_7_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_6_MASK                      0x00000040
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_6_SHIFT                     6
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_6_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_5_MASK                      0x00000020
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_5_SHIFT                     5
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_5_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_4_MASK                      0x00000010
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_4_SHIFT                     4
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_4_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_3_MASK                      0x00000008
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_3_SHIFT                     3
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_3_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_2_MASK                      0x00000004
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_2_SHIFT                     2
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_2_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_1_MASK                      0x00000002
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_1_SHIFT                     1
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_1_DEFAULT                   0x00000000

/* TM :: MTSIF_READ :: MTSIF0_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_0_MASK                      0x00000001
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_0_SHIFT                     0
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_0_DEFAULT                   0x00000000

/***************************************************************************
 *EE_READ - EE Read Control Register
 ***************************************************************************/
/* TM :: EE_READ :: RSVD [31:05] */
#define BCHP_TM_EE_READ_RSVD_MASK                                  0xffffffe0
#define BCHP_TM_EE_READ_RSVD_SHIFT                                 5
#define BCHP_TM_EE_READ_RSVD_DEFAULT                               0x00000000

/* TM :: EE_READ :: EE_CLK [04:04] */
#define BCHP_TM_EE_READ_EE_CLK_MASK                                0x00000010
#define BCHP_TM_EE_READ_EE_CLK_SHIFT                               4
#define BCHP_TM_EE_READ_EE_CLK_DEFAULT                             0x00000000

/* TM :: EE_READ :: EE_CS_N [03:03] */
#define BCHP_TM_EE_READ_EE_CS_N_MASK                               0x00000008
#define BCHP_TM_EE_READ_EE_CS_N_SHIFT                              3
#define BCHP_TM_EE_READ_EE_CS_N_DEFAULT                            0x00000000

/* TM :: EE_READ :: EE_DO [02:02] */
#define BCHP_TM_EE_READ_EE_DO_MASK                                 0x00000004
#define BCHP_TM_EE_READ_EE_DO_SHIFT                                2
#define BCHP_TM_EE_READ_EE_DO_DEFAULT                              0x00000000

/* TM :: EE_READ :: EE_DI [01:01] */
#define BCHP_TM_EE_READ_EE_DI_MASK                                 0x00000002
#define BCHP_TM_EE_READ_EE_DI_SHIFT                                1
#define BCHP_TM_EE_READ_EE_DI_DEFAULT                              0x00000000

/* TM :: EE_READ :: EE_WP_N [00:00] */
#define BCHP_TM_EE_READ_EE_WP_N_MASK                               0x00000001
#define BCHP_TM_EE_READ_EE_WP_N_SHIFT                              0
#define BCHP_TM_EE_READ_EE_WP_N_DEFAULT                            0x00000000

/***************************************************************************
 *BSC_READ - BSC Read Control Register
 ***************************************************************************/
/* TM :: BSC_READ :: RSVD [31:10] */
#define BCHP_TM_BSC_READ_RSVD_MASK                                 0xfffffc00
#define BCHP_TM_BSC_READ_RSVD_SHIFT                                10
#define BCHP_TM_BSC_READ_RSVD_DEFAULT                              0x00000000

/* TM :: BSC_READ :: BAC_RSTB [09:09] */
#define BCHP_TM_BSC_READ_BAC_RSTB_MASK                             0x00000200
#define BCHP_TM_BSC_READ_BAC_RSTB_SHIFT                            9
#define BCHP_TM_BSC_READ_BAC_RSTB_DEFAULT                          0x00000000

/* TM :: BSC_READ :: BAC_SS [08:08] */
#define BCHP_TM_BSC_READ_BAC_SS_MASK                               0x00000100
#define BCHP_TM_BSC_READ_BAC_SS_SHIFT                              8
#define BCHP_TM_BSC_READ_BAC_SS_DEFAULT                            0x00000000

/* TM :: BSC_READ :: BAC_MOSI [07:07] */
#define BCHP_TM_BSC_READ_BAC_MOSI_MASK                             0x00000080
#define BCHP_TM_BSC_READ_BAC_MOSI_SHIFT                            7
#define BCHP_TM_BSC_READ_BAC_MOSI_DEFAULT                          0x00000000

/* TM :: BSC_READ :: BAC_SCK [06:06] */
#define BCHP_TM_BSC_READ_BAC_SCK_MASK                              0x00000040
#define BCHP_TM_BSC_READ_BAC_SCK_SHIFT                             6
#define BCHP_TM_BSC_READ_BAC_SCK_DEFAULT                           0x00000000

/* TM :: BSC_READ :: BAC_SCL [05:05] */
#define BCHP_TM_BSC_READ_BAC_SCL_MASK                              0x00000020
#define BCHP_TM_BSC_READ_BAC_SCL_SHIFT                             5
#define BCHP_TM_BSC_READ_BAC_SCL_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BAC_SDA [04:04] */
#define BCHP_TM_BSC_READ_BAC_SDA_MASK                              0x00000010
#define BCHP_TM_BSC_READ_BAC_SDA_SHIFT                             4
#define BCHP_TM_BSC_READ_BAC_SDA_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BSC1_SCL [03:03] */
#define BCHP_TM_BSC_READ_BSC1_SCL_MASK                             0x00000008
#define BCHP_TM_BSC_READ_BSC1_SCL_SHIFT                            3
#define BCHP_TM_BSC_READ_BSC1_SCL_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC1_SDA [02:02] */
#define BCHP_TM_BSC_READ_BSC1_SDA_MASK                             0x00000004
#define BCHP_TM_BSC_READ_BSC1_SDA_SHIFT                            2
#define BCHP_TM_BSC_READ_BSC1_SDA_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC0_SCL [01:01] */
#define BCHP_TM_BSC_READ_BSC0_SCL_MASK                             0x00000002
#define BCHP_TM_BSC_READ_BSC0_SCL_SHIFT                            1
#define BCHP_TM_BSC_READ_BSC0_SCL_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC0_SDA [00:00] */
#define BCHP_TM_BSC_READ_BSC0_SDA_MASK                             0x00000001
#define BCHP_TM_BSC_READ_BSC0_SDA_SHIFT                            0
#define BCHP_TM_BSC_READ_BSC0_SDA_DEFAULT                          0x00000001

/***************************************************************************
 *EJTAG_READ - EJTAG Read Control Register
 ***************************************************************************/
/* TM :: EJTAG_READ :: RSVD [31:06] */
#define BCHP_TM_EJTAG_READ_RSVD_MASK                               0xffffffc0
#define BCHP_TM_EJTAG_READ_RSVD_SHIFT                              6
#define BCHP_TM_EJTAG_READ_RSVD_DEFAULT                            0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDO [05:05] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_MASK                          0x00000020
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_SHIFT                         5
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDI [04:04] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_MASK                          0x00000010
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_SHIFT                         4
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: ETJAG_TMS [03:03] */
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_MASK                          0x00000008
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_SHIFT                         3
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TRSTb [02:02] */
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_MASK                        0x00000004
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_SHIFT                       2
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_DEFAULT                     0x00000000

/* TM :: EJTAG_READ :: EJTAG_CE [01:01] */
#define BCHP_TM_EJTAG_READ_EJTAG_CE_MASK                           0x00000002
#define BCHP_TM_EJTAG_READ_EJTAG_CE_SHIFT                          1
#define BCHP_TM_EJTAG_READ_EJTAG_CE_DEFAULT                        0x00000000

/* TM :: EJTAG_READ :: EJTAG_TCK [00:00] */
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_MASK                          0x00000001
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_SHIFT                         0
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_DEFAULT                       0x00000000

/***************************************************************************
 *MISC_READ - Misc Read Control Register
 ***************************************************************************/
/* TM :: MISC_READ :: RSVD [31:07] */
#define BCHP_TM_MISC_READ_RSVD_MASK                                0xffffff80
#define BCHP_TM_MISC_READ_RSVD_SHIFT                               7
#define BCHP_TM_MISC_READ_RSVD_DEFAULT                             0x00000000

/* TM :: MISC_READ :: DSEC_TXOUT0 [06:06] */
#define BCHP_TM_MISC_READ_DSEC_TXOUT0_MASK                         0x00000040
#define BCHP_TM_MISC_READ_DSEC_TXOUT0_SHIFT                        6
#define BCHP_TM_MISC_READ_DSEC_TXOUT0_DEFAULT                      0x00000000

/* TM :: MISC_READ :: DSEC_TXEN0 [05:05] */
#define BCHP_TM_MISC_READ_DSEC_TXEN0_MASK                          0x00000020
#define BCHP_TM_MISC_READ_DSEC_TXEN0_SHIFT                         5
#define BCHP_TM_MISC_READ_DSEC_TXEN0_DEFAULT                       0x00000000

/* TM :: MISC_READ :: IRQb [04:04] */
#define BCHP_TM_MISC_READ_IRQb_MASK                                0x00000010
#define BCHP_TM_MISC_READ_IRQb_SHIFT                               4
#define BCHP_TM_MISC_READ_IRQb_DEFAULT                             0x00000000

/* TM :: MISC_READ :: BYP_OSC [03:03] */
#define BCHP_TM_MISC_READ_BYP_OSC_MASK                             0x00000008
#define BCHP_TM_MISC_READ_BYP_OSC_SHIFT                            3
#define BCHP_TM_MISC_READ_BYP_OSC_DEFAULT                          0x00000000

/* TM :: MISC_READ :: TEST_MODE_2 [02:02] */
#define BCHP_TM_MISC_READ_TEST_MODE_2_MASK                         0x00000004
#define BCHP_TM_MISC_READ_TEST_MODE_2_SHIFT                        2
#define BCHP_TM_MISC_READ_TEST_MODE_2_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_READ_TEST_MODE_1_MASK                         0x00000002
#define BCHP_TM_MISC_READ_TEST_MODE_1_SHIFT                        1
#define BCHP_TM_MISC_READ_TEST_MODE_1_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_READ_TEST_MODE_0_MASK                         0x00000001
#define BCHP_TM_MISC_READ_TEST_MODE_0_SHIFT                        0
#define BCHP_TM_MISC_READ_TEST_MODE_0_DEFAULT                      0x00000000

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* TM :: PIN_STRAP :: RSVD [31:18] */
#define BCHP_TM_PIN_STRAP_RSVD_MASK                                0xfffc0000
#define BCHP_TM_PIN_STRAP_RSVD_SHIFT                               18
#define BCHP_TM_PIN_STRAP_RSVD_DEFAULT                             0x00000000

/* TM :: PIN_STRAP :: STRAP_PORBG_DLY [17:17] */
#define BCHP_TM_PIN_STRAP_STRAP_PORBG_DLY_MASK                     0x00020000
#define BCHP_TM_PIN_STRAP_STRAP_PORBG_DLY_SHIFT                    17
#define BCHP_TM_PIN_STRAP_STRAP_PORBG_DLY_DEFAULT                  0x00000000

/* TM :: PIN_STRAP :: STRAP_XTAL_LDO_CTRL [16:16] */
#define BCHP_TM_PIN_STRAP_STRAP_XTAL_LDO_CTRL_MASK                 0x00010000
#define BCHP_TM_PIN_STRAP_STRAP_XTAL_LDO_CTRL_SHIFT                16
#define BCHP_TM_PIN_STRAP_STRAP_XTAL_LDO_CTRL_DEFAULT              0x00000001

/* TM :: PIN_STRAP :: STRAP_PVTMON_LDO_EN [15:15] */
#define BCHP_TM_PIN_STRAP_STRAP_PVTMON_LDO_EN_MASK                 0x00008000
#define BCHP_TM_PIN_STRAP_STRAP_PVTMON_LDO_EN_SHIFT                15
#define BCHP_TM_PIN_STRAP_STRAP_PVTMON_LDO_EN_DEFAULT              0x00000001

/* TM :: PIN_STRAP :: STRAP_BOOT_MODE [14:13] */
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_MASK                     0x00006000
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_SHIFT                    13
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_DEFAULT                  0x00000000

/* TM :: PIN_STRAP :: STRAP_BSPI_DUAL_LANE [12:12] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_MASK                0x00001000
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_SHIFT               12
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_DEFAULT             0x00000000

/* TM :: PIN_STRAP :: STRAP_BSPI_BIG_ENDIAN [11:11] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_MASK               0x00000800
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_SHIFT              11
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_DEFAULT            0x00000000

/* TM :: PIN_STRAP :: STRAP_BSPI_SPEED [10:09] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_MASK                    0x00000600
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_SHIFT                   9
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_DEFAULT                 0x00000000

/* TM :: PIN_STRAP :: STRAP_HIF_RATE [08:07] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_MASK                      0x00000180
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_SHIFT                     7
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_DEFAULT                   0x00000000

/* TM :: PIN_STRAP :: STRAP_HIF_ASYNCH_DEGLITCH [06:06] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_MASK           0x00000040
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_SHIFT          6
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_DEFAULT        0x00000000

/* TM :: PIN_STRAP :: SBSC_REF_LVL [05:05] */
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_MASK                        0x00000020
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_SHIFT                       5
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_DEFAULT                     0x00000000

/* TM :: PIN_STRAP :: OSC_HIGHPASS [04:04] */
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_MASK                        0x00000010
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_SHIFT                       4
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_DEFAULT                     0x00000000

/* TM :: PIN_STRAP :: OSC_XCORE_BIAS [03:00] */
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_MASK                      0x0000000f
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_SHIFT                     0
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_DEFAULT                   0x00000004

/***************************************************************************
 *TP_DIAG_OUT1 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT1 :: RSVD [31:04] */
#define BCHP_TM_TP_DIAG_OUT1_RSVD_MASK                             0xfffffff0
#define BCHP_TM_TP_DIAG_OUT1_RSVD_SHIFT                            4
#define BCHP_TM_TP_DIAG_OUT1_RSVD_DEFAULT                          0x00000000

/* TM :: TP_DIAG_OUT1 :: TP_DIAG_OUT [03:00] */
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_MASK                      0x0000000f
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_SHIFT                     0
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_DEFAULT                   0x00000000

/***************************************************************************
 *TP_DIAG_OUT0 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT0 :: TP_DIAG_OUT [31:00] */
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_MASK                      0xffffffff
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_SHIFT                     0
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_DEFAULT                   0x00000000

/***************************************************************************
 *TP_IN_EN - TP_IN Enable Control Register
 ***************************************************************************/
/* TM :: TP_IN_EN :: EN [31:00] */
#define BCHP_TM_TP_IN_EN_EN_MASK                                   0xffffffff
#define BCHP_TM_TP_IN_EN_EN_SHIFT                                  0
#define BCHP_TM_TP_IN_EN_EN_DEFAULT                                0x00000000

/***************************************************************************
 *TP_IN_VAL - TP_IN Value Control Register
 ***************************************************************************/
/* TM :: TP_IN_VAL :: VAL [31:00] */
#define BCHP_TM_TP_IN_VAL_VAL_MASK                                 0xffffffff
#define BCHP_TM_TP_IN_VAL_VAL_SHIFT                                0
#define BCHP_TM_TP_IN_VAL_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *DAC_TEST_MODE_CTRL - DAC_TEST_MODE_CTRL Control Register
 ***************************************************************************/
/* TM :: DAC_TEST_MODE_CTRL :: RSVD [31:02] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_MASK                       0xfffffffc
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_SHIFT                      2
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_DEFAULT                    0x00000000

/* TM :: DAC_TEST_MODE_CTRL :: CLK_EDGE_SEL [01:01] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_MASK               0x00000002
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_SHIFT              1
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_DEFAULT            0x00000000

/* TM :: DAC_TEST_MODE_CTRL :: EN [00:00] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_MASK                         0x00000001
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_SHIFT                        0
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_DEFAULT                      0x00000000

/***************************************************************************
 *TS_MODE_CTRL - TS Mode Control Register
 ***************************************************************************/
/* TM :: TS_MODE_CTRL :: RSVD_4 [31:04] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_4_MASK                           0xfffffff0
#define BCHP_TM_TS_MODE_CTRL_RSVD_4_SHIFT                          4
#define BCHP_TM_TS_MODE_CTRL_RSVD_4_DEFAULT                        0x00000000

/* TM :: TS_MODE_CTRL :: RSVD_3 [03:03] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_3_MASK                           0x00000008
#define BCHP_TM_TS_MODE_CTRL_RSVD_3_SHIFT                          3
#define BCHP_TM_TS_MODE_CTRL_RSVD_3_DEFAULT                        0x00000000

/* TM :: TS_MODE_CTRL :: RSVD_2 [02:02] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_2_MASK                           0x00000004
#define BCHP_TM_TS_MODE_CTRL_RSVD_2_SHIFT                          2
#define BCHP_TM_TS_MODE_CTRL_RSVD_2_DEFAULT                        0x00000000

/* TM :: TS_MODE_CTRL :: RSVD_1 [01:01] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_1_MASK                           0x00000002
#define BCHP_TM_TS_MODE_CTRL_RSVD_1_SHIFT                          1
#define BCHP_TM_TS_MODE_CTRL_RSVD_1_DEFAULT                        0x00000000

/* TM :: TS_MODE_CTRL :: RSVD_0 [00:00] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_0_MASK                           0x00000001
#define BCHP_TM_TS_MODE_CTRL_RSVD_0_SHIFT                          0
#define BCHP_TM_TS_MODE_CTRL_RSVD_0_DEFAULT                        0x00000000

/***************************************************************************
 *EXT_TS_INPUT_CTRL - External TS Input Control Register
 ***************************************************************************/
/* TM :: EXT_TS_INPUT_CTRL :: RSVD [31:04] */
#define BCHP_TM_EXT_TS_INPUT_CTRL_RSVD_MASK                        0xfffffff0
#define BCHP_TM_EXT_TS_INPUT_CTRL_RSVD_SHIFT                       4
#define BCHP_TM_EXT_TS_INPUT_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: EXT_TS_INPUT_CTRL :: MTSIF_RX_SEL [03:02] */
#define BCHP_TM_EXT_TS_INPUT_CTRL_MTSIF_RX_SEL_MASK                0x0000000c
#define BCHP_TM_EXT_TS_INPUT_CTRL_MTSIF_RX_SEL_SHIFT               2
#define BCHP_TM_EXT_TS_INPUT_CTRL_MTSIF_RX_SEL_DEFAULT             0x00000000

/* TM :: EXT_TS_INPUT_CTRL :: EXT2_TS_IN_SEL [01:01] */
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT2_TS_IN_SEL_MASK              0x00000002
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT2_TS_IN_SEL_SHIFT             1
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT2_TS_IN_SEL_DEFAULT           0x00000000

/* TM :: EXT_TS_INPUT_CTRL :: EXT_TS_IN_SEL [00:00] */
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT_TS_IN_SEL_MASK               0x00000001
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT_TS_IN_SEL_SHIFT              0
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT_TS_IN_SEL_DEFAULT            0x00000000

/***************************************************************************
 *BERT_CTRL - BERT Interface Control Register
 ***************************************************************************/
/* TM :: BERT_CTRL :: RSVD1 [31:07] */
#define BCHP_TM_BERT_CTRL_RSVD1_MASK                               0xffffff80
#define BCHP_TM_BERT_CTRL_RSVD1_SHIFT                              7
#define BCHP_TM_BERT_CTRL_RSVD1_DEFAULT                            0x00000000

/* TM :: BERT_CTRL :: RSVD0 [06:06] */
#define BCHP_TM_BERT_CTRL_RSVD0_MASK                               0x00000040
#define BCHP_TM_BERT_CTRL_RSVD0_SHIFT                              6
#define BCHP_TM_BERT_CTRL_RSVD0_DEFAULT                            0x00000000

/* TM :: BERT_CTRL :: CLK_POL_SEL [05:05] */
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_MASK                         0x00000020
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_SHIFT                        5
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_DEFAULT                      0x00000000

/* TM :: BERT_CTRL :: PAR_SEL_MODE [04:04] */
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_MASK                        0x00000010
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_SHIFT                       4
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_DEFAULT                     0x00000000

/* TM :: BERT_CTRL :: BERT_EN [03:03] */
#define BCHP_TM_BERT_CTRL_BERT_EN_MASK                             0x00000008
#define BCHP_TM_BERT_CTRL_BERT_EN_SHIFT                            3
#define BCHP_TM_BERT_CTRL_BERT_EN_DEFAULT                          0x00000000

/* TM :: BERT_CTRL :: CH_SEL [02:00] */
#define BCHP_TM_BERT_CTRL_CH_SEL_MASK                              0x00000007
#define BCHP_TM_BERT_CTRL_CH_SEL_SHIFT                             0
#define BCHP_TM_BERT_CTRL_CH_SEL_DEFAULT                           0x00000000

/***************************************************************************
 *ACQ_DEBUG_CTRL - Acquisition Debug Control Register
 ***************************************************************************/
/* TM :: ACQ_DEBUG_CTRL :: RSVD0 [31:01] */
#define BCHP_TM_ACQ_DEBUG_CTRL_RSVD0_MASK                          0xfffffffe
#define BCHP_TM_ACQ_DEBUG_CTRL_RSVD0_SHIFT                         1
#define BCHP_TM_ACQ_DEBUG_CTRL_RSVD0_DEFAULT                       0x00000000

/* TM :: ACQ_DEBUG_CTRL :: EN [00:00] */
#define BCHP_TM_ACQ_DEBUG_CTRL_EN_MASK                             0x00000001
#define BCHP_TM_ACQ_DEBUG_CTRL_EN_SHIFT                            0
#define BCHP_TM_ACQ_DEBUG_CTRL_EN_DEFAULT                          0x00000000

/***************************************************************************
 *ERROR_MON_CTRL - Error Monitor Control Register
 ***************************************************************************/
/* TM :: ERROR_MON_CTRL :: RSVD0 [31:01] */
#define BCHP_TM_ERROR_MON_CTRL_RSVD0_MASK                          0xfffffffe
#define BCHP_TM_ERROR_MON_CTRL_RSVD0_SHIFT                         1
#define BCHP_TM_ERROR_MON_CTRL_RSVD0_DEFAULT                       0x00000000

/* TM :: ERROR_MON_CTRL :: EN [00:00] */
#define BCHP_TM_ERROR_MON_CTRL_EN_MASK                             0x00000001
#define BCHP_TM_ERROR_MON_CTRL_EN_SHIFT                            0
#define BCHP_TM_ERROR_MON_CTRL_EN_DEFAULT                          0x00000000

/***************************************************************************
 *DSEC_TX_EN - Enable for DiSEqC Channel Outputs 1-3
 ***************************************************************************/
/* TM :: DSEC_TX_EN :: RSVD [31:24] */
#define BCHP_TM_DSEC_TX_EN_RSVD_MASK                               0xff000000
#define BCHP_TM_DSEC_TX_EN_RSVD_SHIFT                              24
#define BCHP_TM_DSEC_TX_EN_RSVD_DEFAULT                            0x00000000

/* TM :: DSEC_TX_EN :: ALT_EN1 [23:23] */
#define BCHP_TM_DSEC_TX_EN_ALT_EN1_MASK                            0x00800000
#define BCHP_TM_DSEC_TX_EN_ALT_EN1_SHIFT                           23
#define BCHP_TM_DSEC_TX_EN_ALT_EN1_DEFAULT                         0x00000000

/* TM :: DSEC_TX_EN :: ALT_OUT1 [22:22] */
#define BCHP_TM_DSEC_TX_EN_ALT_OUT1_MASK                           0x00400000
#define BCHP_TM_DSEC_TX_EN_ALT_OUT1_SHIFT                          22
#define BCHP_TM_DSEC_TX_EN_ALT_OUT1_DEFAULT                        0x00000000

/* TM :: DSEC_TX_EN :: SEL_OUT3 [21:20] */
#define BCHP_TM_DSEC_TX_EN_SEL_OUT3_MASK                           0x00300000
#define BCHP_TM_DSEC_TX_EN_SEL_OUT3_SHIFT                          20
#define BCHP_TM_DSEC_TX_EN_SEL_OUT3_DEFAULT                        0x00000000

/* TM :: DSEC_TX_EN :: OUT3 [19:19] */
#define BCHP_TM_DSEC_TX_EN_OUT3_MASK                               0x00080000
#define BCHP_TM_DSEC_TX_EN_OUT3_SHIFT                              19
#define BCHP_TM_DSEC_TX_EN_OUT3_DEFAULT                            0x00000000

/* TM :: DSEC_TX_EN :: SEL_EN3 [18:17] */
#define BCHP_TM_DSEC_TX_EN_SEL_EN3_MASK                            0x00060000
#define BCHP_TM_DSEC_TX_EN_SEL_EN3_SHIFT                           17
#define BCHP_TM_DSEC_TX_EN_SEL_EN3_DEFAULT                         0x00000000

/* TM :: DSEC_TX_EN :: EN3 [16:16] */
#define BCHP_TM_DSEC_TX_EN_EN3_MASK                                0x00010000
#define BCHP_TM_DSEC_TX_EN_EN3_SHIFT                               16
#define BCHP_TM_DSEC_TX_EN_EN3_DEFAULT                             0x00000000

/* TM :: DSEC_TX_EN :: SEL_OUT2 [15:14] */
#define BCHP_TM_DSEC_TX_EN_SEL_OUT2_MASK                           0x0000c000
#define BCHP_TM_DSEC_TX_EN_SEL_OUT2_SHIFT                          14
#define BCHP_TM_DSEC_TX_EN_SEL_OUT2_DEFAULT                        0x00000000

/* TM :: DSEC_TX_EN :: OUT2 [13:13] */
#define BCHP_TM_DSEC_TX_EN_OUT2_MASK                               0x00002000
#define BCHP_TM_DSEC_TX_EN_OUT2_SHIFT                              13
#define BCHP_TM_DSEC_TX_EN_OUT2_DEFAULT                            0x00000000

/* TM :: DSEC_TX_EN :: SEL_EN2 [12:11] */
#define BCHP_TM_DSEC_TX_EN_SEL_EN2_MASK                            0x00001800
#define BCHP_TM_DSEC_TX_EN_SEL_EN2_SHIFT                           11
#define BCHP_TM_DSEC_TX_EN_SEL_EN2_DEFAULT                         0x00000000

/* TM :: DSEC_TX_EN :: EN2 [10:10] */
#define BCHP_TM_DSEC_TX_EN_EN2_MASK                                0x00000400
#define BCHP_TM_DSEC_TX_EN_EN2_SHIFT                               10
#define BCHP_TM_DSEC_TX_EN_EN2_DEFAULT                             0x00000000

/* TM :: DSEC_TX_EN :: SEL_OUT1 [09:08] */
#define BCHP_TM_DSEC_TX_EN_SEL_OUT1_MASK                           0x00000300
#define BCHP_TM_DSEC_TX_EN_SEL_OUT1_SHIFT                          8
#define BCHP_TM_DSEC_TX_EN_SEL_OUT1_DEFAULT                        0x00000000

/* TM :: DSEC_TX_EN :: OUT1 [07:07] */
#define BCHP_TM_DSEC_TX_EN_OUT1_MASK                               0x00000080
#define BCHP_TM_DSEC_TX_EN_OUT1_SHIFT                              7
#define BCHP_TM_DSEC_TX_EN_OUT1_DEFAULT                            0x00000000

/* TM :: DSEC_TX_EN :: SEL_EN1 [06:05] */
#define BCHP_TM_DSEC_TX_EN_SEL_EN1_MASK                            0x00000060
#define BCHP_TM_DSEC_TX_EN_SEL_EN1_SHIFT                           5
#define BCHP_TM_DSEC_TX_EN_SEL_EN1_DEFAULT                         0x00000000

/* TM :: DSEC_TX_EN :: EN1 [04:04] */
#define BCHP_TM_DSEC_TX_EN_EN1_MASK                                0x00000010
#define BCHP_TM_DSEC_TX_EN_EN1_SHIFT                               4
#define BCHP_TM_DSEC_TX_EN_EN1_DEFAULT                             0x00000000

/* TM :: DSEC_TX_EN :: SEL_OUT0 [03:02] */
#define BCHP_TM_DSEC_TX_EN_SEL_OUT0_MASK                           0x0000000c
#define BCHP_TM_DSEC_TX_EN_SEL_OUT0_SHIFT                          2
#define BCHP_TM_DSEC_TX_EN_SEL_OUT0_DEFAULT                        0x00000000

/* TM :: DSEC_TX_EN :: SEL_EN0 [01:00] */
#define BCHP_TM_DSEC_TX_EN_SEL_EN0_MASK                            0x00000003
#define BCHP_TM_DSEC_TX_EN_SEL_EN0_SHIFT                           0
#define BCHP_TM_DSEC_TX_EN_SEL_EN0_DEFAULT                         0x00000000

/***************************************************************************
 *DSEC_ACW - Enable for DiSEqC for ACW mode
 ***************************************************************************/
/* TM :: DSEC_ACW :: RSVD [31:12] */
#define BCHP_TM_DSEC_ACW_RSVD_MASK                                 0xfffff000
#define BCHP_TM_DSEC_ACW_RSVD_SHIFT                                12
#define BCHP_TM_DSEC_ACW_RSVD_DEFAULT                              0x00000000

/* TM :: DSEC_ACW :: SEL_VCTL1 [11:10] */
#define BCHP_TM_DSEC_ACW_SEL_VCTL1_MASK                            0x00000c00
#define BCHP_TM_DSEC_ACW_SEL_VCTL1_SHIFT                           10
#define BCHP_TM_DSEC_ACW_SEL_VCTL1_DEFAULT                         0x00000000

/* TM :: DSEC_ACW :: EN_VCTL1_GPO [09:09] */
#define BCHP_TM_DSEC_ACW_EN_VCTL1_GPO_MASK                         0x00000200
#define BCHP_TM_DSEC_ACW_EN_VCTL1_GPO_SHIFT                        9
#define BCHP_TM_DSEC_ACW_EN_VCTL1_GPO_DEFAULT                      0x00000000

/* TM :: DSEC_ACW :: SEL_VTOP1 [08:07] */
#define BCHP_TM_DSEC_ACW_SEL_VTOP1_MASK                            0x00000180
#define BCHP_TM_DSEC_ACW_SEL_VTOP1_SHIFT                           7
#define BCHP_TM_DSEC_ACW_SEL_VTOP1_DEFAULT                         0x00000000

/* TM :: DSEC_ACW :: EN_VTOP1_GPO [06:06] */
#define BCHP_TM_DSEC_ACW_EN_VTOP1_GPO_MASK                         0x00000040
#define BCHP_TM_DSEC_ACW_EN_VTOP1_GPO_SHIFT                        6
#define BCHP_TM_DSEC_ACW_EN_VTOP1_GPO_DEFAULT                      0x00000000

/* TM :: DSEC_ACW :: SEL_VCTL0 [05:04] */
#define BCHP_TM_DSEC_ACW_SEL_VCTL0_MASK                            0x00000030
#define BCHP_TM_DSEC_ACW_SEL_VCTL0_SHIFT                           4
#define BCHP_TM_DSEC_ACW_SEL_VCTL0_DEFAULT                         0x00000000

/* TM :: DSEC_ACW :: EN_VCTL0_GPO [03:03] */
#define BCHP_TM_DSEC_ACW_EN_VCTL0_GPO_MASK                         0x00000008
#define BCHP_TM_DSEC_ACW_EN_VCTL0_GPO_SHIFT                        3
#define BCHP_TM_DSEC_ACW_EN_VCTL0_GPO_DEFAULT                      0x00000000

/* TM :: DSEC_ACW :: SEL_VTOP0 [02:01] */
#define BCHP_TM_DSEC_ACW_SEL_VTOP0_MASK                            0x00000006
#define BCHP_TM_DSEC_ACW_SEL_VTOP0_SHIFT                           1
#define BCHP_TM_DSEC_ACW_SEL_VTOP0_DEFAULT                         0x00000000

/* TM :: DSEC_ACW :: EN_VTOP0_GPO [00:00] */
#define BCHP_TM_DSEC_ACW_EN_VTOP0_GPO_MASK                         0x00000001
#define BCHP_TM_DSEC_ACW_EN_VTOP0_GPO_SHIFT                        0
#define BCHP_TM_DSEC_ACW_EN_VTOP0_GPO_DEFAULT                      0x00000000

/***************************************************************************
 *TEST_CTRL - Test Control Register
 ***************************************************************************/
/* TM :: TEST_CTRL :: MISC_CTRL [31:06] */
#define BCHP_TM_TEST_CTRL_MISC_CTRL_MASK                           0xffffffc0
#define BCHP_TM_TEST_CTRL_MISC_CTRL_SHIFT                          6
#define BCHP_TM_TEST_CTRL_MISC_CTRL_DEFAULT                        0x00000000

/* TM :: TEST_CTRL :: TM_TXOUT_OEB [05:05] */
#define BCHP_TM_TEST_CTRL_TM_TXOUT_OEB_MASK                        0x00000020
#define BCHP_TM_TEST_CTRL_TM_TXOUT_OEB_SHIFT                       5
#define BCHP_TM_TEST_CTRL_TM_TXOUT_OEB_DEFAULT                     0x00000001

/* TM :: TEST_CTRL :: TM_TXEN_OEB [04:04] */
#define BCHP_TM_TEST_CTRL_TM_TXEN_OEB_MASK                         0x00000010
#define BCHP_TM_TEST_CTRL_TM_TXEN_OEB_SHIFT                        4
#define BCHP_TM_TEST_CTRL_TM_TXEN_OEB_DEFAULT                      0x00000001

/* TM :: TEST_CTRL :: RCVR_CLK_BYP_SEL [03:03] */
#define BCHP_TM_TEST_CTRL_RCVR_CLK_BYP_SEL_MASK                    0x00000008
#define BCHP_TM_TEST_CTRL_RCVR_CLK_BYP_SEL_SHIFT                   3
#define BCHP_TM_TEST_CTRL_RCVR_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: OPLL_CLK_BYP_SEL [02:02] */
#define BCHP_TM_TEST_CTRL_OPLL_CLK_BYP_SEL_MASK                    0x00000004
#define BCHP_TM_TEST_CTRL_OPLL_CLK_BYP_SEL_SHIFT                   2
#define BCHP_TM_TEST_CTRL_OPLL_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF_CLK_BYP_SEL [01:01] */
#define BCHP_TM_TEST_CTRL_AIF_CLK_BYP_SEL_MASK                     0x00000002
#define BCHP_TM_TEST_CTRL_AIF_CLK_BYP_SEL_SHIFT                    1
#define BCHP_TM_TEST_CTRL_AIF_CLK_BYP_SEL_DEFAULT                  0x00000000

/* TM :: TEST_CTRL :: FSK_CLK_BYP_SEL [00:00] */
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_MASK                     0x00000001
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_SHIFT                    0
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_DEFAULT                  0x00000000

/***************************************************************************
 *WAKEUP_CTRL - Wakeup Control Register
 ***************************************************************************/
/* TM :: WAKEUP_CTRL :: RSVD [31:04] */
#define BCHP_TM_WAKEUP_CTRL_RSVD_MASK                              0xfffffff0
#define BCHP_TM_WAKEUP_CTRL_RSVD_SHIFT                             4
#define BCHP_TM_WAKEUP_CTRL_RSVD_DEFAULT                           0x00000000

/* TM :: WAKEUP_CTRL :: WAKEUP_EVENT_EN [03:03] */
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_EVENT_EN_MASK                   0x00000008
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_EVENT_EN_SHIFT                  3
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_EVENT_EN_DEFAULT                0x00000000

/* TM :: WAKEUP_CTRL :: WAKEUP_INTR_EN [02:02] */
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_INTR_EN_MASK                    0x00000004
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_INTR_EN_SHIFT                   2
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_INTR_EN_DEFAULT                 0x00000000

/* TM :: WAKEUP_CTRL :: EVENT_POL [01:01] */
#define BCHP_TM_WAKEUP_CTRL_EVENT_POL_MASK                         0x00000002
#define BCHP_TM_WAKEUP_CTRL_EVENT_POL_SHIFT                        1
#define BCHP_TM_WAKEUP_CTRL_EVENT_POL_DEFAULT                      0x00000000

/* TM :: WAKEUP_CTRL :: INTR_POL [00:00] */
#define BCHP_TM_WAKEUP_CTRL_INTR_POL_MASK                          0x00000001
#define BCHP_TM_WAKEUP_CTRL_INTR_POL_SHIFT                         0
#define BCHP_TM_WAKEUP_CTRL_INTR_POL_DEFAULT                       0x00000000

/***************************************************************************
 *CWD_CTRL - CWD Control Register
 ***************************************************************************/
/* TM :: CWD_CTRL :: RSVD_1 [31:07] */
#define BCHP_TM_CWD_CTRL_RSVD_1_MASK                               0xffffff80
#define BCHP_TM_CWD_CTRL_RSVD_1_SHIFT                              7
#define BCHP_TM_CWD_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: CWD_CTRL :: POL [06:06] */
#define BCHP_TM_CWD_CTRL_POL_MASK                                  0x00000040
#define BCHP_TM_CWD_CTRL_POL_SHIFT                                 6
#define BCHP_TM_CWD_CTRL_POL_DEFAULT                               0x00000000

/* TM :: CWD_CTRL :: EN [05:05] */
#define BCHP_TM_CWD_CTRL_EN_MASK                                   0x00000020
#define BCHP_TM_CWD_CTRL_EN_SHIFT                                  5
#define BCHP_TM_CWD_CTRL_EN_DEFAULT                                0x00000000

/* TM :: CWD_CTRL :: SEL [04:00] */
#define BCHP_TM_CWD_CTRL_SEL_MASK                                  0x0000001f
#define BCHP_TM_CWD_CTRL_SEL_SHIFT                                 0
#define BCHP_TM_CWD_CTRL_SEL_DEFAULT                               0x00000000

/***************************************************************************
 *PDD_CTRL - PDD Control Register
 ***************************************************************************/
/* TM :: PDD_CTRL :: RSVD_1 [31:07] */
#define BCHP_TM_PDD_CTRL_RSVD_1_MASK                               0xffffff80
#define BCHP_TM_PDD_CTRL_RSVD_1_SHIFT                              7
#define BCHP_TM_PDD_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: PDD_CTRL :: POL [06:06] */
#define BCHP_TM_PDD_CTRL_POL_MASK                                  0x00000040
#define BCHP_TM_PDD_CTRL_POL_SHIFT                                 6
#define BCHP_TM_PDD_CTRL_POL_DEFAULT                               0x00000000

/* TM :: PDD_CTRL :: EN [05:05] */
#define BCHP_TM_PDD_CTRL_EN_MASK                                   0x00000020
#define BCHP_TM_PDD_CTRL_EN_SHIFT                                  5
#define BCHP_TM_PDD_CTRL_EN_DEFAULT                                0x00000000

/* TM :: PDD_CTRL :: SEL [04:00] */
#define BCHP_TM_PDD_CTRL_SEL_MASK                                  0x0000001f
#define BCHP_TM_PDD_CTRL_SEL_SHIFT                                 0
#define BCHP_TM_PDD_CTRL_SEL_DEFAULT                               0x00000000

/***************************************************************************
 *EXT_MTSIF_CLK_EN - External MTSIF Clock Enable Register
 ***************************************************************************/
/* TM :: EXT_MTSIF_CLK_EN :: RSVD [31:01] */
#define BCHP_TM_EXT_MTSIF_CLK_EN_RSVD_MASK                         0xfffffffe
#define BCHP_TM_EXT_MTSIF_CLK_EN_RSVD_SHIFT                        1
#define BCHP_TM_EXT_MTSIF_CLK_EN_RSVD_DEFAULT                      0x00000000

/* TM :: EXT_MTSIF_CLK_EN :: EN [00:00] */
#define BCHP_TM_EXT_MTSIF_CLK_EN_EN_MASK                           0x00000001
#define BCHP_TM_EXT_MTSIF_CLK_EN_EN_SHIFT                          0
#define BCHP_TM_EXT_MTSIF_CLK_EN_EN_DEFAULT                        0x00000000

/***************************************************************************
 *EE_HOLD_EN - EE HOLD_N Enable Register
 ***************************************************************************/
/* TM :: EE_HOLD_EN :: RSVD [31:01] */
#define BCHP_TM_EE_HOLD_EN_RSVD_MASK                               0xfffffffe
#define BCHP_TM_EE_HOLD_EN_RSVD_SHIFT                              1
#define BCHP_TM_EE_HOLD_EN_RSVD_DEFAULT                            0x00000000

/* TM :: EE_HOLD_EN :: EN [00:00] */
#define BCHP_TM_EE_HOLD_EN_EN_MASK                                 0x00000001
#define BCHP_TM_EE_HOLD_EN_EN_SHIFT                                0
#define BCHP_TM_EE_HOLD_EN_EN_DEFAULT                              0x00000000

/***************************************************************************
 *TP_IN_SRC_SEL - TP_IN Source Control Register
 ***************************************************************************/
/* TM :: TP_IN_SRC_SEL :: RSVD [31:01] */
#define BCHP_TM_TP_IN_SRC_SEL_RSVD_MASK                            0xfffffffe
#define BCHP_TM_TP_IN_SRC_SEL_RSVD_SHIFT                           1
#define BCHP_TM_TP_IN_SRC_SEL_RSVD_DEFAULT                         0x00000000

/* TM :: TP_IN_SRC_SEL :: SRC [00:00] */
#define BCHP_TM_TP_IN_SRC_SEL_SRC_MASK                             0x00000001
#define BCHP_TM_TP_IN_SRC_SEL_SRC_SHIFT                            0
#define BCHP_TM_TP_IN_SRC_SEL_SRC_DEFAULT                          0x00000001

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_MASK               0xfffffff0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_SHIFT              4

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK       0x00000008
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT      3
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT    0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK        0x00000004
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT       2
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT     0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK          0x00000002
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT         1
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT       0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK   0x00000001
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT  0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT    0
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT  0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK      0xffffffff
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT     0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Reference Counter Status Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_MASK              0xfffffffe
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT             1

/* TM :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK         0x00000001
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT        0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT    0

/***************************************************************************
 *CLK_OBSERVATION_CTRL - Clock Observation Control Register
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL :: TFEC_OBSERVE_EN [31:31] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_EN_MASK          0x80000000
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_EN_SHIFT         31
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: TFEC_OBSERVE_DIV_EN [30:30] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_DIV_EN_MASK      0x40000000
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_DIV_EN_SHIFT     30
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_3 [29:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_3_MASK                   0x30000000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_3_SHIFT                  28
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_3_DEFAULT                0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: TFEC_OBSERVE_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_CTRL_MASK        0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_CTRL_SHIFT       24
#define BCHP_TM_CLK_OBSERVATION_CTRL_TFEC_OBSERVE_CTRL_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: AFEC_OBSERVE_EN [23:23] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_EN_MASK          0x00800000
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_EN_SHIFT         23
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: AFEC_OBSERVE_DIV_EN [22:22] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_DIV_EN_MASK      0x00400000
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_DIV_EN_SHIFT     22
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_2 [21:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_2_MASK                   0x00300000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_2_SHIFT                  20
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_2_DEFAULT                0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: AFEC_OBSERVE_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_CTRL_MASK        0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_CTRL_SHIFT       16
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_CTRL_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RCVR_OBSERVE_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_EN_MASK          0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_EN_SHIFT         15
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RCVR_OBSERVE_DIV_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_DIV_EN_MASK      0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_DIV_EN_SHIFT     14
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_1 [13:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_1_MASK                   0x00003000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_1_SHIFT                  12
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_1_DEFAULT                0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RCVR_OBSERVE_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_CTRL_MASK        0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_CTRL_SHIFT       8
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_CTRL_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: CK_OBSERVE_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_EN_MASK            0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_EN_SHIFT           7
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_EN_DEFAULT         0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_0 [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_0_MASK                   0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_0_SHIFT                  6
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_0_DEFAULT                0x00000000

/* TM :: CLK_OBSERVATION_CTRL :: CK_OBSERVE_MUX_SEL [05:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_MUX_SEL_MASK       0x0000003f
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_MUX_SEL_SHIFT      0
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_MUX_SEL_DEFAULT    0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL2 - Clock Observation Control Register 2
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL2 :: AIF2_OBSERVE_EN [31:31] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_EN_MASK         0x80000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_EN_SHIFT        31
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF2_OBSERVE_DIV_EN [30:30] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_MASK     0x40000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_SHIFT    30
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: RSVD_3 [29:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_3_MASK                  0x30000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_3_SHIFT                 28
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_3_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF2_OBSERVE_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_CTRL_MASK       0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_CTRL_SHIFT      24
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_CTRL_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF1_OBSERVE_EN [23:23] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_EN_MASK         0x00800000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_EN_SHIFT        23
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF1_OBSERVE_DIV_EN [22:22] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_MASK     0x00400000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_SHIFT    22
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: RSVD_2 [21:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_2_MASK                  0x00300000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_2_SHIFT                 20
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_2_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF1_OBSERVE_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_CTRL_MASK       0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_CTRL_SHIFT      16
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_CTRL_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF0_OBSERVE_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_EN_MASK         0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_EN_SHIFT        15
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF0_OBSERVE_DIV_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_MASK     0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_SHIFT    14
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: RSVD_1 [13:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_1_MASK                  0x00003000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_1_SHIFT                 12
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_1_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF0_OBSERVE_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_CTRL_MASK       0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_CTRL_SHIFT      8
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_CTRL_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: CHAN_OBSERVE_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_EN_MASK         0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_EN_SHIFT        7
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: CHAN_OBSERVE_DIV_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_DIV_EN_MASK     0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_DIV_EN_SHIFT    6
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: RSVD_0 [05:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_0_MASK                  0x00000030
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_0_SHIFT                 4
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_0_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: CHAN_OBSERVE_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_CTRL_MASK       0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_CTRL_SHIFT      0
#define BCHP_TM_CLK_OBSERVATION_CTRL2_CHAN_OBSERVE_CTRL_DEFAULT    0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL3 - Clock Observation Control Register 3
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL3 :: RSVD_4 [31:25] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_4_MASK                  0xfe000000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_4_SHIFT                 25
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_4_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: CG_CLK_DIV [24:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CG_CLK_DIV_MASK              0x01000000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CG_CLK_DIV_SHIFT             24
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CG_CLK_DIV_DEFAULT           0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: FSK_OBSERVE_EN [23:23] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_EN_MASK          0x00800000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_EN_SHIFT         23
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: FSK_OBSERVE_DIV_EN [22:22] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_DIV_EN_MASK      0x00400000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_DIV_EN_SHIFT     22
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: RSVD_2 [21:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_2_MASK                  0x00300000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_2_SHIFT                 20
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_2_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: FSK_OBSERVE_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_CTRL_MASK        0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_CTRL_SHIFT       16
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_CTRL_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF_MDAC_OBSERVE_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_EN_MASK     0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_EN_SHIFT    15
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF_MDAC_OBSERVE_DIV_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_DIV_EN_MASK 0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_DIV_EN_SHIFT 14
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: RSVD_1 [13:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_1_MASK                  0x00003000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_1_SHIFT                 12
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_1_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF_MDAC_OBSERVE_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_CTRL_MASK   0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_CTRL_SHIFT  8
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF3_OBSERVE_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_EN_MASK         0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_EN_SHIFT        7
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF3_OBSERVE_DIV_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_DIV_EN_MASK     0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_DIV_EN_SHIFT    6
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: RSVD_0 [05:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_0_MASK                  0x00000030
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_0_SHIFT                 4
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_0_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF3_OBSERVE_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_CTRL_MASK       0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_CTRL_SHIFT      0
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_CTRL_DEFAULT    0x00000000

/***************************************************************************
 *FSK_MISC_CTRL - FSK MISC Control Register
 ***************************************************************************/
/* TM :: FSK_MISC_CTRL :: RSVD_1 [31:05] */
#define BCHP_TM_FSK_MISC_CTRL_RSVD_1_MASK                          0xffffffe0
#define BCHP_TM_FSK_MISC_CTRL_RSVD_1_SHIFT                         5
#define BCHP_TM_FSK_MISC_CTRL_RSVD_1_DEFAULT                       0x00000000

/* TM :: FSK_MISC_CTRL :: EXT_RX_IN_SEL [04:04] */
#define BCHP_TM_FSK_MISC_CTRL_EXT_RX_IN_SEL_MASK                   0x00000010
#define BCHP_TM_FSK_MISC_CTRL_EXT_RX_IN_SEL_SHIFT                  4
#define BCHP_TM_FSK_MISC_CTRL_EXT_RX_IN_SEL_DEFAULT                0x00000000

/* TM :: FSK_MISC_CTRL :: DSEC_IN_SEL [03:03] */
#define BCHP_TM_FSK_MISC_CTRL_DSEC_IN_SEL_MASK                     0x00000008
#define BCHP_TM_FSK_MISC_CTRL_DSEC_IN_SEL_SHIFT                    3
#define BCHP_TM_FSK_MISC_CTRL_DSEC_IN_SEL_DEFAULT                  0x00000000

/* TM :: FSK_MISC_CTRL :: RX_BYP_DATA_SEL [02:02] */
#define BCHP_TM_FSK_MISC_CTRL_RX_BYP_DATA_SEL_MASK                 0x00000004
#define BCHP_TM_FSK_MISC_CTRL_RX_BYP_DATA_SEL_SHIFT                2
#define BCHP_TM_FSK_MISC_CTRL_RX_BYP_DATA_SEL_DEFAULT              0x00000000

/* TM :: FSK_MISC_CTRL :: UART_MAN_DATA_SEL [01:01] */
#define BCHP_TM_FSK_MISC_CTRL_UART_MAN_DATA_SEL_MASK               0x00000002
#define BCHP_TM_FSK_MISC_CTRL_UART_MAN_DATA_SEL_SHIFT              1
#define BCHP_TM_FSK_MISC_CTRL_UART_MAN_DATA_SEL_DEFAULT            0x00000000

/* TM :: FSK_MISC_CTRL :: PKT_ENABLE_SEL [00:00] */
#define BCHP_TM_FSK_MISC_CTRL_PKT_ENABLE_SEL_MASK                  0x00000001
#define BCHP_TM_FSK_MISC_CTRL_PKT_ENABLE_SEL_SHIFT                 0
#define BCHP_TM_FSK_MISC_CTRL_PKT_ENABLE_SEL_DEFAULT               0x00000000

/***************************************************************************
 *MTSIF_ATS_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF_ATS_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_1_MASK                         0xffffff00
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_1_SHIFT                        8
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_1_DEFAULT                      0x00000000

/* TM :: MTSIF_ATS_CTRL :: RSVD_0 [07:04] */
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_0_MASK                         0x000000f0
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_0_SHIFT                        4
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_0_DEFAULT                      0x00000000

/* TM :: MTSIF_ATS_CTRL :: SLEW [03:03] */
#define BCHP_TM_MTSIF_ATS_CTRL_SLEW_MASK                           0x00000008
#define BCHP_TM_MTSIF_ATS_CTRL_SLEW_SHIFT                          3
#define BCHP_TM_MTSIF_ATS_CTRL_SLEW_DEFAULT                        0x00000000

/* TM :: MTSIF_ATS_CTRL :: EN_AMP [02:02] */
#define BCHP_TM_MTSIF_ATS_CTRL_EN_AMP_MASK                         0x00000004
#define BCHP_TM_MTSIF_ATS_CTRL_EN_AMP_SHIFT                        2
#define BCHP_TM_MTSIF_ATS_CTRL_EN_AMP_DEFAULT                      0x00000000

/* TM :: MTSIF_ATS_CTRL :: DRIVE_MODE [01:00] */
#define BCHP_TM_MTSIF_ATS_CTRL_DRIVE_MODE_MASK                     0x00000003
#define BCHP_TM_MTSIF_ATS_CTRL_DRIVE_MODE_SHIFT                    0
#define BCHP_TM_MTSIF_ATS_CTRL_DRIVE_MODE_DEFAULT                  0x00000000

/***************************************************************************
 *ICID_DATA7 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA7 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA7_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA7_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA7_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA6 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA6 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA6_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA6_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA6_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA5 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA5 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA5_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA5_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA5_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA4 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA4 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA4_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA4_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA4_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA3 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA3 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA3_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA3_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA3_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA2 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA2 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA2_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA2_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA2_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA1 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA1 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA1_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA1_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA1_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA0 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA0 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA0_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA0_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA0_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_READ - ICID Read Register
 ***************************************************************************/
/* TM :: ICID_READ :: RSVD [31:01] */
#define BCHP_TM_ICID_READ_RSVD_MASK                                0xfffffffe
#define BCHP_TM_ICID_READ_RSVD_SHIFT                               1
#define BCHP_TM_ICID_READ_RSVD_DEFAULT                             0x00000000

/* TM :: ICID_READ :: EN [00:00] */
#define BCHP_TM_ICID_READ_EN_MASK                                  0x00000001
#define BCHP_TM_ICID_READ_EN_SHIFT                                 0
#define BCHP_TM_ICID_READ_EN_DEFAULT                               0x00000000

/***************************************************************************
 *ICID_CLK_CTRL - ICID Clock Register
 ***************************************************************************/
/* TM :: ICID_CLK_CTRL :: RSVD [31:08] */
#define BCHP_TM_ICID_CLK_CTRL_RSVD_MASK                            0xffffff00
#define BCHP_TM_ICID_CLK_CTRL_RSVD_SHIFT                           8
#define BCHP_TM_ICID_CLK_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: ICID_CLK_CTRL :: DIV [07:00] */
#define BCHP_TM_ICID_CLK_CTRL_DIV_MASK                             0x000000ff
#define BCHP_TM_ICID_CLK_CTRL_DIV_SHIFT                            0
#define BCHP_TM_ICID_CLK_CTRL_DIV_DEFAULT                          0x00000064

/***************************************************************************
 *ICID_MISC_CTRL - ICID Miscellaneous Control Register
 ***************************************************************************/
/* TM :: ICID_MISC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_MASK                         0xffffff00
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_SHIFT                        8
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_MASK                         0x000000c0
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_SHIFT                        6
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_INIT [05:05] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_MASK            0x00000020
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_SHIFT           5
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_DATA [04:04] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_MASK            0x00000010
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_SHIFT           4
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_MASK                         0x00000008
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_SHIFT                        3
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: DIS_SELF_CLR_READ_EN [02:02] */
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_MASK           0x00000004
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_SHIFT          2
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_DEFAULT        0x00000000

/* TM :: ICID_MISC_CTRL :: TP_EN [01:01] */
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_MASK                          0x00000002
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_SHIFT                         1
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_DEFAULT                       0x00000000

/* TM :: ICID_MISC_CTRL :: SW_EN [00:00] */
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_MASK                          0x00000001
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_SHIFT                         0
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_DEFAULT                       0x00000000

/***************************************************************************
 *SPARE_REG0 - Spare Register 0
 ***************************************************************************/
/* TM :: SPARE_REG0 :: RSVD [31:00] */
#define BCHP_TM_SPARE_REG0_RSVD_MASK                               0xffffffff
#define BCHP_TM_SPARE_REG0_RSVD_SHIFT                              0
#define BCHP_TM_SPARE_REG0_RSVD_DEFAULT                            0xffff0000

#endif /* #ifndef BCHP_TM_H__ */

/* End of File */
