

================================================================
== Vitis HLS Report for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V'
================================================================
* Date:           Sat Oct 15 11:10:36 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.409 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3  |      514|      514|         3|          1|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      673|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       46|      835|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U47  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_6_fu_188_p2            |         +|   0|  0|  17|          10|           1|
    |add_ln1069_fu_244_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln870_7_fu_354_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln870_8_fu_224_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_306_p2               |         +|   0|  0|  12|           4|           1|
    |empty_168_fu_295_p2               |         +|   0|  0|  10|           3|           3|
    |empty_171_fu_364_p2               |         +|   0|  0|  10|           3|           3|
    |and_ln422_fu_218_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_105                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_165                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln106929_fu_212_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_11_fu_200_p2          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1069_fu_182_p2             |      icmp|   0|  0|  11|          10|          11|
    |or_ln870_fu_230_p2                |        or|   0|  0|   2|           1|           1|
    |p_0_fu_726_p1                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p2                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p3                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p4                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p5                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p6                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p7                     |    select|   0|  0|  32|           1|          32|
    |p_0_fu_726_p8                     |    select|   0|  0|  32|           1|          32|
    |select_ln1069_18_fu_375_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln1069_19_fu_250_p3        |    select|   0|  0|   8|           1|           1|
    |select_ln422_10_fu_593_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln422_1_fu_332_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln422_2_fu_343_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln422_3_fu_472_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_4_fu_489_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_5_fu_506_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_6_fu_523_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_7_fu_540_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_8_fu_557_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_9_fu_574_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln422_fu_312_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln870_fu_236_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln422_fu_206_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 673|          88|         568|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c7_V_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |c5_V_fu_110                             |   9|          2|    4|          8|
    |c6_V_fu_102                             |   9|          2|    4|          8|
    |c7_V_fu_98                              |   9|          2|    4|          8|
    |fifo_B_PE_0_185_blk_n                   |   9|          2|    1|          2|
    |indvar_flatten34_fu_114                 |   9|          2|   10|         20|
    |indvar_flatten_fu_106                   |   9|          2|    8|         16|
    |local_B_address0                        |  20|          4|    3|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 119|         26|   58|        122|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln422_reg_806                     |   1|   0|    1|          0|
    |and_ln422_reg_806_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |c5_V_fu_110                           |   4|   0|    4|          0|
    |c6_V_fu_102                           |   4|   0|    4|          0|
    |c7_V_fu_98                            |   4|   0|    4|          0|
    |icmp_ln106929_reg_802                 |   1|   0|    1|          0|
    |icmp_ln1069_11_reg_787                |   1|   0|    1|          0|
    |icmp_ln1069_11_reg_787_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1069_reg_783                   |   1|   0|    1|          0|
    |icmp_ln1069_reg_783_pp0_iter1_reg     |   1|   0|    1|          0|
    |indvar_flatten34_fu_114               |  10|   0|   10|          0|
    |indvar_flatten_fu_106                 |   8|   0|    8|          0|
    |trunc_ln422_reg_824                   |   3|   0|    3|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  46|   0|   46|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V|  return value|
|fifo_B_PE_0_185_din     |  out|   32|     ap_fifo|                                     fifo_B_PE_0_185|       pointer|
|fifo_B_PE_0_185_full_n  |   in|    1|     ap_fifo|                                     fifo_B_PE_0_185|       pointer|
|fifo_B_PE_0_185_write   |  out|    1|     ap_fifo|                                     fifo_B_PE_0_185|       pointer|
|local_B_address0        |  out|    3|   ap_memory|                                             local_B|         array|
|local_B_ce0             |  out|    1|   ap_memory|                                             local_B|         array|
|local_B_q0              |   in|  256|   ap_memory|                                             local_B|         array|
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+

