#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jan 26 17:38:53 2025
# Process ID: 8108
# Current directory: D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_leds_spi_0_1_synth_1
# Command line: vivado.exe -log led_btn_leds_spi_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_btn_leds_spi_0_1.tcl
# Log file: D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_leds_spi_0_1_synth_1/led_btn_leds_spi_0_1.vds
# Journal file: D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_leds_spi_0_1_synth_1\vivado.jou
# Running On: PC-Alexis, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 17094 MB
#-----------------------------------------------------------
source led_btn_leds_spi_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 445.637 ; gain = 163.723
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/fsm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexi/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/detec_impu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/spi'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Vivado/projet_led_2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_leds_spi_0_1
Command: synth_design -top led_btn_leds_spi_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1299.078 ; gain = 409.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_btn_leds_spi_0_1' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_leds_spi_0_1/synth/led_btn_leds_spi_0_1.vhd:69]
	Parameter freq_div bound to: 10 - type: integer 
	Parameter count_num bound to: 144 - type: integer 
	Parameter count_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'leds_spi' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:5' bound to instance 'U0' of component 'leds_spi' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_leds_spi_0_1/synth/led_btn_leds_spi_0_1.vhd:104]
INFO: [Synth 8-638] synthesizing module 'leds_spi' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:24]
	Parameter count_num bound to: 144 - type: integer 
	Parameter count_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FSM_SPI' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/FSM_spi.vhd:5' bound to instance 'FSM_SPI_inst' of component 'FSM_SPI' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:101]
INFO: [Synth 8-638] synthesizing module 'FSM_SPI' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/FSM_spi.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FSM_SPI' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/FSM_spi.vhd:28]
INFO: [Synth 8-3491] module 'mux3to1' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/mux.vhd:4' bound to instance 'mux3to1_inst' of component 'mux3to1' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:122]
INFO: [Synth 8-638] synthesizing module 'mux3to1' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mux3to1' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/mux.vhd:14]
	Parameter DIV_FACTOR bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'p2s' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/serialisation.vhd:5' bound to instance 'p2s_inst' of component 'p2s' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:132]
INFO: [Synth 8-638] synthesizing module 'p2s' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/serialisation.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'p2s' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/serialisation.vhd:20]
	Parameter count_max bound to: 147 - type: integer 
	Parameter count_width bound to: 8 - type: integer 
	Parameter count_incr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'compteur_adr' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/count_addr.vhd:5' bound to instance 'compteur_adr_inst' of component 'compteur_adr' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:148]
INFO: [Synth 8-638] synthesizing module 'compteur_adr' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/count_addr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compteur_adr' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/count_addr.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'leds_spi' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/e37c/led_spi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'led_btn_leds_spi_0_1' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_leds_spi_0_1/synth/led_btn_leds_spi_0_1.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.602 ; gain = 506.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.602 ; gain = 506.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.602 ; gain = 506.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1396.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1419.605 ; gain = 0.691
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_SPI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                      00000000001 |                             0000
              load_start |                      00000000010 |                             0001
              wait_start |                      00000000100 |                             0101
               load_data |                      00000001000 |                             0010
                   count |                      00000010000 |                             0100
           wait_data_end |                      00000100000 |                             0110
                load_end |                      00001000000 |                             0011
               count_end |                      00010000000 |                             1001
                wait_clk |                      00100000000 |                             1010
                wait_end |                      01000000000 |                             1000
               wait_data |                      10000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'FSM_SPI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	  11 Input    2 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.605 ; gain = 529.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     7|
|3     |LUT3 |     6|
|4     |LUT4 |    10|
|5     |LUT5 |    11|
|6     |LUT6 |    43|
|7     |FDRE |    65|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1421.203 ; gain = 508.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.203 ; gain = 531.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1433.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5d1ebb88
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1444.141 ; gain = 960.445
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_leds_spi_0_1_synth_1/led_btn_leds_spi_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP led_btn_leds_spi_0_1, cache-ID = 02d6019cd05d852c
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_leds_spi_0_1_synth_1/led_btn_leds_spi_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_btn_leds_spi_0_1_utilization_synth.rpt -pb led_btn_leds_spi_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 17:39:42 2025...
