# SLS: Switch Level Synthesis

SLS is a logic synthesizer that compiles combinational logic into CMOS transistor circuits.
SLS uses the [Yices](http://yices.csl.sri.com/) SMT solver for optimization and
outputs Verilog netlists.

# Release Notes

0.0.0    ???

- Initial release.

