/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 304 272)
	(text "vga_frame" (rect 5 0 56 10)(font "Arial" ))
	(text "inst" (rect 8 192 25 202)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 10)(font "Arial" ))
		(text "clk" (rect 21 27 35 37)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "cpu_clock" (rect 0 0 48 10)(font "Arial" ))
		(text "cpu_clock" (rect 21 43 69 53)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "bus[7..0]" (rect 0 0 41 10)(font "Arial" ))
		(text "bus[7..0]" (rect 21 59 62 69)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "switches[7..0]" (rect 0 0 64 10)(font "Arial" ))
		(text "switches[7..0]" (rect 21 75 85 85)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "a_reg[7..0]" (rect 0 0 50 10)(font "Arial" ))
		(text "a_reg[7..0]" (rect 21 91 71 101)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "b_reg[7..0]" (rect 0 0 50 10)(font "Arial" ))
		(text "b_reg[7..0]" (rect 21 107 71 117)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "instruction_reg[7..0]" (rect 0 0 93 10)(font "Arial" ))
		(text "instruction_reg[7..0]" (rect 21 123 114 133)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "sum[7..0]" (rect 0 0 43 10)(font "Arial" ))
		(text "sum[7..0]" (rect 21 139 64 149)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 240 88)
		(input)
		(text "vga_h[10..0]" (rect 0 0 59 10)(font "Arial" ))
		(text "vga_h[10..0]" (rect 156 80 215 90)(font "Arial" ))
		(line (pt 224 88)(pt 240 88)(line_width 3))
	)
	(port
		(pt 240 72)
		(input)
		(text "vga_v[10..0]" (rect 0 0 57 10)(font "Arial" ))
		(text "vga_v[10..0]" (rect 158 64 215 74)(font "Arial" ))
		(line (pt 224 72)(pt 240 72)(line_width 3))
	)
	(port
		(pt 240 32)
		(output)
		(text "pixel_out[23..0]" (rect 0 0 71 10)(font "Arial" ))
		(text "pixel_out[23..0]" (rect 159 27 219 37)(font "Arial" ))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 192))
	)
)
