<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseInstrInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMBaseRegisterInfo_8h_source.html">ARMBaseRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMConstantPoolValue_8h_source.html">ARMConstantPoolValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMFeatures_8h_source.html">ARMFeatures.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMHazardRecognizer_8h_source.html">ARMHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMMachineFunctionInfo_8h_source.html">ARMMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMSubtarget_8h_source.html">ARMSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ARMAddressingModes_8h_source.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MVETailPredUtils_8h_source.html">MVETailPredUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DFAPacketizer_8h_source.html">llvm/CodeGen/DFAPacketizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachinePipeliner_8h_source.html">llvm/CodeGen/MachinePipeliner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MultiHazardRecognizer_8h_source.html">llvm/CodeGen/MultiHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScoreboardHazardRecognizer_8h_source.html">llvm/CodeGen/ScoreboardHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSchedule_8h_source.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrItineraries_8h_source.html">llvm/MC/MCInstrItineraries.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Triple_8h_source.html">llvm/TargetParser/Triple.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;new&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;ARMGenInstrInfo.inc&quot;</code><br />
</div>
<p><a href="ARMBaseInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structARM__MLxEntry.html" title="ARM_MLxEntry - Record information about MLA / MLS instructions.">ARM_MLxEntry</a> - Record information about MLA / MLS instructions.  <a href="structARM__MLxEntry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map pseudo instructions that imply an 'S' bit onto real opcodes.  <a href="structAddSubFlagsOpcodePair.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structOutlinerCosts.html">OutlinerCosts</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;arm-instrinfo&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9716711ecfa12e9b08bf9bca20b52429"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a> { <a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0">ExeGeneric</a> = 0, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01">ExeVFP</a> = 1, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2">ExeNEON</a> = 2
 }</td></tr>
<tr class="separator:a9716711ecfa12e9b08bf9bca20b52429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25253bd68535ed8bdcb98a751098fe4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a> { <br />
&#160;&#160;<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 
<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, 
<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>, 
<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>, 
<br />
&#160;&#160;<a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>, 
<br />
&#160;&#160;<a class="el" href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 
<a class="el" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>, 
<a class="el" href="X86InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>
<br />
 }</td></tr>
<tr class="memdesc:ae25253bd68535ed8bdcb98a751098fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constants defining how certain sequences should be outlined.  <a href="ARMBaseInstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">More...</a><br /></td></tr>
<tr class="separator:ae25253bd68535ed8bdcb98a751098fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b0a572164f8fccd5474cb6babed129"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a> { <br />
&#160;&#160;<a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a> = 0x2, 
<a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = 0x4, 
<a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a> = 0x8, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a> = 0x2, 
<br />
&#160;&#160;<a class="el" href="ARMBaseInstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = 0x4, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a> = 0x8
<br />
 }</td></tr>
<tr class="separator:ab0b0a572164f8fccd5474cb6babed129"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a70f4425ddecde73ce7618b5513220ba4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a70f4425ddecde73ce7618b5513220ba4">isEligibleForITBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a70f4425ddecde73ce7618b5513220ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfe27ee4e15867c89ff3cf0e975100e"><td class="memItemLeft" align="right" valign="top">template&lt;&gt; </td></tr>
<tr class="memitem:a1dfe27ee4e15867c89ff3cf0e975100e"><td class="memTemplItemLeft" align="right" valign="top">bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1dfe27ee4e15867c89ff3cf0e975100e">llvm::IsCPSRDead&lt; MachineInstr &gt;</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a1dfe27ee4e15867c89ff3cf0e975100e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c263d194af0af601f8fe37e10f1ea74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a2c263d194af0af601f8fe37e10f1ea74">duplicateCPV</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;CPI)</td></tr>
<tr class="memdesc:a2c263d194af0af601f8fe37e10f1ea74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a copy of a const pool value.  <a href="ARMBaseInstrInfo_8cpp.html#a2c263d194af0af601f8fe37e10f1ea74">More...</a><br /></td></tr>
<tr class="separator:a2c263d194af0af601f8fe37e10f1ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c645e5ca492fdaeaf12f389528f48fb"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a2c645e5ca492fdaeaf12f389528f48fb">isSuitableForMask</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CmpMask, bool CommonUse)</td></tr>
<tr class="memdesc:a2c645e5ca492fdaeaf12f389528f48fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSuitableForMask - Identify a suitable 'and' instruction that operates on the given source register and applies the same mask as a 'tst' instruction.  <a href="ARMBaseInstrInfo_8cpp.html#a2c645e5ca492fdaeaf12f389528f48fb">More...</a><br /></td></tr>
<tr class="separator:a2c645e5ca492fdaeaf12f389528f48fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4dd2f8fa26445ea60946df0e7a87f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a7b4dd2f8fa26445ea60946df0e7a87f7">getCmpToAddCondition</a> (<a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a7b4dd2f8fa26445ea60946df0e7a87f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">getCmpToAddCondition - assume the flags are set by CMP(a,b), return the condition code if we modify the instructions such that flags are set by ADD(a,b,X).  <a href="ARMBaseInstrInfo_8cpp.html#a7b4dd2f8fa26445ea60946df0e7a87f7">More...</a><br /></td></tr>
<tr class="separator:a7b4dd2f8fa26445ea60946df0e7a87f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1deebfd7340543a82ffa0e8303fd8a7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#aa1deebfd7340543a82ffa0e8303fd8a7">isRedundantFlagInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpI, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t ImmValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OI, bool &amp;IsThumb1)</td></tr>
<tr class="memdesc:aa1deebfd7340543a82ffa0e8303fd8a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">isRedundantFlagInstr - check whether the first instruction, whose only purpose is to update flags, can be made redundant.  <a href="ARMBaseInstrInfo_8cpp.html#aa1deebfd7340543a82ffa0e8303fd8a7">More...</a><br /></td></tr>
<tr class="separator:aa1deebfd7340543a82ffa0e8303fd8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873fc496ea9eab446c2aea3723936a8a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a873fc496ea9eab446c2aea3723936a8a">isOptimizeCompareCandidate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool &amp;IsThumb1)</td></tr>
<tr class="separator:a873fc496ea9eab446c2aea3723936a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546b8cefb687c85f2a1383240bb5f4da"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a546b8cefb687c85f2a1383240bb5f4da">getNumMicroOpsSwiftLdSt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a546b8cefb687c85f2a1383240bb5f4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b5497264eedd6889f04a4253ca2587"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#af4b5497264eedd6889f04a4253ca2587">getNumMicroOpsSingleIssuePlusExtras</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumRegs)</td></tr>
<tr class="separator:af4b5497264eedd6889f04a4253ca2587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69905d1272d640d4bd54212ab54beaa0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a69905d1272d640d4bd54212ab54beaa0">getBundledDefMI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;DefIdx, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Dist)</td></tr>
<tr class="separator:a69905d1272d640d4bd54212ab54beaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3d18edf4d0cc9aeba1661666b8e915"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a6f3d18edf4d0cc9aeba1661666b8e915">getBundledUseMI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;UseIdx, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Dist)</td></tr>
<tr class="separator:a6f3d18edf4d0cc9aeba1661666b8e915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab21c6ee9d6c29942b0bb3e7f2c2806"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a3ab21c6ee9d6c29942b0bb3e7f2c2806">adjustDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefAlign)</td></tr>
<tr class="memdesc:a3ab21c6ee9d6c29942b0bb3e7f2c2806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of cycles to add to (or subtract from) the static itinerary based on the def opcode and alignment.  <a href="ARMBaseInstrInfo_8cpp.html#a3ab21c6ee9d6c29942b0bb3e7f2c2806">More...</a><br /></td></tr>
<tr class="separator:a3ab21c6ee9d6c29942b0bb3e7f2c2806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a8faff5770ac9abcc38b6a74380aeeec5">getCorrespondingDRegAndLane</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Lane)</td></tr>
<tr class="separator:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a13f99e8022a7e7e04cc49ee8bb1f5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a18a13f99e8022a7e7e04cc49ee8bb1f5">getImplicitSPRUseForDPRUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Lane, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;ImplicitSReg)</td></tr>
<tr class="memdesc:a18a13f99e8022a7e7e04cc49ee8bb1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane, set ImplicitSReg to a register number that must be marked as implicit-use or zero if no register needs to be defined as implicit-use.  <a href="ARMBaseInstrInfo_8cpp.html#a18a13f99e8022a7e7e04cc49ee8bb1f5">More...</a><br /></td></tr>
<tr class="separator:a18a13f99e8022a7e7e04cc49ee8bb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8edbf608fa301aa44ce994dd5ea0a874"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a8edbf608fa301aa44ce994dd5ea0a874">isLRAvailable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#abada92f8cd2854d2b747f14c4a7be0ed">MachineBasicBlock::reverse_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#abada92f8cd2854d2b747f14c4a7be0ed">MachineBasicBlock::reverse_iterator</a> <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>)</td></tr>
<tr class="separator:a8edbf608fa301aa44ce994dd5ea0a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a> (&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 3-addr conv&quot;))</td></tr>
<tr class="separator:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de685f215df81fe66267171364ab6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a97de685f215df81fe66267171364ab6b">ARM_MLxTable</a> []</td></tr>
<tr class="separator:a97de685f215df81fe66267171364ab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a6282aa121bbcfb3d8a25be63c0b3dc33">AddSubFlagsOpcodeMap</a> []</td></tr>
<tr class="separator:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;arm-instrinfo&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00074">74</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d99008fb7e5cdc4774786d0743a2c4f">&#9670;&nbsp;</a></span>GET_INSTRINFO_CTOR_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00076">76</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a9716711ecfa12e9b08bf9bca20b52429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9716711ecfa12e9b08bf9bca20b52429">&#9670;&nbsp;</a></span>ARMExeDomain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0"></a>ExeGeneric&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01"></a>ExeVFP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2"></a>ExeNEON&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05033">5033</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ae25253bd68535ed8bdcb98a751098fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25253bd68535ed8bdcb98a751098fe4">&#9670;&nbsp;</a></span>MachineOutlinerClass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AArch64InstrInfo_8cpp.html#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constants defining how certain sequences should be outlined. </p>
<p>This encompasses how an outlined function should be called, and what kind of frame should be emitted for that outlined function.</p>
<p><code>MachineOutlinerTailCall</code> implies that the function is being created from a sequence of instructions ending in a return.</p>
<p>That is,</p>
<p>I1 OUTLINED_FUNCTION: I2 --&gt; B OUTLINED_FUNCTION I1 BX LR I2 BX LR</p>
<p>+----------------------&mdash;+-----&mdash;+--&mdash;+ | | Thumb2 | ARM | +----------------------&mdash;+-----&mdash;+--&mdash;+ | Call overhead in Bytes | 4 | 4 | | Frame overhead in Bytes | 0 | 0 | | Stack fixup required | No | No | +----------------------&mdash;+-----&mdash;+--&mdash;+</p>
<p><code>MachineOutlinerThunk</code> implies that the function is being created from a sequence of instructions ending in a call. The outlined function is called with a BL instruction, and the outlined function tail-calls the original call destination.</p>
<p>That is,</p>
<p>I1 OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 BL f I2 B f</p>
<p>+----------------------&mdash;+-----&mdash;+--&mdash;+ | | Thumb2 | ARM | +----------------------&mdash;+-----&mdash;+--&mdash;+ | Call overhead in Bytes | 4 | 4 | | Frame overhead in Bytes | 0 | 0 | | Stack fixup required | No | No | +----------------------&mdash;+-----&mdash;+--&mdash;+</p>
<p><code>MachineOutlinerNoLRSave</code> implies that the function should be called using a BL instruction, but doesn't require LR to be saved and restored. This happens when LR is known to be dead.</p>
<p>That is,</p>
<p>I1 OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 I2 I3 BX LR</p>
<p>+----------------------&mdash;+-----&mdash;+--&mdash;+ | | Thumb2 | ARM | +----------------------&mdash;+-----&mdash;+--&mdash;+ | Call overhead in Bytes | 4 | 4 | | Frame overhead in Bytes | 2 | 4 | | Stack fixup required | No | No | +----------------------&mdash;+-----&mdash;+--&mdash;+</p>
<p><code>MachineOutlinerRegSave</code> implies that the function should be called with a save and restore of LR to an available register. This allows us to avoid stack fixups. Note that this outlining variant is compatible with the NoLRSave case.</p>
<p>That is,</p>
<p>I1 Save LR OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 Restore LR I2 I3 BX LR</p>
<p>+----------------------&mdash;+-----&mdash;+--&mdash;+ | | Thumb2 | ARM | +----------------------&mdash;+-----&mdash;+--&mdash;+ | Call overhead in Bytes | 8 | 12 | | Frame overhead in Bytes | 2 | 4 | | Stack fixup required | No | No | +----------------------&mdash;+-----&mdash;+--&mdash;+</p>
<p><code>MachineOutlinerDefault</code> implies that the function should be called with a save and restore of LR to the stack.</p>
<p>That is,</p>
<p>I1 Save LR OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 Restore LR I2 I3 BX LR</p>
<p>+----------------------&mdash;+-----&mdash;+--&mdash;+ | | Thumb2 | ARM | +----------------------&mdash;+-----&mdash;+--&mdash;+ | Call overhead in Bytes | 8 | 12 | | Frame overhead in Bytes | 2 | 4 | | Stack fixup required | Yes | Yes | +----------------------&mdash;+-----&mdash;+--&mdash;+ </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"></a>MachineOutlinerDefault&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"></a>MachineOutlinerTailCall&#160;</td><td class="fielddoc"><p>Emit a save, restore, call, and return. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"></a>MachineOutlinerNoLRSave&#160;</td><td class="fielddoc"><p>Only emit a branch. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"></a>MachineOutlinerThunk&#160;</td><td class="fielddoc"><p>Emit a call and return. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"></a>MachineOutlinerRegSave&#160;</td><td class="fielddoc"><p>Emit a call and tail-call. </p>
<p>Same as default, but save to a register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"></a>MachineOutlinerTailCall&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"></a>MachineOutlinerThunk&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"></a>MachineOutlinerNoLRSave&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"></a>MachineOutlinerRegSave&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"></a>MachineOutlinerDefault&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"></a>MachineOutlinerDefault&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"></a>MachineOutlinerTailCall&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05779">5779</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ab0b0a572164f8fccd5474cb6babed129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b0a572164f8fccd5474cb6babed129">&#9670;&nbsp;</a></span>MachineOutlinerMBBFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"></a>LRUnavailableSomewhere&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"></a>HasCalls&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"></a>UnsafeRegsDead&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"></a>LRUnavailableSomewhere&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"></a>HasCalls&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"></a>UnsafeRegsDead&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05787">5787</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a3ab21c6ee9d6c29942b0bb3e7f2c2806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab21c6ee9d6c29942b0bb3e7f2c2806">&#9670;&nbsp;</a></span>adjustDefLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> adjustDefLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the number of cycles to add to (or subtract from) the static itinerary based on the def opcode and alignment. </p>
<p>The caller will ensure that adjusted latency is at least one cycle. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04200">4200</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00406">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00409">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00412">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00230">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00314">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00321">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00318">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00038">llvm::ARM_AM::sub</a>.</p>

</div>
</div>
<a id="a2c263d194af0af601f8fe37e10f1ea74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c263d194af0af601f8fe37e10f1ea74">&#9670;&nbsp;</a></span>duplicateCPV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> duplicateCPV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>CPI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a copy of a const pool value. </p>
<p>Update CPI to the new index and return the label UID. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01765">1765</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00040">llvm::ARMCP::CPBlockAddress</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00041">llvm::ARMCP::CPLSDA</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00038">llvm::ARMCP::CPValue</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00148">llvm::ARMConstantPoolConstant::Create()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00236">llvm::ARMFunctionInfo::createPICLabelUId()</a>, <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01441">llvm::MachineConstantPool::getConstantPoolIndex()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00145">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="Function_8cpp_source.html#l00315">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00098">llvm::ARMConstantPoolValue::getModifier()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00109">llvm::ARMConstantPoolValue::isBlockAddress()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00108">llvm::ARMConstantPoolValue::isExtSymbol()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00107">llvm::ARMConstantPoolValue::isGlobalValue()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00110">llvm::ARMConstantPoolValue::isLSDA()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00111">llvm::ARMConstantPoolValue::isMachineBasicBlock()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="ARMConstantPoolValue_8h_source.html#l00102">llvm::ARMConstantPoolValue::mustAddCurrentAddress()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01836">llvm::ARMBaseInstrInfo::duplicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01808">llvm::ARMBaseInstrInfo::reMaterialize()</a>.</p>

</div>
</div>
<a id="a69905d1272d640d4bd54212ab54beaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69905d1272d640d4bd54212ab54beaa0">&#9670;&nbsp;</a></span>getBundledDefMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledDefMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04145">4145</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04378">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a id="a6f3d18edf4d0cc9aeba1661666b8e915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3d18edf4d0cc9aeba1661666b8e915">&#9670;&nbsp;</a></span>getBundledUseMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledUseMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>UseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04168">4168</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04378">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a id="a7b4dd2f8fa26445ea60946df0e7a87f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4dd2f8fa26445ea60946df0e7a87f7">&#9670;&nbsp;</a></span>getCmpToAddCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> getCmpToAddCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getCmpToAddCondition - assume the flags are set by CMP(a,b), return the condition code if we modify the instructions such that flags are set by ADD(a,b,X). </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02856">2856</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::HS</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::LO</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::VC</a>, and <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00037">llvm::ARMCC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a8faff5770ac9abcc38b6a74380aeeec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faff5770ac9abcc38b6a74380aeeec5">&#9670;&nbsp;</a></span>getCorrespondingDRegAndLane()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getCorrespondingDRegAndLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Lane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05076">5076</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00080">llvm::M68kBeads::DReg</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05133">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<a id="a18a13f99e8022a7e7e04cc49ee8bb1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a13f99e8022a7e7e04cc49ee8bb1f5">&#9670;&nbsp;</a></span>getImplicitSPRUseForDPRUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getImplicitSPRUseForDPRUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ImplicitSReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane, set ImplicitSReg to a register number that must be marked as implicit-use or zero if no register needs to be defined as implicit-use. </p>
<p>If the function cannot determine if an SPR should be marked implicit use or not, it returns false.</p>
<p>This function handles cases where an instruction is being modified from taking an SPR to a DPR[Lane]. A use of the DPR is being added, which may conflict with an earlier def of an SPR corresponding to DPR<a href="i.e. the other
lane of the DPR">Lane^1</a>.</p>
<p>If the other SPR is defined, an implicit-use of it should be added. Else, (including the case where the DPR itself is defined), it should not. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05106">5106</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="M68kBaseInfo_8h_source.html#l00080">llvm::M68kBeads::DReg</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01149">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01105">llvm::MachineBasicBlock::LQR_Live</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01107">llvm::MachineBasicBlock::LQR_Unknown</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05133">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<a id="af4b5497264eedd6889f04a4253ca2587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b5497264eedd6889f04a4253ca2587">&#9670;&nbsp;</a></span>getNumMicroOpsSingleIssuePlusExtras()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getNumMicroOpsSingleIssuePlusExtras </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03736">3736</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03775">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>.</p>

</div>
</div>
<a id="a546b8cefb687c85f2a1383240bb5f4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546b8cefb687c85f2a1383240bb5f4da">&#9670;&nbsp;</a></span>getNumMicroOpsSwiftLdSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getNumMicroOpsSwiftLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03473">3473</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00406">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00409">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00412">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00438">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00228">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00596">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00359">llvm::ARMISD::LDRD</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00360">llvm::ARMISD::STRD</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00038">llvm::ARM_AM::sub</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03775">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>.</p>

</div>
</div>
<a id="a70f4425ddecde73ce7618b5513220ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f4425ddecde73ce7618b5513220ba4">&#9670;&nbsp;</a></span>isEligibleForITBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isEligibleForITBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00692">692</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00685">llvm::ARMBaseInstrInfo::isCPSRDefined()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00724">llvm::ARMBaseInstrInfo::isPredicable()</a>.</p>

</div>
</div>
<a id="a8edbf608fa301aa44ce994dd5ea0a874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edbf608fa301aa44ce994dd5ea0a874">&#9670;&nbsp;</a></span>isLRAvailable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isLRAvailable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#abada92f8cd2854d2b747f14c4a7be0ed">MachineBasicBlock::reverse_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#abada92f8cd2854d2b747f14c4a7be0ed">MachineBasicBlock::reverse_iterator</a>&#160;</td>
          <td class="paramname"><em>E</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05844">5844</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05872">llvm::ARMBaseInstrInfo::getOutliningCandidateInfo()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06229">llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom()</a>.</p>

</div>
</div>
<a id="a873fc496ea9eab446c2aea3723936a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a873fc496ea9eab446c2aea3723936a8a">&#9670;&nbsp;</a></span>isOptimizeCompareCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOptimizeCompareCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsThumb1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02934">2934</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="aa1deebfd7340543a82ffa0e8303fd8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1deebfd7340543a82ffa0e8303fd8a7">&#9670;&nbsp;</a></span>isRedundantFlagInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isRedundantFlagInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ImmValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>OI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsThumb1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isRedundantFlagInstr - check whether the first instruction, whose only purpose is to update flags, can be made redundant. </p>
<p>CMPrr can be made redundant by SUBrr if the operands are the same. CMPri can be made redundant by SUBri if the operands are the same. CMPrr(r0, r1) can be made redundant by ADDr[ri](r0, r1, X). This function can be extended later on. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02872">2872</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03307">llvm::ARMBaseInstrInfo::shouldSink()</a>.</p>

</div>
</div>
<a id="a2c645e5ca492fdaeaf12f389528f48fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c645e5ca492fdaeaf12f389528f48fb">&#9670;&nbsp;</a></span>isSuitableForMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSuitableForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>CommonUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isSuitableForMask - Identify a suitable 'and' instruction that operates on the given source register and applies the same mask as a 'tst' instruction. </p>
<p>Provide a limited look-through for copies. When successful, MI will hold the found instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02838">2838</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a6282aa121bbcfb3d8a25be63c0b3dc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6282aa121bbcfb3d8a25be63c0b3dc33">&#9670;&nbsp;</a></span>AddSubFlagsOpcodeMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a> AddSubFlagsOpcodeMap[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02435">2435</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a97de685f215df81fe66267171364ab6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de685f215df81fe66267171364ab6b">&#9670;&nbsp;</a></span>ARM_MLxTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a> ARM_MLxTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  </div>
<div class="line">  </div>
<div class="line">  { ARM::VMLAS,       ARM::VMULS,       ARM::VADDS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSS,       ARM::VMULS,       ARM::VSUBS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAD,       ARM::VMULD,       ARM::VADDD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSD,       ARM::VMULD,       ARM::VSUBD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLAS,      ARM::VNMULS,      ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLSS,      ARM::VMULS,       ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLAD,      ARM::VNMULD,      ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLSD,      ARM::VMULD,       ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line"> </div>
<div class="line">  </div>
<div class="line">  { ARM::VMLAfd,      ARM::VMULfd,      ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSfd,      ARM::VMULfd,      ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAfq,      ARM::VMULfq,      ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSfq,      ARM::VMULfq,      ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAslfd,    ARM::VMULslfd,    ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLSslfd,    ARM::VMULslfd,    ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLAslfq,    ARM::VMULslfq,    ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLSslfq,    ARM::VMULslfq,    ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00115">llvm::ARMBaseInstrInfo::ARMBaseInstrInfo()</a>.</p>

</div>
</div>
<a id="ac0d783c80fd0f6ac590557c9d09bf5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d783c80fd0f6ac590557c9d09bf5b4">&#9670;&nbsp;</a></span>EnableARM3Addr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableARM3Addr(&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 3-addr conv&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00179">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
