Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 17:44:35 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0                  166        0.072        0.000                      0                  166        4.020        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.585        0.000                      0                  166        0.072        0.000                      0                  166        4.020        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.304ns (24.493%)  route 7.103ns (75.507%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.556     5.077    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.083     6.678    MINESWEEP/RANDOM/COLLISIONCHAIN_n_17
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.802 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65/O
                         net (fo=2, routed)           0.463     7.265    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I0_O)        0.124     7.389 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46/O
                         net (fo=9, routed)           1.007     8.396    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I0_O)        0.124     8.520 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.691     9.211    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.335 f  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.692    10.027    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45_n_0
    SLICE_X10Y58         LUT2 (Prop_lut2_I1_O)        0.150    10.177 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42/O
                         net (fo=2, routed)           0.979    11.156    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.328    11.484 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.669    12.153    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.277 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.826    13.104    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.148    13.252 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.692    13.944    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I1_O)        0.328    14.272 r  MINESWEEP/RANDOM/i_/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.000    14.272    MINESWEEP/RANDOM/i_/bomb3Col2[2]_i_2_n_0
    SLICE_X11Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    14.484 r  MINESWEEP/RANDOM/i_/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.484    MINESWEEP/RANDOM/COLLISIONCHAIN/D[2]
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y55         FDCE (Setup_fdce_C_D)        0.064    15.069    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 2.330ns (24.920%)  route 7.020ns (75.080%))
  Logic Levels:           10  (LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.556     5.077    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.083     6.678    MINESWEEP/RANDOM/COLLISIONCHAIN_n_17
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.802 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65/O
                         net (fo=2, routed)           0.463     7.265    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I0_O)        0.124     7.389 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46/O
                         net (fo=9, routed)           1.007     8.396    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I0_O)        0.124     8.520 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.691     9.211    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.335 f  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.692    10.027    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45_n_0
    SLICE_X10Y58         LUT2 (Prop_lut2_I1_O)        0.150    10.177 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42/O
                         net (fo=2, routed)           0.979    11.156    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.328    11.484 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.669    12.153    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.277 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.826    13.104    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.148    13.252 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.609    13.861    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4_n_0
    SLICE_X11Y53         LUT5 (Prop_lut5_I1_O)        0.328    14.189 r  MINESWEEP/RANDOM/i_/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    14.189    MINESWEEP/RANDOM/i_/bomb3Col2[0]_i_2_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    14.427 r  MINESWEEP/RANDOM/i_/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.427    MINESWEEP/RANDOM/COLLISIONCHAIN/D[0]
    SLICE_X11Y53         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y53         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)        0.064    15.069    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 2.330ns (24.921%)  route 7.020ns (75.079%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.556     5.077    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.083     6.678    MINESWEEP/RANDOM/COLLISIONCHAIN_n_17
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.802 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65/O
                         net (fo=2, routed)           0.463     7.265    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I0_O)        0.124     7.389 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46/O
                         net (fo=9, routed)           1.007     8.396    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I0_O)        0.124     8.520 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.691     9.211    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.335 f  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.692    10.027    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45_n_0
    SLICE_X10Y58         LUT2 (Prop_lut2_I1_O)        0.150    10.177 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42/O
                         net (fo=2, routed)           0.979    11.156    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.328    11.484 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.669    12.153    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.277 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.826    13.104    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.148    13.252 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.609    13.861    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.328    14.189 r  MINESWEEP/RANDOM/i_/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    14.189    MINESWEEP/RANDOM/i_/bomb3Col2[1]_i_2_n_0
    SLICE_X11Y56         MUXF7 (Prop_muxf7_I0_O)      0.238    14.427 r  MINESWEEP/RANDOM/i_/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.427    MINESWEEP/RANDOM/COLLISIONCHAIN/D[1]
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y56         FDCE (Setup_fdce_C_D)        0.064    15.069    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.436ns (26.426%)  route 6.782ns (73.574%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=52, routed)          1.176     6.779    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.150     6.929 f  MINESWEEP/RANDOM/bomb1[0]_i_15/O
                         net (fo=1, routed)           0.760     7.689    MINESWEEP/RANDOM/bomb1[0]_i_15_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.326     8.015 r  MINESWEEP/RANDOM/bomb1[0]_i_10/O
                         net (fo=11, routed)          0.589     8.604    MINESWEEP/RANDOM/bomb1[0]_i_10_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.118     8.722 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=6, routed)           0.825     9.548    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.326     9.874 r  MINESWEEP/RANDOM/bomb1[2]_i_16/O
                         net (fo=1, routed)           0.810    10.683    MINESWEEP/RANDOM/bomb1[2]_i_16_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  MINESWEEP/RANDOM/bomb1[2]_i_8/O
                         net (fo=7, routed)           0.697    11.504    MINESWEEP/RANDOM/bomb1[2]_i_8_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.148    11.652 r  MINESWEEP/RANDOM/bomb1[3]_i_29/O
                         net (fo=2, routed)           0.586    12.239    MINESWEEP/RANDOM/bomb1[3]_i_29_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.328    12.567 r  MINESWEEP/RANDOM/bomb1[3]_i_12/O
                         net (fo=1, routed)           0.574    13.141    MINESWEEP/RANDOM/bomb1[3]_i_12_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.124    13.265 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.764    14.029    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    14.153 r  MINESWEEP/RANDOM/bomb1[2]_i_2/O
                         net (fo=1, routed)           0.000    14.153    MINESWEEP/RANDOM/bomb1[2]_i_2_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    14.365 r  MINESWEEP/RANDOM/bomb1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.365    MINESWEEP/RANDOM/bomb1CollDet[2]
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.506    14.847    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    15.134    MINESWEEP/RANDOM/bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.333ns (25.293%)  route 6.891ns (74.707%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.556     5.077    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.083     6.678    MINESWEEP/RANDOM/COLLISIONCHAIN_n_17
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.802 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65/O
                         net (fo=2, routed)           0.463     7.265    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_65_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I0_O)        0.124     7.389 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46/O
                         net (fo=9, routed)           1.007     8.396    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_46_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I0_O)        0.124     8.520 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.691     9.211    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_60_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.335 f  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.692    10.027    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_45_n_0
    SLICE_X10Y58         LUT2 (Prop_lut2_I1_O)        0.150    10.177 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42/O
                         net (fo=2, routed)           0.979    11.156    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_42_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.328    11.484 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.669    12.153    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_35_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    12.277 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.826    13.104    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_13_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.148    13.252 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.480    13.732    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_4_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.328    14.060 r  MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.000    14.060    MINESWEEP/RANDOM/i_/bomb3Col2[3]_i_2_n_0
    SLICE_X10Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    14.301 r  MINESWEEP/RANDOM/i_/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.301    MINESWEEP/RANDOM/COLLISIONCHAIN/D[3]
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.441    14.782    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y54         FDCE (Setup_fdce_C_D)        0.113    15.118    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.381ns (25.927%)  route 6.802ns (74.073%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.419     5.562 f  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=47, routed)          1.075     6.637    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[4]_0[1]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.296     6.933 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[0]_i_7/O
                         net (fo=2, routed)           0.654     7.588    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[0]_i_7_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.150     7.738 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_45/O
                         net (fo=8, routed)           0.694     8.432    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_45_n_0
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326     8.758 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_33/O
                         net (fo=2, routed)           0.715     9.473    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_33_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124     9.597 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=1, routed)           0.620    10.218    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.150    10.368 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=2, routed)           0.966    11.333    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332    11.665 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.600    12.265    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.124    12.389 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_5/O
                         net (fo=3, routed)           0.826    13.215    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_5_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.124    13.339 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[2]_i_5/O
                         net (fo=3, routed)           0.651    13.990    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[2]_i_5_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.124    14.114 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    14.114    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X4Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    14.326 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.326    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X4Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y61          FDCE (Setup_fdce_C_D)        0.064    15.145    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 2.381ns (26.072%)  route 6.751ns (73.928%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.419     5.562 f  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=47, routed)          1.075     6.637    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[4]_0[1]
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.296     6.933 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[0]_i_7/O
                         net (fo=2, routed)           0.654     7.588    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[0]_i_7_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.150     7.738 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_45/O
                         net (fo=8, routed)           0.694     8.432    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_45_n_0
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326     8.758 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_33/O
                         net (fo=2, routed)           0.715     9.473    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_33_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124     9.597 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=1, routed)           0.620    10.218    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I4_O)        0.150    10.368 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=2, routed)           0.966    11.333    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.332    11.665 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.600    12.265    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.124    12.389 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_5/O
                         net (fo=3, routed)           0.826    13.215    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[3]_i_5_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.124    13.339 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[2]_i_5/O
                         net (fo=3, routed)           0.600    13.939    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[2]_i_5_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    14.063 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    14.063    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X5Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    14.275 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.275    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X5Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y61          FDCE (Setup_fdce_C_D)        0.064    15.145    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 2.404ns (26.389%)  route 6.706ns (73.611%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=47, routed)          0.981     6.543    MINESWEEP/RANDOM/bomb2_reg__0[1]
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.296     6.839 f  MINESWEEP/RANDOM/bomb1[1]_i_10/O
                         net (fo=1, routed)           0.644     7.484    MINESWEEP/RANDOM/bomb1[1]_i_10_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.124     7.608 r  MINESWEEP/RANDOM/bomb1[1]_i_8/O
                         net (fo=7, routed)           0.702     8.310    MINESWEEP/RANDOM/bomb1[1]_i_8_n_0
    SLICE_X2Y57          LUT3 (Prop_lut3_I0_O)        0.148     8.458 r  MINESWEEP/RANDOM/bomb1[2]_i_14/O
                         net (fo=7, routed)           1.036     9.494    MINESWEEP/RANDOM/bomb1[2]_i_14_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I0_O)        0.328     9.822 r  MINESWEEP/RANDOM/bomb1[2]_i_21/O
                         net (fo=1, routed)           0.845    10.667    MINESWEEP/RANDOM/bomb1[2]_i_21_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.791 f  MINESWEEP/RANDOM/bomb1[2]_i_15/O
                         net (fo=5, routed)           0.460    11.251    MINESWEEP/RANDOM/bomb1[2]_i_15_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124    11.375 r  MINESWEEP/RANDOM/bomb1[1]_i_6/O
                         net (fo=5, routed)           0.844    12.219    MINESWEEP/RANDOM/bomb1[1]_i_6_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.152    12.371 r  MINESWEEP/RANDOM/bomb1[3]_i_10/O
                         net (fo=3, routed)           0.595    12.966    MINESWEEP/RANDOM/bomb1[3]_i_10_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I2_O)        0.348    13.314 r  MINESWEEP/RANDOM/bomb1[3]_i_8/O
                         net (fo=4, routed)           0.598    13.912    MINESWEEP/RANDOM/bomb1[3]_i_8_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.124    14.036 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=1, routed)           0.000    14.036    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X3Y55          MUXF7 (Prop_muxf7_I1_O)      0.217    14.253 r  MINESWEEP/RANDOM/bomb1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.253    MINESWEEP/RANDOM/bomb1CollDet[1]
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.509    14.850    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y55          FDCE (Setup_fdce_C_D)        0.064    15.137    MINESWEEP/RANDOM/bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 2.436ns (26.943%)  route 6.605ns (73.057%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=52, routed)          1.176     6.779    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.150     6.929 f  MINESWEEP/RANDOM/bomb1[0]_i_15/O
                         net (fo=1, routed)           0.760     7.689    MINESWEEP/RANDOM/bomb1[0]_i_15_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.326     8.015 r  MINESWEEP/RANDOM/bomb1[0]_i_10/O
                         net (fo=11, routed)          0.589     8.604    MINESWEEP/RANDOM/bomb1[0]_i_10_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.118     8.722 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=6, routed)           0.825     9.548    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.326     9.874 r  MINESWEEP/RANDOM/bomb1[2]_i_16/O
                         net (fo=1, routed)           0.810    10.683    MINESWEEP/RANDOM/bomb1[2]_i_16_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  MINESWEEP/RANDOM/bomb1[2]_i_8/O
                         net (fo=7, routed)           0.697    11.504    MINESWEEP/RANDOM/bomb1[2]_i_8_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.148    11.652 r  MINESWEEP/RANDOM/bomb1[3]_i_29/O
                         net (fo=2, routed)           0.457    12.110    MINESWEEP/RANDOM/bomb1[3]_i_29_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.328    12.438 r  MINESWEEP/RANDOM/bomb1[3]_i_14/O
                         net (fo=1, routed)           0.829    13.267    MINESWEEP/RANDOM/bomb1[3]_i_14_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.124    13.391 r  MINESWEEP/RANDOM/bomb1[3]_i_6/O
                         net (fo=4, routed)           0.461    13.852    MINESWEEP/RANDOM/bomb1[3]_i_6_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I2_O)        0.124    13.976 r  MINESWEEP/RANDOM/bomb1[0]_i_2/O
                         net (fo=1, routed)           0.000    13.976    MINESWEEP/RANDOM/bomb1[0]_i_2_n_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    14.188 r  MINESWEEP/RANDOM/bomb1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.188    MINESWEEP/RANDOM/bomb1CollDet[0]
    SLICE_X4Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.064    15.135    MINESWEEP/RANDOM/bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 2.436ns (26.987%)  route 6.590ns (73.013%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=52, routed)          1.176     6.779    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X4Y57          LUT5 (Prop_lut5_I1_O)        0.150     6.929 f  MINESWEEP/RANDOM/bomb1[0]_i_15/O
                         net (fo=1, routed)           0.760     7.689    MINESWEEP/RANDOM/bomb1[0]_i_15_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.326     8.015 r  MINESWEEP/RANDOM/bomb1[0]_i_10/O
                         net (fo=11, routed)          0.589     8.604    MINESWEEP/RANDOM/bomb1[0]_i_10_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.118     8.722 r  MINESWEEP/RANDOM/bomb1[1]_i_7/O
                         net (fo=6, routed)           0.825     9.548    MINESWEEP/RANDOM/bomb1[1]_i_7_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.326     9.874 r  MINESWEEP/RANDOM/bomb1[2]_i_16/O
                         net (fo=1, routed)           0.810    10.683    MINESWEEP/RANDOM/bomb1[2]_i_16_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  MINESWEEP/RANDOM/bomb1[2]_i_8/O
                         net (fo=7, routed)           0.697    11.504    MINESWEEP/RANDOM/bomb1[2]_i_8_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I2_O)        0.148    11.652 r  MINESWEEP/RANDOM/bomb1[3]_i_29/O
                         net (fo=2, routed)           0.457    12.110    MINESWEEP/RANDOM/bomb1[3]_i_29_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.328    12.438 r  MINESWEEP/RANDOM/bomb1[3]_i_14/O
                         net (fo=1, routed)           0.829    13.267    MINESWEEP/RANDOM/bomb1[3]_i_14_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.124    13.391 r  MINESWEEP/RANDOM/bomb1[3]_i_6/O
                         net (fo=4, routed)           0.447    13.837    MINESWEEP/RANDOM/bomb1[3]_i_6_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I4_O)        0.124    13.961 r  MINESWEEP/RANDOM/bomb1[3]_i_2/O
                         net (fo=1, routed)           0.000    13.961    MINESWEEP/RANDOM/bomb1[3]_i_2_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    14.173 r  MINESWEEP/RANDOM/bomb1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.173    MINESWEEP/RANDOM/bomb1CollDet[3]
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.064    15.135    MINESWEEP/RANDOM/bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.825%)  route 0.238ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/bombLocation_reg[0]/Q
                         net (fo=1, routed)           0.238     1.850    MINESWEEP/TILEDRIVE/D[0]
    SLICE_X8Y46          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.836     1.963    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.059     1.778    MINESWEEP/TILEDRIVE/tiles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[10]/Q
                         net (fo=1, routed)           0.117     1.706    MINESWEEP/RANDOM/finalBombLocations[10]
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.075     1.559    MINESWEEP/RANDOM/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.744%)  route 0.318ns (69.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[5]/Q
                         net (fo=1, routed)           0.318     1.934    MINESWEEP/RANDOM/finalBombLocations[5]
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.837     1.964    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[5]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.059     1.779    MINESWEEP/RANDOM/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[11]/Q
                         net (fo=1, routed)           0.110     1.699    MINESWEEP/RANDOM/finalBombLocations[11]
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.076     1.540    MINESWEEP/RANDOM/bombLocation_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[13]/Q
                         net (fo=1, routed)           0.114     1.704    MINESWEEP/RANDOM/finalBombLocations[13]
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.059     1.543    MINESWEEP/RANDOM/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/bombLocation_reg[3]/Q
                         net (fo=1, routed)           0.117     1.729    MINESWEEP/TILEDRIVE/D[3]
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.072     1.556    MINESWEEP/TILEDRIVE/tiles_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/Q
                         net (fo=1, routed)           0.110     1.699    MINESWEEP/RANDOM/finalBombLocations[8]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.063     1.524    MINESWEEP/RANDOM/bombLocation_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.148     1.596 r  MINESWEEP/RANDOM/bombLocation_reg[9]/Q
                         net (fo=1, routed)           0.059     1.655    MINESWEEP/TILEDRIVE/D[9]
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.018     1.479    MINESWEEP/TILEDRIVE/tiles_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.417%)  route 0.132ns (44.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/bombLocation_reg[10]/Q
                         net (fo=1, routed)           0.132     1.744    MINESWEEP/TILEDRIVE/D[10]
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.070     1.554    MINESWEEP/TILEDRIVE/tiles_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.134     1.746    MINESWEEP/RANDOM/finalBombLocations[2]
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.060     1.544    MINESWEEP/RANDOM/bombLocation_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y49    MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y49    MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y46    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y46    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 3.977ns (48.680%)  route 4.193ns (51.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.193     9.728    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.250 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.250    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.881ns  (logic 4.100ns (52.024%)  route 3.781ns (47.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.419     5.498 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.781     9.279    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    12.960 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.960    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 4.101ns (52.277%)  route 3.744ns (47.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.744     9.241    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.682    12.923 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.923    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 4.153ns (53.143%)  route 3.661ns (46.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.661     9.218    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.675    12.893 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.893    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.095ns (53.064%)  route 3.622ns (46.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.419     5.498 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.622     9.120    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.676    12.796 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.796    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 4.173ns (54.606%)  route 3.469ns (45.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.469     9.026    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.695    12.721 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.721    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 4.019ns (53.380%)  route 3.510ns (46.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.510     9.173    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.673 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.673    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.981ns (54.413%)  route 3.336ns (45.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.336     8.870    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.396 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.396    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.099ns (56.026%)  route 3.217ns (43.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y51         FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.217     8.715    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.680    12.395 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.395    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.032ns (55.213%)  route 3.271ns (44.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.569     5.090    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.271     8.879    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.394 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.394    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.110     1.702    MINESWEEP/MOVE_SYNC[6].playerMoveSynch_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.747    MINESWEEP/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X8Y47          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.621%)  route 0.272ns (59.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y46          FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.217     1.807    MINESWEEP/MOVE_SYNC[10].playerMoveSynch_reg
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.055     1.907    MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.228ns (51.171%)  route 0.218ns (48.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.218     1.822    MINESWEEP/MOVE_SYNC[3].playerMoveSynch_reg
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.100     1.922 r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.922    MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X7Y46          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.186ns (32.569%)  route 0.385ns (67.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.212     1.803    MINESWEEP/MOVE_SYNC[8].playerMoveSynch_reg
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.173     2.021    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.185ns (33.950%)  route 0.360ns (66.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.360     1.978    MINESWEEP/MOVE_SYNC[0].playerMoveSynch_reg
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.044     2.022 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.022    MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X6Y47          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.770%)  route 0.382ns (67.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.224     1.841    MINESWEEP/MOVE_SYNC[2].playerMoveSynch_reg
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.045     1.886 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.157     2.044    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X3Y48          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.245ns (39.253%)  route 0.379ns (60.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.148     1.598 f  MINESWEEP/FSM_sequential_currState_reg[1]/Q
                         net (fo=38, routed)          0.379     1.977    MINESWEEP/currState[1]
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.097     2.074 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.074    MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X8Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.212ns (32.934%)  route 0.432ns (67.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.312     1.926    MINESWEEP/currState[0]
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.048     1.974 r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.119     2.094    MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X9Y49          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.769%)  route 0.439ns (70.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.233     1.851    MINESWEEP/MOVE_SYNC[14].playerMoveSynch_reg
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.896 r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.206     2.102    MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X6Y49          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.224ns (33.197%)  route 0.451ns (66.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.128     1.578 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.302     1.880    MINESWEEP/MOVE_SYNC[9].playerMoveSynch_reg
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.096     1.976 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.149     2.125    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X9Y48          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.019ns  (logic 2.075ns (25.879%)  route 5.944ns (74.121%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=4, routed)           3.357     4.812    MINESWEEP/sw_IBUF[14]
    SLICE_X5Y47          LUT4 (Prop_lut4_I3_O)        0.124     4.936 f  MINESWEEP/FSM_sequential_currState[0]_i_9/O
                         net (fo=1, routed)           0.263     5.199    MINESWEEP/FSM_sequential_currState[0]_i_9_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     5.323 f  MINESWEEP/FSM_sequential_currState[0]_i_8/O
                         net (fo=1, routed)           0.789     6.113    MINESWEEP/FSM_sequential_currState[0]_i_8_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.237 f  MINESWEEP/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.877     7.113    MINESWEEP/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.237 r  MINESWEEP/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.658     7.895    MINESWEEP/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.124     8.019 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.019    MINESWEEP/nextState[0]
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.451     4.792    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 2.434ns (32.066%)  route 5.157ns (67.934%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.728     7.591    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 2.434ns (32.066%)  route 5.157ns (67.934%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.728     7.591    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 2.434ns (32.066%)  route 5.157ns (67.934%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.728     7.591    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.591ns  (logic 2.434ns (32.066%)  route 5.157ns (67.934%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.728     7.591    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[3]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 2.434ns (32.972%)  route 4.948ns (67.028%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.520     7.383    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 2.434ns (32.972%)  route 4.948ns (67.028%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.520     7.383    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 2.434ns (32.972%)  route 4.948ns (67.028%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.520     7.383    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 2.434ns (32.972%)  route 4.948ns (67.028%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.520     7.383    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 2.434ns (32.972%)  route 4.948ns (67.028%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/sw_IBUF[9]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.330 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.330    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.706 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.706    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.863 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.675     6.538    MINESWEEP/RANDOM/bombLocation_reg[0]_0[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.325     6.863 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.520     7.383    MINESWEEP/RANDOM/moveDet
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.442     4.783    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.219ns (22.097%)  route 0.772ns (77.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.772     0.991    MINESWEEP/sw_IBUF[4]
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.473ns (47.641%)  route 0.520ns (52.359%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/G
    SLICE_X7Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/Q
                         net (fo=3, routed)           0.159     0.317    MINESWEEP/p_0_in16_in
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.045     0.362 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.362    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.473    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.360     0.879    MINESWEEP/nextState2
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.114     0.993 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    MINESWEEP/nextState[1]
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.475ns (47.746%)  route 0.520ns (52.254%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/G
    SLICE_X7Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/Q
                         net (fo=3, routed)           0.159     0.317    MINESWEEP/p_0_in16_in
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.045     0.362 r  MINESWEEP/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.362    MINESWEEP/nextState2_carry_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.473    MINESWEEP/nextState2_carry_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.360     0.879    MINESWEEP/nextState2
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.116     0.995 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.995    MINESWEEP/nextState[0]
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.222ns (22.253%)  route 0.775ns (77.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.775     0.997    MINESWEEP/btnU_IBUF
    SLICE_X7Y45          FDCE                                         f  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.222ns (22.253%)  route 0.775ns (77.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.775     0.997    MINESWEEP/btnU_IBUF
    SLICE_X7Y45          FDCE                                         f  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.222ns (22.049%)  route 0.784ns (77.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.784     1.006    MINESWEEP/btnU_IBUF
    SLICE_X5Y47          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.222ns (22.049%)  route 0.784ns (77.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.784     1.006    MINESWEEP/btnU_IBUF
    SLICE_X5Y47          FDCE                                         f  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.222ns (22.049%)  route 0.784ns (77.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.784     1.006    MINESWEEP/btnU_IBUF
    SLICE_X5Y47          FDCE                                         f  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.222ns (22.049%)  route 0.784ns (77.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=117, routed)         0.784     1.006    MINESWEEP/btnU_IBUF
    SLICE_X5Y47          FDCE                                         f  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y47          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.221ns (21.661%)  route 0.799ns (78.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.799     1.020    MINESWEEP/sw_IBUF[0]
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK





