		SC VERIFICATION
		Fri Apr  6 15:33:12 2018

INFO@0 s: [main] Running command line: ./run_verification -t ii_test_fixed -n 1000 -v HIGH 
INFO@0 s: [ii_test_fixed] Constructor
INFO@0 s: [ii_top_tb.ii_env] constructor
INFO@0 s: [ii_top_tb.ii_env.ii_drv] construtor
INFO@0 s: [ii_top_tb.ii_env.ii_dut_mon] construtor
INFO@0 s: [ii_top_tb.ii_env.ii_rm_mon] construtor
INFO@0 s: [ii_top_tb.ii_env.ii_chk] constructor
INFO@0 s: [ii_test_fixed] Start Reset Phase
INFO@0 s: [ii_top_tb.ii_env.ii_reset] Asserting async reset signal....
INFO@0 s: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@0 s: [ii_top_tb.ii_env.ii_drv] Saindo do reset
INFO@2 ps: [ii_top_tb.ii_env.ii_reset] Reset signal detected....
INFO@502 ps: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@502 ps: [ii_top_tb.ii_env.ii_drv] Saindo do reset
INFO@1 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@1 ns: [ii_top_tb.ii_env.ii_drv] Saindo do reset
INFO@2 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@3 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@4 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@5 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@6 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@7 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@8 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@9 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@10 ns: [ii_test_fixed] Configure Phase
INFO@10 ns: [ii_test_fixed]  Starting test...
INFO@10 ns: [ii_test_fixed]  Set seed
INFO@10 ns: [ii_test_fixed]  Send the fixed array
INFO@10 ns: [ii_test_fixed]  Finished test!!!
INFO@10 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@11 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@12 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@13 ns: [ii_top_tb.ii_env.ii_drv] WHILE
INFO@14 ns: [ii_test_fixed]                                           
INFO@14 ns: [ii_test_fixed] ########    #######     ######     ###### 
INFO@14 ns: [ii_test_fixed] ##     ##  ##     ##  ##     ##  ##     ##
INFO@14 ns: [ii_test_fixed] ##     ##  ##     ##  ##         ##       
INFO@14 ns: [ii_test_fixed] ########   #########    ######     ###### 
INFO@14 ns: [ii_test_fixed] ##         ##     ##         ##         ##
INFO@14 ns: [ii_test_fixed] ##         ##     ##  ##     ##  ##     ##
INFO@14 ns: [ii_test_fixed] ##         ##     ##    ######     ###### 
INFO@14 ns: [ii_test_fixed]                                           
INFO@14 ns: [ii_test_fixed] Simiition completed without errors!
INFO@14 ns: [ii_test_fixed] Start Finish Phase
INFO@14 ns: [ii_top_tb.ii_env.ii_drv] WHILE
