[{"DBLP title": "BlueDBM: A multi-access, distributed flash store for Big Data analytics.", "DBLP authors": ["Arvind"], "year": 2015, "MAG papers": [{"PaperId": 1525840703, "PaperTitle": "bluedbm a multi access distributed flash store for big data analytics", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Accelerating data centers with reconfigurable logic.", "DBLP authors": ["Derek Chiou"], "year": 2015, "MAG papers": [{"PaperId": 1580146721, "PaperTitle": "accelerating data centers with reconfigurable logic", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Automatic design of domain-specific instructions for low-power processors.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2015, "MAG papers": [{"PaperId": 1484728941, "PaperTitle": "automatic design of domain specific instructions for low power processors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of catalonia", "ghent university", "ghent university", "polytechnic university of catalonia", "ghent university"]}], "source": "ES"}, {"DBLP title": "Custom FPGA-based soft-processors for sparse graph acceleration.", "DBLP authors": ["Nachiket Kapre"], "year": 2015, "MAG papers": [{"PaperId": 1502650061, "PaperTitle": "custom fpga based soft processors for sparse graph acceleration", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["nanyang technological university"]}], "source": "ES"}, {"DBLP title": "A soft-core processor array for relational operators.", "DBLP authors": ["Raphael Polig", "Heiner Giefers", "Walter Stechele"], "year": 2015, "MAG papers": [{"PaperId": 1484792304, "PaperTitle": "a soft core processor array for relational operators", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm", "ibm", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Atomic stream computation unit based on micro-thread level parallelism.", "DBLP authors": ["Nasim Farahini", "Ahmed Hemani"], "year": 2015, "MAG papers": [{"PaperId": 1499964127, "PaperTitle": "atomic stream computation unit based on micro thread level parallelism", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["royal institute of technology", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Timing speculation-aware instruction set extension for resource-constrained embedded systems.", "DBLP authors": ["Tanvir Ahmed", "Yuko Hara-Azumi"], "year": 2015, "MAG papers": [{"PaperId": 1517090753, "PaperTitle": "timing speculation aware instruction set extension for resource constrained embedded systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tokyo institute of technology", "tokyo institute of technology"]}], "source": "ES"}, {"DBLP title": "A GPU-based correlator X-engine implemented on the CHIME Pathfinder.", "DBLP authors": ["Nolan Denman", "Mandana Amiri", "Kevin Bandura", "Liam Connor", "Matt Dobbs", "Mateus Fandino", "Mark Halpern", "Adam D. Hincks", "Gary Hinshaw", "Carolin Hofer", "Peter Klages", "Kiyoshi Masui", "Juan Mena Parra", "Laura Newburgh", "Andre Recnik", "J. Richard Shaw", "Kris Sigurdson", "Kendrick Smith", "Keith Vanderlinde"], "year": 2015, "MAG papers": [{"PaperId": 1691426668, "PaperTitle": "a gpu based correlator x engine implemented on the chime pathfinder", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of toronto", "university of british columbia", "mcgill university", "mcgill university", "university of toronto", "university of toronto", "university of british columbia", "university of toronto", "perimeter institute for theoretical physics", "university of british columbia", "university of british columbia", "university of toronto", "university of british columbia", null, "mcgill university", "university of british columbia", "university of british columbia", "university of british columbia", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Power and performance trade-offs for Space Time Adaptive Processing.", "DBLP authors": ["Nitin A. Gawande", "Joseph B. Manzano", "Antonino Tumeo", "Nathan R. Tallent", "Darren J. Kerbyson", "Adolfy Hoisie"], "year": 2015, "MAG papers": [{"PaperId": 1526629647, "PaperTitle": "power and performance trade offs for space time adaptive processing", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory"]}], "source": "ES"}, {"DBLP title": "Accelerating persistent scatterer pixel selection for InSAR processing.", "DBLP authors": ["Tahsin Reza", "Aaron Zimmer", "Parwant Ghuman", "Tanuj kr Aasawat", "Matei Ripeanu"], "year": 2015, "MAG papers": [{"PaperId": 1509088721, "PaperTitle": "accelerating persistent scatterer pixel selection for insar processing", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of british columbia", null, "university of british columbia", null, "university of british columbia"]}], "source": "ES"}, {"DBLP title": "An efficient real-time data pipeline for the CHIME Pathfinder radio telescope X-engine.", "DBLP authors": ["Andre Recnik", "Kevin Bandura", "Nolan Denman", "Adam D. Hincks", "Gary Hinshaw", "Peter Klages", "Ue-Li Pen", "Keith Vanderlinde"], "year": 2015, "MAG papers": [{"PaperId": 1551673828, "PaperTitle": "an efficient real time data pipeline for the chime pathfinder radio telescope x engine", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "university of toronto", "mcgill university", "university of toronto", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Range reduction based on Pythagorean triples for trigonometric function evaluation.", "DBLP authors": ["Hugues de Lassus Saint-Genies", "David Defour", "Guillaume Revy"], "year": 2015, "MAG papers": [{"PaperId": 1599586561, "PaperTitle": "range reduction based on pythagorean triples for trigonometric function evaluation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "LightSpMV: Faster CSR-based sparse matrix-vector multiplication on CUDA-enabled GPUs.", "DBLP authors": ["Yongchao Liu", "Bertil Schmidt"], "year": 2015, "MAG papers": [{"PaperId": 1508286210, "PaperTitle": "lightspmv faster csr based sparse matrix vector multiplication on cuda enabled gpus", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of mainz", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "GPU-based multifrontal optimizing method in sparse Cholesky factorization.", "DBLP authors": ["Ran Zheng", "Wei Wang", "Hai Jin", "Song Wu", "Yong Chen", "Han Jiang"], "year": 2015, "MAG papers": [{"PaperId": 1545561241, "PaperTitle": "gpu based multifrontal optimizing method in sparse cholesky factorization", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology", "electric power research institute", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "A metamorphotic Network-on-Chip for various types of parallel applications.", "DBLP authors": ["Seiichi Tade", "Hiroki Matsutani", "Hideharu Amano", "Michihiro Koibuchi"], "year": 2015, "MAG papers": [{"PaperId": 1607598533, "PaperTitle": "a metamorphotic network on chip for various types of parallel applications", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national institute of informatics", "keio university", "keio university", "keio university"]}], "source": "ES"}, {"DBLP title": "Dynamic pipeline-partitioned video decoding on symmetric stream multiprocessors.", "DBLP authors": ["Ming-Ju Wu", "Yan-Ting Chen", "Chun-Jen Tsai"], "year": 2015, "MAG papers": [{"PaperId": 1502947350, "PaperTitle": "dynamic pipeline partitioned video decoding on symmetric stream multiprocessors", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Stochastic circuit design and performance evaluation of vector quantization.", "DBLP authors": ["Ran Wang", "Jie Han", "Bruce F. Cockburn", "Duncan G. Elliott"], "year": 2015, "MAG papers": [{"PaperId": 1497734534, "PaperTitle": "stochastic circuit design and performance evaluation of vector quantization", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of alberta", "university of alberta", "university of alberta", "university of alberta"]}], "source": "ES"}, {"DBLP title": "Mixed-signal implementation of differential decoding using binary message passing algorithms.", "DBLP authors": ["Glenn Cowan", "Kevin Cushon", "Warren J. Gross"], "year": 2015, "MAG papers": [{"PaperId": 1584851413, "PaperTitle": "mixed signal implementation of differential decoding using binary message passing algorithms", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["concordia university", "mcgill university", "chalmers university of technology"]}], "source": "ES"}, {"DBLP title": "Hardware acceleration of Private Information Retrieval protocols using GPUs.", "DBLP authors": ["Mihai Maruseac", "Gabriel Ghinita", "Ming Ouyang", "Razvan Rughinis"], "year": 2015, "MAG papers": [{"PaperId": 1554522333, "PaperTitle": "hardware acceleration of private information retrieval protocols using gpus", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of massachusetts boston", null, "university of massachusetts boston", "university of massachusetts boston"]}], "source": "ES"}, {"DBLP title": "Accelerating bootstrapping in FHEW using GPUs.", "DBLP authors": ["Moon Sung Lee", "Yongje Lee", "Jung Hee Cheon", "Yunheung Paek"], "year": 2015, "MAG papers": [{"PaperId": 1504384386, "PaperTitle": "accelerating bootstrapping in fhew using gpus", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Multi-task support for security-enabled embedded processors.", "DBLP authors": ["Tedy Thomas", "Arman Pouraghily", "Kekai Hu", "Russell Tessier", "Tilman Wolf"], "year": 2015, "MAG papers": [{"PaperId": 1513080359, "PaperTitle": "multi task support for security enabled embedded processors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Towards secure cryptographic software implementation against side-channel power analysis attacks.", "DBLP authors": ["Pei Luo", "Liwei Zhang", "Yunsi Fei", "A. Adam Ding"], "year": 2015, "MAG papers": [{"PaperId": 1537995932, "PaperTitle": "towards secure cryptographic software implementation against side channel power analysis attacks", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["northeastern university", "northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Programmable RNS lattice-based parallel cryptographic decryption.", "DBLP authors": ["Paulo Martins", "Leonel Sousa", "Julien Eynard", "Jean-Claude Bajard"], "year": 2015, "MAG papers": [{"PaperId": 1603966361, "PaperTitle": "programmable rns lattice based parallel cryptographic decryption", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["instituto superior tecnico", "instituto superior tecnico", "university of paris", "university of paris"]}], "source": "ES"}, {"DBLP title": "Loop coarsening in C-based High-Level Synthesis.", "DBLP authors": ["Moritz Schmid", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2015, "MAG papers": [{"PaperId": 1558703166, "PaperTitle": "loop coarsening in c based high level synthesis", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "An interpolation-based approach to multi-parameter performance modeling for heterogeneous systems.", "DBLP authors": ["Dylan Rudolph", "Greg Stitt"], "year": 2015, "MAG papers": [{"PaperId": 1527269775, "PaperTitle": "an interpolation based approach to multi parameter performance modeling for heterogeneous systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Mixed-length SIMD code generation for VLIW architectures with multiple native vector-widths.", "DBLP authors": ["Erkan Diken", "Martin J. O'Riordan", "Roel Jordans", "Lech J\u00f3zwiak", "Henk Corporaal", "David Moloney"], "year": 2015, "MAG papers": [{"PaperId": 1497412580, "PaperTitle": "mixed length simd code generation for vliw architectures with multiple native vector widths", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA.", "DBLP authors": ["Kenneth Hill", "Stefan Craciun", "Alan D. George", "Herman Lam"], "year": 2015, "MAG papers": [{"PaperId": 1578462120, "PaperTitle": "comparative analysis of opencl vs hdl with image processing kernels on stratix v fpga", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "On-demand fault-tolerant loop processing on massively parallel processor arrays.", "DBLP authors": ["Alexandru Tanase", "Michael Witterauf", "J\u00fcrgen Teich", "Frank Hannig", "Vahid Lari"], "year": 2015, "MAG papers": [{"PaperId": 1584783796, "PaperTitle": "on demand fault tolerant loop processing on massively parallel processor arrays", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications.", "DBLP authors": ["Aniruddha Shastri", "Greg Stitt", "Eduardo Riccio"], "year": 2015, "MAG papers": [{"PaperId": 1548244107, "PaperTitle": "a scheduling and binding heuristic for high level synthesis of fault tolerant fpga applications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Reconfigurable acceleration of fitness evaluation in trading strategies.", "DBLP authors": ["Andreea-Ingrid Funie", "Paul Grigoras", "Pavel Burovskiy", "Wayne Luk", "Mark Salmon"], "year": 2015, "MAG papers": [{"PaperId": 1584353815, "PaperTitle": "reconfigurable acceleration of fitness evaluation in trading strategies", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "An efficient architecture solution for low-power real-time background subtraction.", "DBLP authors": ["Hamed Tabkhi", "Majid Sabbagh", "Gunar Schirner"], "year": 2015, "MAG papers": [{"PaperId": 1508422202, "PaperTitle": "an efficient architecture solution for low power real time background subtraction", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Large-scale packet classification on FPGA.", "DBLP authors": ["Shijie Zhou", "Yun Rock Qu", "Viktor K. Prasanna"], "year": 2015, "MAG papers": [{"PaperId": 1540248841, "PaperTitle": "large scale packet classification on fpga", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Efficient implementation of structured long block-length LDPC codes.", "DBLP authors": ["Andrew J. Wong", "Saied Hemati", "Warren J. Gross"], "year": 2015, "MAG papers": [{"PaperId": 1606018169, "PaperTitle": "efficient implementation of structured long block length ldpc codes", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mcgill university", "mcgill university", "university of idaho"]}], "source": "ES"}]