INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/switchStateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchStateReset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sim_1/new/switchDetector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchDetector_tb
