Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 01:19:34 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_56/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.071       -0.346                      8                  893       -0.031       -0.126                      9                  893        1.725        0.000                       0                   894  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.071       -0.346                      8                  893       -0.031       -0.126                      9                  893        1.725        0.000                       0                   894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -0.346ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.031ns,  Total Violation       -0.126ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.608ns (40.606%)  route 2.352ns (59.394%))
  Logic Levels:           15  (CARRY8=8 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 5.320 - 4.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.000ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.000ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=893, estimated)      0.784     1.745    demux/CLK
    SLICE_X114Y496       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y496       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.824 r  demux/sel_reg[1]/Q
                         net (fo=14, estimated)       0.269     2.093    demux/sel[1]
    SLICE_X112Y495       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     2.317 r  demux/sel_reg[7]_i_6/O[6]
                         net (fo=26, estimated)       0.328     2.645    p_1_in[7]
    SLICE_X114Y491       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.681 r  sel[7]_i_185/O
                         net (fo=1, routed)           0.010     2.691    demux/S[3]
    SLICE_X114Y491       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.806 f  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, estimated)        0.026     2.832    demux/sel_reg[7]_i_143_n_0
    SLICE_X114Y492       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     2.924 f  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.283     3.207    demux_n_7
    SLICE_X115Y491       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.067     3.274 r  sel[7]_i_115/O
                         net (fo=2, estimated)        0.112     3.386    sel[7]_i_115_n_0
    SLICE_X115Y492       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     3.421 r  sel[7]_i_122/O
                         net (fo=1, routed)           0.007     3.428    demux/sel[7]_i_87[0]
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.581 f  demux/sel_reg[7]_i_58/CO[7]
                         net (fo=1, estimated)        0.026     3.607    demux/sel_reg[7]_i_58_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.699 f  demux/sel_reg[7]_i_55/CO[4]
                         net (fo=8, estimated)        0.241     3.940    demux_n_45
    SLICE_X113Y493       LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.099     4.039 r  sel[7]_i_22/O
                         net (fo=7, estimated)        0.204     4.243    sel[7]_i_22_n_0
    SLICE_X113Y493       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.391 r  sel[7]_i_30/O
                         net (fo=1, routed)           0.022     4.413    demux/sel[7]_i_20_0[0]
    SLICE_X113Y493       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.544 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.312     4.856    demux_n_49
    SLICE_X112Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.950 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.226     5.176    sel_reg[7]_i_17_n_14
    SLICE_X113Y495       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.215 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.015     5.230    demux/sel_reg[7]_0[6]
    SLICE_X113Y495       CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.056     5.286 r  demux/sel_reg[7]_i_3/O[7]
                         net (fo=8, estimated)        0.220     5.506    demux/sel_reg[7]_i_3_n_8
    SLICE_X112Y496       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.654 r  demux/sel[5]_i_1/O
                         net (fo=1, routed)           0.051     5.705    demux/sel20_in[5]
    SLICE_X112Y496       FDRE                                         r  demux/sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=893, estimated)      0.650     5.320    demux/CLK
    SLICE_X112Y496       FDRE                                         r  demux/sel_reg[5]/C
                         clock pessimism              0.324     5.644    
                         clock uncertainty           -0.035     5.609    
    SLICE_X112Y496       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.634    demux/sel_reg[5]
  -------------------------------------------------------------------
                         required time                          5.634    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 demux/genblk1[86].z_reg[86][0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[86].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.673ns (routing 0.000ns, distribution 0.673ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.000ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=893, estimated)      0.673     1.343    demux/CLK
    SLICE_X118Y494       FDRE                                         r  demux/genblk1[86].z_reg[86][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y494       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.401 r  demux/genblk1[86].z_reg[86][0]/Q
                         net (fo=1, estimated)        0.081     1.482    genblk1[86].reg_in/D[0]
    SLICE_X119Y494       FDRE                                         r  genblk1[86].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=893, estimated)      0.814     1.775    genblk1[86].reg_in/CLK
    SLICE_X119Y494       FDRE                                         r  genblk1[86].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.324     1.452    
    SLICE_X119Y494       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.514    genblk1[86].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X124Y492  genblk1[90].reg_in/reg_out_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X119Y504  demux/genblk1[43].z_reg[43][5]/C



