<dec f='linux/drivers/gpu/drm/i915/i915_reg.h' l='4590'/>
<doc f='linux/drivers/gpu/drm/i915/i915_reg.h' l='4588'>/* New registers for PCH-split platforms. Safe where new bits show up, the
 * register layout machtes with gen4 BLC_PWM_CTL[12]. */</doc>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='8701' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='732' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='735' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='750' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='751' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='920' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='924' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='938' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='939' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='940' u='c'/>
<use f='linux/drivers/gpu/drm/i915/intel_panel.c' l='1561' u='c'/>
