

================================================================
== Vitis HLS Report for 'chunkProcessor'
================================================================
* Date:           Wed Jul 16 23:39:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        chunkProcessor
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      272|      272|  2.720 us|  2.720 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163   |chunkProcessor_Pipeline_VITIS_LOOP_7_1   |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171  |chunkProcessor_Pipeline_VITIS_LOOP_22_1  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179  |chunkProcessor_Pipeline_VITIS_LOOP_10_2  |       99|       99|  0.990 us|  0.990 us|   98|   98|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184  |chunkProcessor_Pipeline_VITIS_LOOP_25_2  |      132|      132|  1.320 us|  1.320 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209  |chunkProcessor_Pipeline_VITIS_LOOP_32_4  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|     4|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        1|   -|   563|  1441|    -|
|Memory           |        4|   -|    64|     4|    0|
|Multiplexer      |        -|   -|     0|   367|    -|
|Register         |        -|   -|   275|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        5|   0|   902|  1816|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |       50|   0|    12|    48|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179  |chunkProcessor_Pipeline_VITIS_LOOP_10_2  |        0|   0|  129|  408|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171  |chunkProcessor_Pipeline_VITIS_LOOP_22_1  |        0|   0|   11|   64|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184  |chunkProcessor_Pipeline_VITIS_LOOP_25_2  |        1|   0|  399|  801|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209  |chunkProcessor_Pipeline_VITIS_LOOP_32_4  |        0|   0|   11|  103|    0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163   |chunkProcessor_Pipeline_VITIS_LOOP_7_1   |        0|   0|   13|   65|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        1|   0|  563| 1441|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |wValues_U  |wValues_RAM_1WNR_AUTO_1R1W  |        4|   0|   0|    0|    64|   32|     1|         2048|
    |wvars_U    |wvars_RAM_AUTO_1R1W         |        0|  64|   4|    0|     8|   32|     1|          256|
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                            |        4|  64|   4|    0|    72|   64|     2|         2304|
    +-----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |wvars_we0                        |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  61|         15|    1|         15|
    |input_r_address0      |  15|          3|    3|          9|
    |input_r_ce0           |  15|          3|    1|          3|
    |wValues_address0      |  21|          4|    6|         24|
    |wValues_ce0           |  21|          4|    1|          4|
    |wValues_ce1           |   9|          2|    1|          2|
    |wValues_ce2           |   9|          2|    1|          2|
    |wValues_d0            |  15|          3|   32|         96|
    |wValues_we0           |  15|          3|    1|          3|
    |wvars_address0        |  15|          3|    3|          9|
    |wvars_address0_local  |  42|          9|    3|         27|
    |wvars_address1_local  |  42|          9|    3|         27|
    |wvars_ce0             |  15|          3|    1|          3|
    |wvars_d0              |   9|          2|   32|         64|
    |wvars_d0_local        |  27|          5|   32|        160|
    |wvars_d1_local        |  27|          5|   32|        160|
    |wvars_we0             |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 367|         77|  154|        610|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  14|   0|   14|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209_ap_start_reg  |   1|   0|    1|          0|
    |grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163_ap_start_reg   |   1|   0|    1|          0|
    |wvars_load_1_reg_323                                             |  32|   0|   32|          0|
    |wvars_load_2_reg_338                                             |  32|   0|   32|          0|
    |wvars_load_3_reg_343                                             |  32|   0|   32|          0|
    |wvars_load_4_reg_358                                             |  32|   0|   32|          0|
    |wvars_load_5_reg_363                                             |  32|   0|   32|          0|
    |wvars_load_6_reg_368                                             |  32|   0|   32|          0|
    |wvars_load_7_reg_373                                             |  32|   0|   32|          0|
    |wvars_load_reg_318                                               |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 275|   0|  275|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  chunkProcessor|  return value|
|input_r_address0   |  out|    3|   ap_memory|         input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|         input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|         input_r|         array|
|message_address0   |  out|    4|   ap_memory|         message|         array|
|message_ce0        |  out|    1|   ap_memory|         message|         array|
|message_q0         |   in|   32|   ap_memory|         message|         array|
|output_r_address0  |  out|    3|   ap_memory|        output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|        output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|        output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|        output_r|         array|
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_i26_i231_loc = alloca i64 1"   --->   Operation 15 'alloca' 'add_i26_i231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%thr_add562_loc = alloca i64 1"   --->   Operation 16 'alloca' 'thr_add562_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_i26_i2313_loc = alloca i64 1"   --->   Operation 17 'alloca' 'add_i26_i2313_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_i26_i23134_loc = alloca i64 1"   --->   Operation 18 'alloca' 'add_i26_i23134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%thr_add5625_loc = alloca i64 1"   --->   Operation 19 'alloca' 'thr_add5625_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%thr_add56256_loc = alloca i64 1"   --->   Operation 20 'alloca' 'thr_add56256_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_i26_i231347_loc = alloca i64 1"   --->   Operation 21 'alloca' 'add_i26_i231347_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%thr_add562568_loc = alloca i64 1"   --->   Operation 22 'alloca' 'thr_add562568_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%wValues = alloca i64 1" [chunkProcessor.cpp:17]   --->   Operation 23 'alloca' 'wValues' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%wvars = alloca i64 1" [chunkProcessor.cpp:21]   --->   Operation 24 'alloca' 'wvars' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_7_1, i32 %wValues, i32 %message"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_22_1, i32 %wvars, i32 %input_r"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 27 [1/2] (4.17ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_7_1, i32 %wValues, i32 %message"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/2] (4.15ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_22_1, i32 %wvars, i32 %input_r"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_10_2, i32 %wValues"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%wvars_addr = getelementptr i32 %wvars, i64 0, i64 0"   --->   Operation 30 'getelementptr' 'wvars_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%wvars_addr_1 = getelementptr i32 %wvars, i64 0, i64 4"   --->   Operation 31 'getelementptr' 'wvars_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.76ns)   --->   "%wvars_load = load i3 %wvars_addr_1" [chunkProcessor.cpp:29]   --->   Operation 32 'load' 'wvars_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 33 [2/2] (1.76ns)   --->   "%wvars_load_1 = load i3 %wvars_addr" [chunkProcessor.cpp:29]   --->   Operation 33 'load' 'wvars_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_10_2, i32 %wValues"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%wvars_addr_2 = getelementptr i32 %wvars, i64 0, i64 5"   --->   Operation 35 'getelementptr' 'wvars_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%wvars_addr_3 = getelementptr i32 %wvars, i64 0, i64 6"   --->   Operation 36 'getelementptr' 'wvars_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load = load i3 %wvars_addr_1" [chunkProcessor.cpp:29]   --->   Operation 37 'load' 'wvars_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 38 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_1 = load i3 %wvars_addr" [chunkProcessor.cpp:29]   --->   Operation 38 'load' 'wvars_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 39 [2/2] (1.76ns)   --->   "%wvars_load_2 = load i3 %wvars_addr_2" [chunkProcessor.cpp:29]   --->   Operation 39 'load' 'wvars_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 40 [2/2] (1.76ns)   --->   "%wvars_load_3 = load i3 %wvars_addr_3" [chunkProcessor.cpp:29]   --->   Operation 40 'load' 'wvars_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%wvars_addr_4 = getelementptr i32 %wvars, i64 0, i64 1"   --->   Operation 41 'getelementptr' 'wvars_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%wvars_addr_5 = getelementptr i32 %wvars, i64 0, i64 2"   --->   Operation 42 'getelementptr' 'wvars_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_2 = load i3 %wvars_addr_2" [chunkProcessor.cpp:29]   --->   Operation 43 'load' 'wvars_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 44 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_3 = load i3 %wvars_addr_3" [chunkProcessor.cpp:29]   --->   Operation 44 'load' 'wvars_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 45 [2/2] (1.76ns)   --->   "%wvars_load_4 = load i3 %wvars_addr_4" [chunkProcessor.cpp:29]   --->   Operation 45 'load' 'wvars_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 46 [2/2] (1.76ns)   --->   "%wvars_load_5 = load i3 %wvars_addr_5" [chunkProcessor.cpp:29]   --->   Operation 46 'load' 'wvars_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%wvars_addr_6 = getelementptr i32 %wvars, i64 0, i64 7"   --->   Operation 47 'getelementptr' 'wvars_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%wvars_addr_7 = getelementptr i32 %wvars, i64 0, i64 3"   --->   Operation 48 'getelementptr' 'wvars_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_4 = load i3 %wvars_addr_4" [chunkProcessor.cpp:29]   --->   Operation 49 'load' 'wvars_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 50 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_5 = load i3 %wvars_addr_5" [chunkProcessor.cpp:29]   --->   Operation 50 'load' 'wvars_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 51 [2/2] (1.76ns)   --->   "%wvars_load_6 = load i3 %wvars_addr_6" [chunkProcessor.cpp:29]   --->   Operation 51 'load' 'wvars_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 52 [2/2] (1.76ns)   --->   "%wvars_load_7 = load i3 %wvars_addr_7" [chunkProcessor.cpp:29]   --->   Operation 52 'load' 'wvars_load_7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 53 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_6 = load i3 %wvars_addr_6" [chunkProcessor.cpp:29]   --->   Operation 53 'load' 'wvars_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 54 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_7 = load i3 %wvars_addr_7" [chunkProcessor.cpp:29]   --->   Operation 54 'load' 'wvars_load_7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 55 [2/2] (1.29ns)   --->   "%call_ln29 = call void @chunkProcessor_Pipeline_VITIS_LOOP_25_2, i32 %wvars_load_7, i32 %wvars_load_6, i32 %wvars_load_5, i32 %wvars_load_4, i32 %wvars_load_3, i32 %wvars_load_2, i32 %wvars_load_1, i32 %wvars_load, i32 %wValues, i32 %thr_add562568_loc, i32 %add_i26_i231347_loc, i32 %thr_add56256_loc, i32 %thr_add5625_loc, i32 %add_i26_i23134_loc, i32 %add_i26_i2313_loc, i32 %thr_add562_loc, i32 %add_i26_i231_loc, i32 %kValues" [chunkProcessor.cpp:29]   --->   Operation 55 'call' 'call_ln29' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln29 = call void @chunkProcessor_Pipeline_VITIS_LOOP_25_2, i32 %wvars_load_7, i32 %wvars_load_6, i32 %wvars_load_5, i32 %wvars_load_4, i32 %wvars_load_3, i32 %wvars_load_2, i32 %wvars_load_1, i32 %wvars_load, i32 %wValues, i32 %thr_add562568_loc, i32 %add_i26_i231347_loc, i32 %thr_add56256_loc, i32 %thr_add5625_loc, i32 %add_i26_i23134_loc, i32 %add_i26_i2313_loc, i32 %thr_add562_loc, i32 %add_i26_i231_loc, i32 %kValues" [chunkProcessor.cpp:29]   --->   Operation 56 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%thr_add562_loc_load = load i32 %thr_add562_loc"   --->   Operation 57 'load' 'thr_add562_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%add_i26_i231_loc_load = load i32 %add_i26_i231_loc"   --->   Operation 58 'load' 'add_i26_i231_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %add_i26_i231_loc_load, i3 %wvars_addr_1" [chunkProcessor.cpp:29]   --->   Operation 59 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 60 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %thr_add562_loc_load, i3 %wvars_addr" [chunkProcessor.cpp:29]   --->   Operation 60 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%add_i26_i23134_loc_load = load i32 %add_i26_i23134_loc"   --->   Operation 61 'load' 'add_i26_i23134_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%add_i26_i2313_loc_load = load i32 %add_i26_i2313_loc"   --->   Operation 62 'load' 'add_i26_i2313_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %add_i26_i2313_loc_load, i3 %wvars_addr_2" [chunkProcessor.cpp:29]   --->   Operation 63 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %add_i26_i23134_loc_load, i3 %wvars_addr_3" [chunkProcessor.cpp:29]   --->   Operation 64 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%thr_add56256_loc_load = load i32 %thr_add56256_loc"   --->   Operation 65 'load' 'thr_add56256_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%thr_add5625_loc_load = load i32 %thr_add5625_loc"   --->   Operation 66 'load' 'thr_add5625_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %thr_add5625_loc_load, i3 %wvars_addr_4" [chunkProcessor.cpp:29]   --->   Operation 67 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %thr_add56256_loc_load, i3 %wvars_addr_5" [chunkProcessor.cpp:29]   --->   Operation 68 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%thr_add562568_loc_load = load i32 %thr_add562568_loc"   --->   Operation 69 'load' 'thr_add562568_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%add_i26_i231347_loc_load = load i32 %add_i26_i231347_loc"   --->   Operation 70 'load' 'add_i26_i231347_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %add_i26_i231347_loc_load, i3 %wvars_addr_6" [chunkProcessor.cpp:29]   --->   Operation 71 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 72 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln29 = store i32 %thr_add562568_loc_load, i3 %wvars_addr_7" [chunkProcessor.cpp:29]   --->   Operation 72 'store' 'store_ln29' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_32_4, i32 %input_r, i32 %wvars, i32 %output_r"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 4.15>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [chunkProcessor.cpp:3]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %message, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %message"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (4.15ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_32_4, i32 %input_r, i32 %wvars, i32 %output_r"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [chunkProcessor.cpp:35]   --->   Operation 82 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ message]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kValues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add_i26_i231_loc         (alloca       ) [ 001111111100000]
thr_add562_loc           (alloca       ) [ 001111111100000]
add_i26_i2313_loc        (alloca       ) [ 001111111110000]
add_i26_i23134_loc       (alloca       ) [ 001111111110000]
thr_add5625_loc          (alloca       ) [ 001111111111000]
thr_add56256_loc         (alloca       ) [ 001111111111000]
add_i26_i231347_loc      (alloca       ) [ 001111111111100]
thr_add562568_loc        (alloca       ) [ 001111111111100]
wValues                  (alloca       ) [ 001111111000000]
wvars                    (alloca       ) [ 001111111111111]
call_ln0                 (call         ) [ 000000000000000]
call_ln0                 (call         ) [ 000000000000000]
wvars_addr               (getelementptr) [ 000011111100000]
wvars_addr_1             (getelementptr) [ 000011111100000]
call_ln0                 (call         ) [ 000000000000000]
wvars_addr_2             (getelementptr) [ 000001111110000]
wvars_addr_3             (getelementptr) [ 000001111110000]
wvars_load               (load         ) [ 000001111000000]
wvars_load_1             (load         ) [ 000001111000000]
wvars_addr_4             (getelementptr) [ 000000111111000]
wvars_addr_5             (getelementptr) [ 000000111111000]
wvars_load_2             (load         ) [ 000000111000000]
wvars_load_3             (load         ) [ 000000111000000]
wvars_addr_6             (getelementptr) [ 000000011111100]
wvars_addr_7             (getelementptr) [ 000000011111100]
wvars_load_4             (load         ) [ 000000011000000]
wvars_load_5             (load         ) [ 000000011000000]
wvars_load_6             (load         ) [ 000000001000000]
wvars_load_7             (load         ) [ 000000001000000]
call_ln29                (call         ) [ 000000000000000]
thr_add562_loc_load      (load         ) [ 000000000000000]
add_i26_i231_loc_load    (load         ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
add_i26_i23134_loc_load  (load         ) [ 000000000000000]
add_i26_i2313_loc_load   (load         ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
thr_add56256_loc_load    (load         ) [ 000000000000000]
thr_add5625_loc_load     (load         ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
thr_add562568_loc_load   (load         ) [ 000000000000000]
add_i26_i231347_loc_load (load         ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
store_ln29               (store        ) [ 000000000000000]
spectopmodule_ln3        (spectopmodule) [ 000000000000000]
specinterface_ln0        (specinterface) [ 000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000000000]
specinterface_ln0        (specinterface) [ 000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000000000]
specinterface_ln0        (specinterface) [ 000000000000000]
specbitsmap_ln0          (specbitsmap  ) [ 000000000000000]
call_ln0                 (call         ) [ 000000000000000]
ret_ln35                 (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="message">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kValues">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_7_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_10_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_25_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_32_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="add_i26_i231_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i231_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="thr_add562_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add562_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_i26_i2313_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i2313_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="add_i26_i23134_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i23134_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="thr_add5625_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add5625_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="thr_add56256_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add56256_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_i26_i231347_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i231347_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="thr_add562568_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add562568_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="wValues_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wValues/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="wvars_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wvars/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="wvars_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="wvars_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="3" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
<pin id="112" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="wvars_load/3 wvars_load_1/3 wvars_load_2/4 wvars_load_3/4 wvars_load_4/5 wvars_load_5/5 wvars_load_6/6 wvars_load_7/6 store_ln29/9 store_ln29/9 store_ln29/10 store_ln29/10 store_ln29/11 store_ln29/11 store_ln29/12 store_ln29/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="wvars_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_2/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="wvars_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_3/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="wvars_addr_4_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_4/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wvars_addr_5_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_5/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="wvars_addr_6_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_6/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="wvars_addr_7_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_7/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="32" slack="1"/>
<pin id="189" dir="0" index="4" bw="32" slack="1"/>
<pin id="190" dir="0" index="5" bw="32" slack="2"/>
<pin id="191" dir="0" index="6" bw="32" slack="2"/>
<pin id="192" dir="0" index="7" bw="32" slack="3"/>
<pin id="193" dir="0" index="8" bw="32" slack="3"/>
<pin id="194" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="10" bw="32" slack="6"/>
<pin id="196" dir="0" index="11" bw="32" slack="6"/>
<pin id="197" dir="0" index="12" bw="32" slack="6"/>
<pin id="198" dir="0" index="13" bw="32" slack="6"/>
<pin id="199" dir="0" index="14" bw="32" slack="6"/>
<pin id="200" dir="0" index="15" bw="32" slack="6"/>
<pin id="201" dir="0" index="16" bw="32" slack="6"/>
<pin id="202" dir="0" index="17" bw="32" slack="6"/>
<pin id="203" dir="0" index="18" bw="32" slack="0"/>
<pin id="204" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="3" bw="32" slack="0"/>
<pin id="214" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="thr_add562_loc_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="8"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562_loc_load/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_i26_i231_loc_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="8"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i231_loc_load/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_i26_i23134_loc_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="9"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i23134_loc_load/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_i26_i2313_loc_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="9"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i2313_loc_load/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="thr_add56256_loc_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="10"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add56256_loc_load/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="thr_add5625_loc_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="10"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add5625_loc_load/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="thr_add562568_loc_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="11"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562568_loc_load/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_i26_i231347_loc_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="11"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i231347_loc_load/12 "/>
</bind>
</comp>

<comp id="250" class="1005" name="add_i26_i231_loc_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="6"/>
<pin id="252" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i231_loc "/>
</bind>
</comp>

<comp id="256" class="1005" name="thr_add562_loc_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="6"/>
<pin id="258" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="thr_add562_loc "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_i26_i2313_loc_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="6"/>
<pin id="264" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i2313_loc "/>
</bind>
</comp>

<comp id="268" class="1005" name="add_i26_i23134_loc_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="6"/>
<pin id="270" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i23134_loc "/>
</bind>
</comp>

<comp id="274" class="1005" name="thr_add5625_loc_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="6"/>
<pin id="276" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="thr_add5625_loc "/>
</bind>
</comp>

<comp id="280" class="1005" name="thr_add56256_loc_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="6"/>
<pin id="282" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="thr_add56256_loc "/>
</bind>
</comp>

<comp id="286" class="1005" name="add_i26_i231347_loc_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="6"/>
<pin id="288" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i231347_loc "/>
</bind>
</comp>

<comp id="292" class="1005" name="thr_add562568_loc_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="6"/>
<pin id="294" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="thr_add562568_loc "/>
</bind>
</comp>

<comp id="298" class="1005" name="wvars_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="wvars_addr_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="wvars_addr_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="wvars_addr_3_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="wvars_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wvars_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="wvars_load_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="3"/>
<pin id="325" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wvars_load_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="wvars_addr_4_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="wvars_addr_5_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="wvars_load_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wvars_load_2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="wvars_load_3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="wvars_load_3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="wvars_addr_6_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_6 "/>
</bind>
</comp>

<comp id="353" class="1005" name="wvars_addr_7_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_7 "/>
</bind>
</comp>

<comp id="358" class="1005" name="wvars_load_4_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="wvars_load_5_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="wvars_load_6_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_6 "/>
</bind>
</comp>

<comp id="373" class="1005" name="wvars_load_7_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="131" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="147" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="162"><net_src comp="154" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="82" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="86" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="206"><net_src comp="104" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="207"><net_src comp="104" pin="7"/><net_sink comp="184" pin=2"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="184" pin=18"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="253"><net_src comp="50" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="184" pin=17"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="259"><net_src comp="54" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="184" pin=16"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="265"><net_src comp="58" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="184" pin=15"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="271"><net_src comp="62" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="184" pin=14"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="277"><net_src comp="66" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="184" pin=13"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="283"><net_src comp="70" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="184" pin=12"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="289"><net_src comp="74" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="184" pin=11"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="295"><net_src comp="78" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="184" pin=10"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="301"><net_src comp="90" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="306"><net_src comp="97" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="311"><net_src comp="115" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="316"><net_src comp="122" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="321"><net_src comp="104" pin="7"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="184" pin=8"/></net>

<net id="326"><net_src comp="104" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="184" pin=7"/></net>

<net id="331"><net_src comp="131" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="336"><net_src comp="138" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="341"><net_src comp="104" pin="7"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="346"><net_src comp="104" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="351"><net_src comp="147" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="356"><net_src comp="154" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="361"><net_src comp="104" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="366"><net_src comp="104" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="371"><net_src comp="104" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="376"><net_src comp="104" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {13 14 }
 - Input state : 
	Port: chunkProcessor : input_r | {1 2 13 14 }
	Port: chunkProcessor : message | {1 2 }
	Port: chunkProcessor : kValues | {7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
		wvars_load : 1
		wvars_load_1 : 1
	State 4
		wvars_load_2 : 1
		wvars_load_3 : 1
	State 5
		wvars_load_4 : 1
		wvars_load_5 : 1
	State 6
		wvars_load_6 : 1
		wvars_load_7 : 1
	State 7
		call_ln29 : 1
	State 8
	State 9
		store_ln29 : 1
		store_ln29 : 1
	State 10
		store_ln29 : 1
		store_ln29 : 1
	State 11
		store_ln29 : 1
		store_ln29 : 1
	State 12
		store_ln29 : 1
		store_ln29 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |  grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_163 |  1.294  |    73   |    35   |
|          | grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_171 |  1.294  |    71   |    35   |
|   call   | grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_179 | 4.31325 |   141   |   360   |
|          | grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184 |  2.588  |   404   |   675   |
|          | grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_209 |  2.588  |    74   |    83   |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    | 12.0772 |   763   |   1188  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|kValues|    1   |    0   |    0   |    -   |
|wValues|    4   |    0   |    0   |    0   |
| wvars |    0   |   64   |    4   |    0   |
+-------+--------+--------+--------+--------+
| Total |    5   |   64   |    4   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|add_i26_i231347_loc_reg_286|   32   |
| add_i26_i23134_loc_reg_268|   32   |
| add_i26_i2313_loc_reg_262 |   32   |
|  add_i26_i231_loc_reg_250 |   32   |
| thr_add562568_loc_reg_292 |   32   |
|  thr_add56256_loc_reg_280 |   32   |
|  thr_add5625_loc_reg_274  |   32   |
|   thr_add562_loc_reg_256  |   32   |
|    wvars_addr_1_reg_303   |    3   |
|    wvars_addr_2_reg_308   |    3   |
|    wvars_addr_3_reg_313   |    3   |
|    wvars_addr_4_reg_328   |    3   |
|    wvars_addr_5_reg_333   |    3   |
|    wvars_addr_6_reg_348   |    3   |
|    wvars_addr_7_reg_353   |    3   |
|     wvars_addr_reg_298    |    3   |
|    wvars_load_1_reg_323   |   32   |
|    wvars_load_2_reg_338   |   32   |
|    wvars_load_3_reg_343   |   32   |
|    wvars_load_4_reg_358   |   32   |
|    wvars_load_5_reg_363   |   32   |
|    wvars_load_6_reg_368   |   32   |
|    wvars_load_7_reg_373   |   32   |
|     wvars_load_reg_318    |   32   |
+---------------------------+--------+
|           Total           |   536  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_104                 |  p0  |   8  |   3  |   24   ||    0    ||    39   |
|                  grp_access_fu_104                 |  p1  |   4  |  32  |   128  ||    0    ||    21   |
|                  grp_access_fu_104                 |  p2  |   8  |   0  |    0   ||    0    ||    39   |
|                  grp_access_fu_104                 |  p4  |   4  |   3  |   12   ||    0    ||    21   |
| grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_184 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |   292  ||  9.4122 ||    0    ||   138   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   763  |  1188  |    -   |
|   Memory  |    5   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    9   |    0   |   138  |    -   |
|  Register |    -   |    -   |   536  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   21   |  1363  |  1330  |    0   |
+-----------+--------+--------+--------+--------+--------+
