###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad49.sjsuad.sjsu.edu)
#  Generated on:      Thu Oct 27 05:31:26 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix lc4_insn_cache_postRoutehold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tagcmem_reg[60][6] /CLK 
Endpoint:   \tagcmem_reg[60][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.329
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.575
  Arrival Time                  0.434
  Slack Time                   -1.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.141 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.462 | 
     | U17973              | D v -> Y ^ | OAI22X1  | 0.066 | 0.113 |   0.434 |    1.574 | 
     | \tagcmem_reg[60][6] | D ^        | DFFPOSX1 | 0.066 | 0.000 |   0.434 |    1.575 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.141 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.920 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.645 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.423 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.075 | 
     | clk__L5_I216        | A ^ -> Y ^ | CLKBUF1  | 0.154 | 0.258 |   1.324 |    0.183 | 
     | \tagcmem_reg[60][6] | CLK ^      | DFFPOSX1 | 0.154 | 0.005 |   1.329 |    0.188 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tagcmem_reg[60][4] /CLK 
Endpoint:   \tagcmem_reg[60][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.328
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  0.433
  Slack Time                   -1.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.140 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.461 | 
     | U17847              | D v -> Y ^ | OAI22X1  | 0.068 | 0.112 |   0.433 |    1.573 | 
     | \tagcmem_reg[60][4] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.433 |    1.573 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.140 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.919 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.645 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.422 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.077 | 
     | clk__L5_I226        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.259 |   1.322 |    0.182 | 
     | \tagcmem_reg[60][4] | CLK ^      | DFFPOSX1 | 0.155 | 0.005 |   1.328 |    0.188 | 
     +----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tagcmem_reg[60][5] /CLK 
Endpoint:   \tagcmem_reg[60][5] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.326
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.571
  Arrival Time                  0.431
  Slack Time                   -1.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.140 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.461 | 
     | U18215              | D v -> Y ^ | OAI22X1  | 0.067 | 0.110 |   0.431 |    1.571 | 
     | \tagcmem_reg[60][5] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.431 |    1.571 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.140 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.919 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.644 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.422 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.076 | 
     | clk__L5_I226        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.259 |   1.322 |    0.183 | 
     | \tagcmem_reg[60][5] | CLK ^      | DFFPOSX1 | 0.155 | 0.003 |   1.326 |    0.186 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tagcmem_reg[20][7] /CLK 
Endpoint:   \tagcmem_reg[20][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.335
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  0.440
  Slack Time                   -1.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.139 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.359 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.493 | 
     | U18082              | D v -> Y ^ | OAI22X1  | 0.068 | 0.086 |   0.440 |    1.579 | 
     | \tagcmem_reg[20][7] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.440 |    1.579 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.139 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.917 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.647 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.414 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.069 | 
     | clk__L5_I436        | A ^ -> Y ^ | CLKBUF1  | 0.177 | 0.258 |   1.327 |    0.188 | 
     | \tagcmem_reg[20][7] | CLK ^      | DFFPOSX1 | 0.180 | 0.007 |   1.335 |    0.196 | 
     +----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tagcmem_reg[20][8] /CLK 
Endpoint:   \tagcmem_reg[20][8] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.337
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.581
  Arrival Time                  0.443
  Slack Time                   -1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.138 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.358 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.492 | 
     | U18439              | D v -> Y ^ | OAI22X1  | 0.069 | 0.089 |   0.443 |    1.581 | 
     | \tagcmem_reg[20][8] | D ^        | DFFPOSX1 | 0.069 | 0.000 |   0.443 |    1.581 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.138 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.916 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.646 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.413 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.068 | 
     | clk__L5_I438        | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.256 |   1.325 |    0.187 | 
     | \tagcmem_reg[20][8] | CLK ^      | DFFPOSX1 | 0.181 | 0.012 |   1.337 |    0.199 | 
     +----------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tagcmem_reg[60][3] /CLK 
Endpoint:   \tagcmem_reg[60][3] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.325
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.570
  Arrival Time                  0.433
  Slack Time                   -1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.138 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.459 | 
     | U17719              | D v -> Y ^ | OAI22X1  | 0.068 | 0.111 |   0.433 |    1.570 | 
     | \tagcmem_reg[60][3] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.433 |    1.570 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.138 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.916 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.646 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.413 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.297 | 0.332 |   1.057 |   -0.080 | 
     | clk__L5_I456        | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.265 |   1.322 |    0.184 | 
     | \tagcmem_reg[60][3] | CLK ^      | DFFPOSX1 | 0.157 | 0.003 |   1.325 |    0.187 | 
     +----------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tagcmem_reg[60][0] /CLK 
Endpoint:   \tagcmem_reg[60][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.328
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  0.436
  Slack Time                   -1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.137 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.458 | 
     | U18573              | D v -> Y ^ | OAI22X1  | 0.070 | 0.115 |   0.436 |    1.573 | 
     | \tagcmem_reg[60][0] | D ^        | DFFPOSX1 | 0.070 | 0.000 |   0.436 |    1.573 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.137 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.916 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.641 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.419 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.073 | 
     | clk__L5_I226        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.259 |   1.322 |    0.185 | 
     | \tagcmem_reg[60][0] | CLK ^      | DFFPOSX1 | 0.155 | 0.005 |   1.328 |    0.191 | 
     +----------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tagcmem_reg[20][5] /CLK 
Endpoint:   \tagcmem_reg[20][5] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.335
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.580
  Arrival Time                  0.443
  Slack Time                   -1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.136 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.356 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.490 | 
     | U18199              | D v -> Y ^ | OAI22X1  | 0.068 | 0.089 |   0.443 |    1.579 | 
     | \tagcmem_reg[20][5] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.443 |    1.580 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.136 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.915 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.644 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.411 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.067 | 
     | clk__L5_I438        | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.256 |   1.325 |    0.189 | 
     | \tagcmem_reg[20][5] | CLK ^      | DFFPOSX1 | 0.180 | 0.010 |   1.335 |    0.199 | 
     +----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tagcmem_reg[60][8] /CLK 
Endpoint:   \tagcmem_reg[60][8] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.324
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.570
  Arrival Time                  0.434
  Slack Time                   -1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.136 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.457 | 
     | U18455              | D v -> Y ^ | OAI22X1  | 0.067 | 0.113 |   0.434 |    1.570 | 
     | \tagcmem_reg[60][8] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.434 |    1.570 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.136 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.914 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.644 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.411 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.297 | 0.332 |   1.057 |   -0.078 | 
     | clk__L5_I456        | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.265 |   1.322 |    0.186 | 
     | \tagcmem_reg[60][8] | CLK ^      | DFFPOSX1 | 0.157 | 0.003 |   1.324 |    0.189 | 
     +----------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tagcmem_reg[60][2] /CLK 
Endpoint:   \tagcmem_reg[60][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.326
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.571
  Arrival Time                  0.436
  Slack Time                   -1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.135 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.456 | 
     | U17545              | D v -> Y ^ | OAI22X1  | 0.067 | 0.115 |   0.436 |    1.571 | 
     | \tagcmem_reg[60][2] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.436 |    1.571 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.135 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.914 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.640 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.417 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.072 | 
     | clk__L5_I226        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.259 |   1.322 |    0.187 | 
     | \tagcmem_reg[60][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.326 |    0.191 | 
     +----------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tagcmem_reg[60][7] /CLK 
Endpoint:   \tagcmem_reg[60][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.328
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.573
  Arrival Time                  0.438
  Slack Time                   -1.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.135 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.456 | 
     | U18098              | D v -> Y ^ | OAI22X1  | 0.072 | 0.117 |   0.438 |    1.573 | 
     | \tagcmem_reg[60][7] | D ^        | DFFPOSX1 | 0.072 | 0.000 |   0.438 |    1.573 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.135 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.914 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.640 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.417 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.072 | 
     | clk__L5_I225        | A ^ -> Y ^ | CLKBUF1  | 0.160 | 0.260 |   1.324 |    0.189 | 
     | \tagcmem_reg[60][7] | CLK ^      | DFFPOSX1 | 0.160 | 0.004 |   1.328 |    0.193 | 
     +----------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tagcmem_reg[20][4] /CLK 
Endpoint:   \tagcmem_reg[20][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  0.443
  Slack Time                   -1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.134 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.354 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.488 | 
     | U17831              | D v -> Y ^ | OAI22X1  | 0.067 | 0.088 |   0.443 |    1.577 | 
     | \tagcmem_reg[20][4] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.443 |    1.577 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.134 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.913 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.642 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.409 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.065 | 
     | clk__L5_I438        | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.256 |   1.325 |    0.191 | 
     | \tagcmem_reg[20][4] | CLK ^      | DFFPOSX1 | 0.180 | 0.007 |   1.332 |    0.199 | 
     +----------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \tagcmem_reg[20][0] /CLK 
Endpoint:   \tagcmem_reg[20][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  0.443
  Slack Time                   -1.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.134 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.354 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.488 | 
     | U18557              | D v -> Y ^ | OAI22X1  | 0.069 | 0.089 |   0.443 |    1.577 | 
     | \tagcmem_reg[20][0] | D ^        | DFFPOSX1 | 0.069 | 0.000 |   0.443 |    1.577 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.134 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.912 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.642 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.409 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.064 | 
     | clk__L5_I440        | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.257 |   1.327 |    0.193 | 
     | \tagcmem_reg[20][0] | CLK ^      | DFFPOSX1 | 0.158 | 0.005 |   1.332 |    0.198 | 
     +----------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tagcmem_reg[20][6] /CLK 
Endpoint:   \tagcmem_reg[20][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  0.444
  Slack Time                   -1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.133 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.354 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.488 | 
     | U17956              | D v -> Y ^ | OAI22X1  | 0.069 | 0.090 |   0.444 |    1.578 | 
     | \tagcmem_reg[20][6] | D ^        | DFFPOSX1 | 0.069 | 0.000 |   0.444 |    1.578 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.133 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.912 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.642 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.409 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.064 | 
     | clk__L5_I440        | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.257 |   1.327 |    0.193 | 
     | \tagcmem_reg[20][6] | CLK ^      | DFFPOSX1 | 0.158 | 0.006 |   1.332 |    0.199 | 
     +----------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tagcmem_reg[20][3] /CLK 
Endpoint:   \tagcmem_reg[20][3] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.337
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.581
  Arrival Time                  0.448
  Slack Time                   -1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.133 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.353 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.487 | 
     | U17700              | D v -> Y ^ | OAI22X1  | 0.076 | 0.094 |   0.448 |    1.581 | 
     | \tagcmem_reg[20][3] | D ^        | DFFPOSX1 | 0.076 | 0.000 |   0.448 |    1.581 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.133 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.912 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.641 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.408 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.064 | 
     | clk__L5_I438        | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.256 |   1.325 |    0.192 | 
     | \tagcmem_reg[20][3] | CLK ^      | DFFPOSX1 | 0.181 | 0.012 |   1.337 |    0.204 | 
     +----------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tagcmem_reg[20][2] /CLK 
Endpoint:   \tagcmem_reg[20][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.333
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  0.445
  Slack Time                   -1.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.133 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.353 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.487 | 
     | U17506              | D v -> Y ^ | OAI22X1  | 0.073 | 0.091 |   0.445 |    1.578 | 
     | \tagcmem_reg[20][2] | D ^        | DFFPOSX1 | 0.073 | 0.000 |   0.445 |    1.578 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.133 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.911 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.641 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.408 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.063 | 
     | clk__L5_I438        | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.256 |   1.325 |    0.192 | 
     | \tagcmem_reg[20][2] | CLK ^      | DFFPOSX1 | 0.180 | 0.008 |   1.333 |    0.201 | 
     +----------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tagcmem_reg[20][1] /CLK 
Endpoint:   \tagcmem_reg[20][1] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.578
  Arrival Time                  0.447
  Slack Time                   -1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.131 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.351 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.486 | 
     | U18319              | D v -> Y ^ | OAI22X1  | 0.071 | 0.092 |   0.446 |    1.578 | 
     | \tagcmem_reg[20][1] | D ^        | DFFPOSX1 | 0.071 | 0.000 |   0.447 |    1.578 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.131 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.910 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.639 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.406 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.318 | 0.344 |   1.069 |   -0.062 | 
     | clk__L5_I440        | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.257 |   1.327 |    0.195 | 
     | \tagcmem_reg[20][1] | CLK ^      | DFFPOSX1 | 0.158 | 0.006 |   1.332 |    0.201 | 
     +----------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tagcmem_reg[60][1] /CLK 
Endpoint:   \tagcmem_reg[60][1] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.326
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.572
  Arrival Time                  0.440
  Slack Time                   -1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.131 | 
     | U17543              | B v -> Y v | OR2X2    | 0.247 | 0.321 |   0.321 |    1.452 | 
     | U18335              | D v -> Y ^ | OAI22X1  | 0.071 | 0.119 |   0.440 |    1.571 | 
     | \tagcmem_reg[60][1] | D ^        | DFFPOSX1 | 0.071 | 0.000 |   0.440 |    1.572 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.131 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.910 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.636 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.413 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.067 | 
     | clk__L5_I226        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.259 |   1.322 |    0.191 | 
     | \tagcmem_reg[60][1] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.326 |    0.195 | 
     +----------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tagcmem_reg[44][8] /CLK 
Endpoint:   \tagcmem_reg[44][8] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.338
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.583
  Arrival Time                  0.455
  Slack Time                   -1.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.127 | 
     | U17536              | B v -> Y v | OR2X2    | 0.098 | 0.237 |   0.237 |    1.364 | 
     | U9288               | A v -> Y ^ | INVX8    | 0.135 | 0.100 |   0.337 |    1.464 | 
     | U9891               | A ^ -> Y v | INVX2    | 0.058 | 0.053 |   0.390 |    1.517 | 
     | U18451              | D v -> Y ^ | OAI22X1  | 0.067 | 0.065 |   0.455 |    1.582 | 
     | \tagcmem_reg[44][8] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.455 |    1.583 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.128 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.906 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.632 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.410 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.064 | 
     | clk__L5_I218        | A ^ -> Y ^ | CLKBUF1  | 0.175 | 0.268 |   1.332 |    0.204 | 
     | \tagcmem_reg[44][8] | CLK ^      | DFFPOSX1 | 0.175 | 0.006 |   1.338 |    0.211 | 
     +----------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \cmem_reg[44][11] /CLK 
Endpoint:   \cmem_reg[44][11] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.338
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.581
  Arrival Time                  0.455
  Slack Time                   -1.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | rst v      |          | 0.000 |       |   0.000 |    1.126 | 
     | U17536            | B v -> Y v | OR2X2    | 0.098 | 0.237 |   0.237 |    1.363 | 
     | U9288             | A v -> Y ^ | INVX8    | 0.135 | 0.100 |   0.337 |    1.463 | 
     | U21862            | B ^ -> Y v | NAND2X1  | 0.049 | 0.061 |   0.398 |    1.524 | 
     | U21863            | C v -> Y ^ | OAI21X1  | 0.059 | 0.057 |   0.454 |    1.581 | 
     | \cmem_reg[44][11] | D ^        | DFFPOSX1 | 0.059 | 0.000 |   0.455 |    1.581 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | clk ^      |          | 0.000 |       |   0.000 |   -1.126 | 
     | clk__L1_I0        | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.905 | 
     | clk__L2_I2        | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.631 | 
     | clk__L3_I4        | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.408 | 
     | clk__L4_I21       | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.063 | 
     | clk__L5_I220      | A ^ -> Y ^ | CLKBUF1  | 0.186 | 0.267 |   1.331 |    0.204 | 
     | \cmem_reg[44][11] | CLK ^      | DFFPOSX1 | 0.187 | 0.007 |   1.338 |    0.211 | 
     +--------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tagcmem_reg[20][9] /CLK 
Endpoint:   \tagcmem_reg[20][9] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.567
  Arrival Time                  0.441
  Slack Time                   -1.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.126 | 
     | U9218               | A v -> Y ^ | NOR2X1   | 0.145 | 0.220 |   0.220 |    1.346 | 
     | U9219               | A ^ -> Y v | INVX4    | 0.132 | 0.134 |   0.354 |    1.481 | 
     | U18677              | D v -> Y ^ | OAI22X1  | 0.070 | 0.087 |   0.441 |    1.567 | 
     | \tagcmem_reg[20][9] | D ^        | DFFPOSX1 | 0.070 | 0.000 |   0.441 |    1.567 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.126 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.905 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.102 | 0.271 |   0.492 |   -0.634 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.165 | 0.233 |   0.725 |   -0.401 | 
     | clk__L4_I41         | A ^ -> Y ^ | CLKBUF1  | 0.304 | 0.332 |   1.057 |   -0.069 | 
     | clk__L5_I425        | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.260 |   1.317 |    0.191 | 
     | \tagcmem_reg[20][9] | CLK ^      | DFFPOSX1 | 0.161 | 0.005 |   1.322 |    0.196 | 
     +----------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tagcmem_reg[44][6] /CLK 
Endpoint:   \tagcmem_reg[44][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  0.453
  Slack Time                   -1.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.123 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.470 | 
     | U17969              | D v -> Y ^ | OAI22X1  | 0.066 | 0.106 |   0.453 |    1.577 | 
     | \tagcmem_reg[44][6] | D ^        | DFFPOSX1 | 0.066 | 0.000 |   0.453 |    1.577 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.123 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.902 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.628 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.405 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.057 | 
     | clk__L5_I210        | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.261 |   1.328 |    0.204 | 
     | \tagcmem_reg[44][6] | CLK ^      | DFFPOSX1 | 0.159 | 0.004 |   1.331 |    0.208 | 
     +----------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \cmem_reg[76][0] /CLK 
Endpoint:   \cmem_reg[76][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.567
  Arrival Time                  0.448
  Slack Time                   -1.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.119 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.328 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.451 | 
     | U19162           | B ^ -> Y v | NAND2X1  | 0.046 | 0.060 |   0.392 |    1.511 | 
     | U19163           | C v -> Y ^ | OAI21X1  | 0.057 | 0.055 |   0.447 |    1.567 | 
     | \cmem_reg[76][0] | D ^        | DFFPOSX1 | 0.057 | 0.000 |   0.448 |    1.567 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.119 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.898 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.496 |   -0.624 | 
     | clk__L3_I3       | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.217 |   0.713 |   -0.407 | 
     | clk__L4_I17      | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.334 |   1.046 |   -0.073 | 
     | clk__L5_I178     | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.273 |   1.319 |    0.200 | 
     | \cmem_reg[76][0] | CLK ^      | DFFPOSX1 | 0.157 | 0.003 |   1.322 |    0.203 | 
     +-------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \cmem_reg[76][1] /CLK 
Endpoint:   \cmem_reg[76][1] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.319
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.563
  Arrival Time                  0.446
  Slack Time                   -1.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.118 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.326 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.450 | 
     | U19436           | B ^ -> Y v | NAND2X1  | 0.043 | 0.061 |   0.393 |    1.511 | 
     | U19437           | C v -> Y ^ | OAI21X1  | 0.052 | 0.052 |   0.445 |    1.563 | 
     | \cmem_reg[76][1] | D ^        | DFFPOSX1 | 0.052 | 0.000 |   0.446 |    1.563 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.118 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.897 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.496 |   -0.622 | 
     | clk__L3_I3       | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.217 |   0.713 |   -0.405 | 
     | clk__L4_I17      | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.334 |   1.046 |   -0.072 | 
     | clk__L5_I177     | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.269 |   1.315 |    0.197 | 
     | \cmem_reg[76][1] | CLK ^      | DFFPOSX1 | 0.157 | 0.004 |   1.319 |    0.201 | 
     +-------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \cmem_reg[76][9] /CLK 
Endpoint:   \cmem_reg[76][9] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.567
  Arrival Time                  0.449
  Slack Time                   -1.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.117 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.326 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.449 | 
     | U21478           | B ^ -> Y v | NAND2X1  | 0.048 | 0.063 |   0.395 |    1.512 | 
     | U21479           | C v -> Y ^ | OAI21X1  | 0.055 | 0.054 |   0.449 |    1.567 | 
     | \cmem_reg[76][9] | D ^        | DFFPOSX1 | 0.055 | 0.000 |   0.449 |    1.567 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.117 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.896 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.496 |   -0.622 | 
     | clk__L3_I3       | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.217 |   0.713 |   -0.405 | 
     | clk__L4_I17      | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.334 |   1.046 |   -0.071 | 
     | clk__L5_I178     | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.273 |   1.319 |    0.202 | 
     | \cmem_reg[76][9] | CLK ^      | DFFPOSX1 | 0.157 | 0.003 |   1.322 |    0.205 | 
     +-------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tagcmem_reg[44][0] /CLK 
Endpoint:   \tagcmem_reg[44][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  0.461
  Slack Time                   -1.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.116 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.463 | 
     | U18569              | D v -> Y ^ | OAI22X1  | 0.071 | 0.114 |   0.461 |    1.577 | 
     | \tagcmem_reg[44][0] | D ^        | DFFPOSX1 | 0.071 | 0.000 |   0.461 |    1.577 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.116 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.895 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.621 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.398 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.050 | 
     | clk__L5_I210        | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.261 |   1.328 |    0.211 | 
     | \tagcmem_reg[44][0] | CLK ^      | DFFPOSX1 | 0.159 | 0.004 |   1.332 |    0.216 | 
     +----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tagcmem_reg[44][7] /CLK 
Endpoint:   \tagcmem_reg[44][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.576
  Arrival Time                  0.461
  Slack Time                   -1.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.115 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.463 | 
     | U18094              | D v -> Y ^ | OAI22X1  | 0.072 | 0.113 |   0.460 |    1.576 | 
     | \tagcmem_reg[44][7] | D ^        | DFFPOSX1 | 0.072 | 0.000 |   0.461 |    1.576 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.115 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.894 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.620 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.398 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.052 | 
     | clk__L5_I225        | A ^ -> Y ^ | CLKBUF1  | 0.160 | 0.260 |   1.324 |    0.208 | 
     | \tagcmem_reg[44][7] | CLK ^      | DFFPOSX1 | 0.160 | 0.007 |   1.331 |    0.215 | 
     +----------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \cmem_reg[76][7] /CLK 
Endpoint:   \cmem_reg[76][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.321
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.566
  Arrival Time                  0.451
  Slack Time                   -1.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.115 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.323 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.447 | 
     | U20973           | B ^ -> Y v | NAND2X1  | 0.049 | 0.065 |   0.397 |    1.512 | 
     | U20974           | C v -> Y ^ | OAI21X1  | 0.053 | 0.054 |   0.451 |    1.565 | 
     | \cmem_reg[76][7] | D ^        | DFFPOSX1 | 0.053 | 0.000 |   0.451 |    1.566 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.115 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.893 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.496 |   -0.619 | 
     | clk__L3_I3       | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.217 |   0.713 |   -0.402 | 
     | clk__L4_I17      | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.334 |   1.046 |   -0.068 | 
     | clk__L5_I179     | A ^ -> Y ^ | CLKBUF1  | 0.154 | 0.272 |   1.319 |    0.204 | 
     | \cmem_reg[76][7] | CLK ^      | DFFPOSX1 | 0.154 | 0.002 |   1.321 |    0.206 | 
     +-------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \cmem_reg[44][8] /CLK 
Endpoint:   \cmem_reg[44][8] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.337
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.581
  Arrival Time                  0.468
  Slack Time                   -1.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.113 | 
     | U17536           | B v -> Y v | OR2X2    | 0.098 | 0.237 |   0.237 |    1.350 | 
     | U9288            | A v -> Y ^ | INVX8    | 0.135 | 0.100 |   0.337 |    1.450 | 
     | U21103           | B ^ -> Y v | NAND2X1  | 0.052 | 0.073 |   0.410 |    1.523 | 
     | U21104           | C v -> Y ^ | OAI21X1  | 0.059 | 0.058 |   0.468 |    1.581 | 
     | \cmem_reg[44][8] | D ^        | DFFPOSX1 | 0.059 | 0.000 |   0.468 |    1.581 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.113 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.892 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.618 | 
     | clk__L3_I4       | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.395 | 
     | clk__L4_I21      | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.049 | 
     | clk__L5_I218     | A ^ -> Y ^ | CLKBUF1  | 0.175 | 0.268 |   1.332 |    0.219 | 
     | \cmem_reg[44][8] | CLK ^      | DFFPOSX1 | 0.175 | 0.005 |   1.337 |    0.224 | 
     +-------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \cmem_reg[44][15] /CLK 
Endpoint:   \cmem_reg[44][15] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.338
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.582
  Arrival Time                  0.472
  Slack Time                   -1.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | rst v      |          | 0.000 |       |   0.000 |    1.110 | 
     | U17536            | B v -> Y v | OR2X2    | 0.098 | 0.237 |   0.237 |    1.347 | 
     | U9288             | A v -> Y ^ | INVX8    | 0.135 | 0.100 |   0.337 |    1.447 | 
     | U22874            | B ^ -> Y v | NAND2X1  | 0.043 | 0.078 |   0.415 |    1.525 | 
     | U22875            | C v -> Y ^ | OAI21X1  | 0.059 | 0.056 |   0.471 |    1.582 | 
     | \cmem_reg[44][15] | D ^        | DFFPOSX1 | 0.059 | 0.000 |   0.472 |    1.582 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | clk ^      |          | 0.000 |       |   0.000 |   -1.110 | 
     | clk__L1_I0        | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.889 | 
     | clk__L2_I2        | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.615 | 
     | clk__L3_I4        | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.392 | 
     | clk__L4_I21       | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.047 | 
     | clk__L5_I219      | A ^ -> Y ^ | CLKBUF1  | 0.172 | 0.269 |   1.333 |    0.222 | 
     | \cmem_reg[44][15] | CLK ^      | DFFPOSX1 | 0.172 | 0.005 |   1.338 |    0.227 | 
     +--------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \cmem_reg[44][12] /CLK 
Endpoint:   \cmem_reg[44][12] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.337
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.581
  Arrival Time                  0.472
  Slack Time                   -1.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | rst v      |          | 0.000 |       |   0.000 |    1.109 | 
     | U17536            | B v -> Y v | OR2X2    | 0.098 | 0.237 |   0.237 |    1.346 | 
     | U9288             | A v -> Y ^ | INVX8    | 0.135 | 0.100 |   0.337 |    1.446 | 
     | U22115            | B ^ -> Y v | NAND2X1  | 0.046 | 0.082 |   0.418 |    1.528 | 
     | U22116            | C v -> Y ^ | OAI21X1  | 0.054 | 0.053 |   0.472 |    1.581 | 
     | \cmem_reg[44][12] | D ^        | DFFPOSX1 | 0.054 | 0.000 |   0.472 |    1.581 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | clk ^      |          | 0.000 |       |   0.000 |   -1.109 | 
     | clk__L1_I0        | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.888 | 
     | clk__L2_I2        | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.614 | 
     | clk__L3_I4        | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.391 | 
     | clk__L4_I21       | A ^ -> Y ^ | CLKBUF1  | 0.296 | 0.346 |   1.064 |   -0.045 | 
     | clk__L5_I219      | A ^ -> Y ^ | CLKBUF1  | 0.172 | 0.269 |   1.333 |    0.224 | 
     | \cmem_reg[44][12] | CLK ^      | DFFPOSX1 | 0.172 | 0.005 |   1.337 |    0.228 | 
     +--------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \tagcmem_reg[44][2] /CLK 
Endpoint:   \tagcmem_reg[44][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.562
  Arrival Time                  0.454
  Slack Time                   -1.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.108 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.455 | 
     | U17537              | D v -> Y ^ | OAI22X1  | 0.067 | 0.107 |   0.454 |    1.562 | 
     | \tagcmem_reg[44][2] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.454 |    1.562 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.108 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.887 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.613 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.390 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.042 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.245 |   1.312 |    0.203 | 
     | \tagcmem_reg[44][2] | CLK ^      | DFFPOSX1 | 0.142 | 0.005 |   1.316 |    0.208 | 
     +----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \cmem_reg[76][2] /CLK 
Endpoint:   \cmem_reg[76][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.327
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.572
  Arrival Time                  0.464
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.107 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.316 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.439 | 
     | U19688           | B ^ -> Y v | NAND2X1  | 0.050 | 0.071 |   0.403 |    1.510 | 
     | U19689           | C v -> Y ^ | OAI21X1  | 0.064 | 0.061 |   0.464 |    1.571 | 
     | \cmem_reg[76][2] | D ^        | DFFPOSX1 | 0.064 | 0.000 |   0.464 |    1.572 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.107 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.886 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.496 |   -0.612 | 
     | clk__L3_I3       | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.217 |   0.713 |   -0.395 | 
     | clk__L4_I17      | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.334 |   1.046 |   -0.061 | 
     | clk__L5_I176     | A ^ -> Y ^ | CLKBUF1  | 0.172 | 0.279 |   1.325 |    0.218 | 
     | \cmem_reg[76][2] | CLK ^      | DFFPOSX1 | 0.172 | 0.002 |   1.327 |    0.220 | 
     +-------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \tagcmem_reg[44][1] /CLK 
Endpoint:   \tagcmem_reg[44][1] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.563
  Arrival Time                  0.456
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.106 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.454 | 
     | U18331              | D v -> Y ^ | OAI22X1  | 0.070 | 0.109 |   0.456 |    1.562 | 
     | \tagcmem_reg[44][1] | D ^        | DFFPOSX1 | 0.070 | 0.000 |   0.456 |    1.563 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.107 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.885 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.611 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.389 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.040 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.245 |   1.312 |    0.205 | 
     | \tagcmem_reg[44][1] | CLK ^      | DFFPOSX1 | 0.142 | 0.005 |   1.316 |    0.210 | 
     +----------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tagcmem_reg[44][3] /CLK 
Endpoint:   \tagcmem_reg[44][3] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.563
  Arrival Time                  0.457
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.106 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.453 | 
     | U17715              | D v -> Y ^ | OAI22X1  | 0.067 | 0.109 |   0.456 |    1.562 | 
     | \tagcmem_reg[44][3] | D ^        | DFFPOSX1 | 0.067 | 0.000 |   0.457 |    1.563 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.106 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.885 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.611 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.388 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.040 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.245 |   1.312 |    0.206 | 
     | \tagcmem_reg[44][3] | CLK ^      | DFFPOSX1 | 0.142 | 0.005 |   1.316 |    0.210 | 
     +----------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \cmem_reg[76][6] /CLK 
Endpoint:   \cmem_reg[76][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.313
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.558
  Arrival Time                  0.452
  Slack Time                   -1.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.106 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.314 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.438 | 
     | U20720           | B ^ -> Y v | NAND2X1  | 0.044 | 0.065 |   0.397 |    1.503 | 
     | U20721           | C v -> Y ^ | OAI21X1  | 0.056 | 0.054 |   0.452 |    1.558 | 
     | \cmem_reg[76][6] | D ^        | DFFPOSX1 | 0.056 | 0.000 |   0.452 |    1.558 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.106 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.885 | 
     | clk__L2_I1       | A ^ -> Y ^ | CLKBUF1  | 0.090 | 0.267 |   0.489 |   -0.617 | 
     | clk__L3_I1       | A ^ -> Y ^ | CLKBUF1  | 0.166 | 0.228 |   0.716 |   -0.389 | 
     | clk__L4_I8       | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.335 |   1.052 |   -0.054 | 
     | clk__L5_I92      | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.255 |   1.307 |    0.201 | 
     | \cmem_reg[76][6] | CLK ^      | DFFPOSX1 | 0.159 | 0.006 |   1.313 |    0.207 | 
     +-------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \tagcmem_reg[44][5] /CLK 
Endpoint:   \tagcmem_reg[44][5] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.563
  Arrival Time                  0.458
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.105 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.452 | 
     | U18211              | D v -> Y ^ | OAI22X1  | 0.069 | 0.110 |   0.457 |    1.562 | 
     | \tagcmem_reg[44][5] | D ^        | DFFPOSX1 | 0.069 | 0.000 |   0.458 |    1.563 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.105 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.884 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.609 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.387 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.039 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.245 |   1.312 |    0.207 | 
     | \tagcmem_reg[44][5] | CLK ^      | DFFPOSX1 | 0.142 | 0.005 |   1.316 |    0.211 | 
     +----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \tagcmem_reg[44][9] /CLK 
Endpoint:   \tagcmem_reg[44][9] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.562
  Arrival Time                  0.458
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.104 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.451 | 
     | U18689              | D v -> Y ^ | OAI22X1  | 0.070 | 0.111 |   0.458 |    1.562 | 
     | \tagcmem_reg[44][9] | D ^        | DFFPOSX1 | 0.070 | 0.000 |   0.458 |    1.562 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.104 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.883 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.609 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.386 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.038 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.245 |   1.312 |    0.207 | 
     | \tagcmem_reg[44][9] | CLK ^      | DFFPOSX1 | 0.142 | 0.004 |   1.316 |    0.212 | 
     +----------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \tagcmem_reg[44][4] /CLK 
Endpoint:   \tagcmem_reg[44][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.563
  Arrival Time                  0.460
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst v      |          | 0.000 |       |   0.000 |    1.103 | 
     | U9326               | B v -> Y v | OR2X2    | 0.223 | 0.347 |   0.347 |    1.450 | 
     | U17843              | D v -> Y ^ | OAI22X1  | 0.072 | 0.112 |   0.460 |    1.563 | 
     | \tagcmem_reg[44][4] | D ^        | DFFPOSX1 | 0.072 | 0.000 |   0.460 |    1.563 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |   -1.103 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.882 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.607 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.385 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.037 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.245 |   1.312 |    0.209 | 
     | \tagcmem_reg[44][4] | CLK ^      | DFFPOSX1 | 0.142 | 0.005 |   1.316 |    0.213 | 
     +----------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \tagcmem_reg[108][1] /CLK 
Endpoint:   \tagcmem_reg[108][1] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  0.476
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.101 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.369 |    1.470 | 
     | U18333               | D v -> Y ^ | OAI22X1  | 0.068 | 0.106 |   0.476 |    1.576 | 
     | \tagcmem_reg[108][1] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.476 |    1.577 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.101 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.880 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.605 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.383 | 
     | clk__L4_I20          | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.035 | 
     | clk__L5_I210         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.261 |   1.328 |    0.227 | 
     | \tagcmem_reg[108][1] | CLK ^      | DFFPOSX1 | 0.159 | 0.004 |   1.331 |    0.231 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \cmem_reg[44][7] /CLK 
Endpoint:   \cmem_reg[44][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.576
  Arrival Time                  0.477
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.100 | 
     | U17536           | B v -> Y v | OR2X2    | 0.098 | 0.237 |   0.237 |    1.336 | 
     | U9288            | A v -> Y ^ | INVX8    | 0.135 | 0.100 |   0.337 |    1.436 | 
     | U20850           | B ^ -> Y v | NAND2X1  | 0.051 | 0.084 |   0.421 |    1.521 | 
     | U20851           | C v -> Y ^ | OAI21X1  | 0.055 | 0.055 |   0.476 |    1.576 | 
     | \cmem_reg[44][7] | D ^        | DFFPOSX1 | 0.055 | 0.000 |   0.477 |    1.576 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.100 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.878 | 
     | clk__L2_I2       | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.604 | 
     | clk__L3_I4       | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.382 | 
     | clk__L4_I20      | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.033 | 
     | clk__L5_I207     | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.260 |   1.327 |    0.227 | 
     | \cmem_reg[44][7] | CLK ^      | DFFPOSX1 | 0.158 | 0.005 |   1.332 |    0.232 | 
     +-------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \cmem_reg[76][3] /CLK 
Endpoint:   \cmem_reg[76][3] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.311
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.555
  Arrival Time                  0.456
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | rst v      |          | 0.000 |       |   0.000 |    1.099 | 
     | U17531           | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.308 | 
     | U19161           | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.432 | 
     | U19939           | B ^ -> Y v | NAND2X1  | 0.046 | 0.071 |   0.403 |    1.503 | 
     | U19940           | C v -> Y ^ | OAI21X1  | 0.052 | 0.052 |   0.456 |    1.555 | 
     | \cmem_reg[76][3] | D ^        | DFFPOSX1 | 0.052 | 0.000 |   0.456 |    1.555 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |          |       |       |  Time   |   Time   | 
     |------------------+------------+----------+-------+-------+---------+----------| 
     |                  | clk ^      |          | 0.000 |       |   0.000 |   -1.099 | 
     | clk__L1_I0       | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.878 | 
     | clk__L2_I1       | A ^ -> Y ^ | CLKBUF1  | 0.090 | 0.267 |   0.489 |   -0.611 | 
     | clk__L3_I1       | A ^ -> Y ^ | CLKBUF1  | 0.166 | 0.228 |   0.716 |   -0.383 | 
     | clk__L4_I8       | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.335 |   1.052 |   -0.048 | 
     | clk__L5_I92      | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.255 |   1.307 |    0.207 | 
     | \cmem_reg[76][3] | CLK ^      | DFFPOSX1 | 0.159 | 0.004 |   1.311 |    0.211 | 
     +-------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \cmem_reg[76][15] /CLK 
Endpoint:   \cmem_reg[76][15] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.302
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.548
  Arrival Time                  0.452
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | rst v      |          | 0.000 |       |   0.000 |    1.096 | 
     | U17531            | B v -> Y v | OR2X2    | 0.067 | 0.209 |   0.209 |    1.305 | 
     | U19161            | A v -> Y ^ | INVX4    | 0.161 | 0.123 |   0.332 |    1.428 | 
     | U22997            | B ^ -> Y v | NAND2X1  | 0.041 | 0.065 |   0.397 |    1.493 | 
     | U22998            | C v -> Y ^ | OAI21X1  | 0.057 | 0.054 |   0.451 |    1.548 | 
     | \cmem_reg[76][15] | D ^        | DFFPOSX1 | 0.057 | 0.000 |   0.452 |    1.548 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | clk ^      |          | 0.000 |       |   0.000 |   -1.096 | 
     | clk__L1_I0        | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.875 | 
     | clk__L2_I1        | A ^ -> Y ^ | CLKBUF1  | 0.090 | 0.267 |   0.489 |   -0.608 | 
     | clk__L3_I1        | A ^ -> Y ^ | CLKBUF1  | 0.166 | 0.228 |   0.716 |   -0.380 | 
     | clk__L4_I8        | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.335 |   1.052 |   -0.045 | 
     | clk__L5_I88       | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.246 |   1.298 |    0.202 | 
     | \cmem_reg[76][15] | CLK ^      | DFFPOSX1 | 0.142 | 0.004 |   1.302 |    0.206 | 
     +--------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \tagcmem_reg[108][2] /CLK 
Endpoint:   \tagcmem_reg[108][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.577
  Arrival Time                  0.482
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.095 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.370 |    1.465 | 
     | U17540               | D v -> Y ^ | OAI22X1  | 0.068 | 0.112 |   0.481 |    1.577 | 
     | \tagcmem_reg[108][2] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.482 |    1.577 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.095 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.874 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.600 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.377 | 
     | clk__L4_I20          | A ^ -> Y ^ | CLKBUF1  | 0.301 | 0.348 |   1.066 |   -0.029 | 
     | clk__L5_I210         | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.261 |   1.328 |    0.232 | 
     | \tagcmem_reg[108][2] | CLK ^      | DFFPOSX1 | 0.159 | 0.004 |   1.331 |    0.236 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \tagcmem_reg[108][7] /CLK 
Endpoint:   \tagcmem_reg[108][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.335
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.580
  Arrival Time                  0.485
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.095 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.369 |    1.464 | 
     | U18096               | D v -> Y ^ | OAI22X1  | 0.068 | 0.116 |   0.485 |    1.580 | 
     | \tagcmem_reg[108][7] | D ^        | DFFPOSX1 | 0.068 | 0.000 |   0.485 |    1.580 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.095 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.874 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.599 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.377 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.303 | 0.345 |   1.063 |   -0.032 | 
     | clk__L5_I204         | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.267 |   1.330 |    0.235 | 
     | \tagcmem_reg[108][7] | CLK ^      | DFFPOSX1 | 0.158 | 0.005 |   1.335 |    0.240 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \tagcmem_reg[108][0] /CLK 
Endpoint:   \tagcmem_reg[108][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.335
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.580
  Arrival Time                  0.486
  Slack Time                   -1.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.094 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.370 |    1.463 | 
     | U18571               | D v -> Y ^ | OAI22X1  | 0.066 | 0.117 |   0.486 |    1.580 | 
     | \tagcmem_reg[108][0] | D ^        | DFFPOSX1 | 0.066 | 0.000 |   0.486 |    1.580 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.094 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.873 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.598 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.376 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.303 | 0.345 |   1.063 |   -0.031 | 
     | clk__L5_I204         | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.267 |   1.330 |    0.236 | 
     | \tagcmem_reg[108][0] | CLK ^      | DFFPOSX1 | 0.158 | 0.005 |   1.335 |    0.241 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \cmem_reg[40][14] /CLK 
Endpoint:   \cmem_reg[40][14] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.339
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.582
  Arrival Time                  0.489
  Slack Time                   -1.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | rst v      |          | 0.000 |       |   0.000 |    1.092 | 
     | U17457            | B v -> Y v | OR2X2    | 0.077 | 0.233 |   0.233 |    1.325 | 
     | U19012            | A v -> Y ^ | INVX4    | 0.171 | 0.130 |   0.362 |    1.455 | 
     | U22629            | B ^ -> Y v | NAND2X1  | 0.041 | 0.071 |   0.433 |    1.526 | 
     | U22630            | C v -> Y ^ | OAI21X1  | 0.059 | 0.056 |   0.489 |    1.582 | 
     | \cmem_reg[40][14] | D ^        | DFFPOSX1 | 0.059 | 0.000 |   0.489 |    1.582 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | clk ^      |          | 0.000 |       |   0.000 |   -1.092 | 
     | clk__L1_I0        | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.871 | 
     | clk__L2_I2        | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.496 |   -0.597 | 
     | clk__L3_I3        | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.217 |   0.713 |   -0.380 | 
     | clk__L4_I15       | A ^ -> Y ^ | CLKBUF1  | 0.314 | 0.343 |   1.056 |   -0.037 | 
     | clk__L5_I156      | A ^ -> Y ^ | CLKBUF1  | 0.191 | 0.271 |   1.327 |    0.234 | 
     | \cmem_reg[40][14] | CLK ^      | DFFPOSX1 | 0.193 | 0.012 |   1.339 |    0.246 | 
     +--------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \tagcmem_reg[108][6] /CLK 
Endpoint:   \tagcmem_reg[108][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.333
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  0.487
  Slack Time                   -1.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.092 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.369 |    1.462 | 
     | U17971               | D v -> Y ^ | OAI22X1  | 0.070 | 0.117 |   0.486 |    1.579 | 
     | \tagcmem_reg[108][6] | D ^        | DFFPOSX1 | 0.070 | 0.000 |   0.487 |    1.579 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.092 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.871 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.597 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.374 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.303 | 0.345 |   1.063 |   -0.029 | 
     | clk__L5_I204         | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.267 |   1.330 |    0.238 | 
     | \tagcmem_reg[108][6] | CLK ^      | DFFPOSX1 | 0.158 | 0.003 |   1.333 |    0.241 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \tagcmem_reg[108][9] /CLK 
Endpoint:   \tagcmem_reg[108][9] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.335
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.580
  Arrival Time                  0.489
  Slack Time                   -1.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.091 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.369 |    1.461 | 
     | U18691               | D v -> Y ^ | OAI22X1  | 0.069 | 0.119 |   0.489 |    1.580 | 
     | \tagcmem_reg[108][9] | D ^        | DFFPOSX1 | 0.069 | 0.000 |   0.489 |    1.580 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.091 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.870 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.596 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.373 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.303 | 0.345 |   1.063 |   -0.028 | 
     | clk__L5_I204         | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.267 |   1.330 |    0.239 | 
     | \tagcmem_reg[108][9] | CLK ^      | DFFPOSX1 | 0.158 | 0.005 |   1.335 |    0.243 | 
     +-----------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \tagcmem_reg[108][8] /CLK 
Endpoint:   \tagcmem_reg[108][8] /D (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.333
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  0.488
  Slack Time                   -1.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst v      |          | 0.000 |       |   0.000 |    1.091 | 
     | U9882                | B v -> Y v | OR2X2    | 0.248 | 0.369 |   0.369 |    1.461 | 
     | U18453               | D v -> Y ^ | OAI22X1  | 0.072 | 0.118 |   0.487 |    1.579 | 
     | \tagcmem_reg[108][8] | D ^        | DFFPOSX1 | 0.072 | 0.000 |   0.488 |    1.579 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |   -1.091 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.213 | 0.221 |   0.221 |   -0.870 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.086 | 0.274 |   0.495 |   -0.596 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.222 |   0.718 |   -0.373 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.303 | 0.345 |   1.063 |   -0.028 | 
     | clk__L5_I204         | A ^ -> Y ^ | CLKBUF1  | 0.158 | 0.267 |   1.330 |    0.239 | 
     | \tagcmem_reg[108][8] | CLK ^      | DFFPOSX1 | 0.158 | 0.003 |   1.333 |    0.242 | 
     +-----------------------------------------------------------------------------------+ 

