LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;      
ENTITY cnt12 IS
PORT(
CLK,CLEAR,EN :IN STD_LOGIC;
DATA : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0)
);
END cnt12;   

ARCHITECTURE one OF cnt12 IS
BEGIN
	PROCESS(CLK,EN,CLEAR)		
	BEGIN
