{"vcs1":{"timestamp_begin":1728705712.189365082, "rt":1.58, "ut":0.64, "st":0.26}}
{"vcselab":{"timestamp_begin":1728705713.840803557, "rt":0.91, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1728705714.816323287, "rt":0.32, "ut":0.16, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728705711.618475820}
{"VCS_COMP_START_TIME": 1728705711.618475820}
{"VCS_COMP_END_TIME": 1728705716.464029755}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331676}}
{"stitch_vcselab": {"peak_mem": 231556}}
