<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: STM32F401RE.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">STM32F401RE.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the base definitions for the STM32F401RE microcontroller.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &quot;<a class="el" href="STM32F401RE__GPIO__DRIVER_8h_source.html">STM32F401RE_GPIO_DRIVER.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STM32F401RE__SPI__DRIVER_8h_source.html">STM32F401RE_SPI_DRIVER.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f401xx__i2c__driver_8h_source.html">stm32f401xx_i2c_driver.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STM32F401RE.h:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F401RE_8h__incl.png" border="0" usemap="#aSTM32F401RE_8h" alt=""/></div>
<map name="aSTM32F401RE_8h" id="aSTM32F401RE_8h">
<area shape="rect" title="This file contains the base definitions for the STM32F401RE microcontroller." alt="" coords="293,5,420,32"/>
<area shape="rect" title=" " alt="" coords="121,162,192,189"/>
<area shape="rect" title=" " alt="" coords="26,80,100,107"/>
<area shape="rect" href="STM32F401RE__GPIO__DRIVER_8h.html" title=" " alt="" coords="125,80,348,107"/>
<area shape="rect" href="STM32F401RE__SPI__DRIVER_8h.html" title=" " alt="" coords="371,80,582,107"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8h.html" title=" " alt="" coords="606,80,797,107"/>
<area shape="rect" href="STM32F401RE__REGISTER__BITS_8h.html" title=" " alt="" coords="383,155,570,196"/>
<area shape="rect" title=" " alt="" coords="660,162,743,189"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F401RE_8h__dep__incl.png" border="0" usemap="#aSTM32F401RE_8hdep" alt=""/></div>
<map name="aSTM32F401RE_8hdep" id="aSTM32F401RE_8hdep">
<area shape="rect" title="This file contains the base definitions for the STM32F401RE microcontroller." alt="" coords="1213,5,1339,32"/>
<area shape="rect" href="NUCLEO__F401_8h.html" title=" " alt="" coords="453,80,579,107"/>
<area shape="rect" href="STM32F401RE__GPIO__DRIVER_8h.html" title=" " alt="" coords="925,80,1147,107"/>
<area shape="rect" href="STM32F401RE__SPI__DRIVER_8h.html" title=" " alt="" coords="1171,80,1381,107"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8h.html" title=" " alt="" coords="1406,80,1597,107"/>
<area shape="rect" href="system__stm32f4xx_8c.html" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer System Source File." alt="" coords="1621,80,1779,107"/>
<area shape="rect" href="main_8c.html" title=" " alt="" coords="5,155,72,181"/>
<area shape="rect" href="NUCLEO__F401_8c.html" title=" " alt="" coords="97,155,223,181"/>
<area shape="rect" href="EX1__TOGGLE__BLINKY_8c.html" title=" " alt="" coords="248,155,419,181"/>
<area shape="rect" href="EX2__INTERRUPTS_8c.html" title=" " alt="" coords="443,155,589,181"/>
<area shape="rect" href="EX3__SPI__SEND_8c.html" title=" " alt="" coords="613,155,741,181"/>
<area shape="rect" href="EX4__SPI__TX__RX_8c.html" title=" " alt="" coords="766,155,901,181"/>
<area shape="rect" href="STM32F401RE__GPIO__DRIVER_8c.html" title=" " alt="" coords="925,155,1147,181"/>
<area shape="rect" href="STM32F401RE__SPI__DRIVER_8c.html" title=" " alt="" coords="1171,155,1381,181"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8c.html" title=" " alt="" coords="1406,155,1597,181"/>
</map>
</div>
</div>
<p><a href="STM32F401RE_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__CRC__t.html">typedef_CRC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the CRC peripheral.  <a href="structtypedef__CRC__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__PWR__t.html">typedef_PWR_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the PWR peripheral.  <a href="structtypedef__PWR__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__RCC__t.html">typedef_RCC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangemet of the RCC peripheral.  <a href="structtypedef__RCC__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__SYSCFG__t.html">typedef_SYSCFG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the SYSCFG peripheral.  <a href="structtypedef__SYSCFG__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the GPIO peripheral.  <a href="structtypedef__GPIO__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__DMA__t.html">typedef_DMA_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the DMA peripheral.  <a href="structtypedef__DMA__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__EXTI__t.html">typedef_EXTI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the EXTI peripheral.  <a href="structtypedef__EXTI__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html">typedef_ADC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the ADC peripheral.  <a href="structtypedef__ADC__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__TIM__t.html">typedef_TIM_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the TIM1 and TIM2-5 peripherals.  <a href="structtypedef__TIM__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__IWDG__t.html">typedef_IWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the IWDG peripheral.  <a href="structtypedef__IWDG__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__I2C__t.html">typedef_I2C_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the I2C peripherals.  <a href="structtypedef__I2C__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__USART__t.html">typedef_USART_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the USART peripherals.  <a href="structtypedef__USART__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the SPI peripherals.  <a href="structtypedef__SPI__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5181eb756a197a06d1c4ed1f40a065bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE_8h.html#a5181eb756a197a06d1c4ed1f40a065bc">__weak</a>&#160;&#160;&#160;__attribute__((weak))</td></tr>
<tr class="separator:a5181eb756a197a06d1c4ed1f40a065bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E100)</td></tr>
<tr class="memdesc:gab37d21c2e44fe7e3967deaf10e30a763"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 0.  <a href="group__ISER.html#gab37d21c2e44fe7e3967deaf10e30a763">More...</a><br /></td></tr>
<tr class="separator:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E104)</td></tr>
<tr class="memdesc:gaeea822ab87e3ef3b207f26c6176a746c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 1.  <a href="group__ISER.html#gaeea822ab87e3ef3b207f26c6176a746c">More...</a><br /></td></tr>
<tr class="separator:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaf1656caf06ddb60684c2a936b87f89fa">NVIC_ISER2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E108)</td></tr>
<tr class="memdesc:gaf1656caf06ddb60684c2a936b87f89fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 2.  <a href="group__ISER.html#gaf1656caf06ddb60684c2a936b87f89fa">More...</a><br /></td></tr>
<tr class="separator:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfbb81b7701d6820f5779db3e98c45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaccfbb81b7701d6820f5779db3e98c45e">NVIC_ISER3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E10C)</td></tr>
<tr class="memdesc:gaccfbb81b7701d6820f5779db3e98c45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 3.  <a href="group__ISER.html#gaccfbb81b7701d6820f5779db3e98c45e">More...</a><br /></td></tr>
<tr class="separator:gaccfbb81b7701d6820f5779db3e98c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d37975ddb1c51e0e15b709347e8e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#ga18d37975ddb1c51e0e15b709347e8e60">NVIC_ISER4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E110)</td></tr>
<tr class="memdesc:ga18d37975ddb1c51e0e15b709347e8e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 4.  <a href="group__ISER.html#ga18d37975ddb1c51e0e15b709347e8e60">More...</a><br /></td></tr>
<tr class="separator:ga18d37975ddb1c51e0e15b709347e8e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944232c69d23386ff69cea791addd52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#ga944232c69d23386ff69cea791addd52a">NVIC_ISER5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E114)</td></tr>
<tr class="memdesc:ga944232c69d23386ff69cea791addd52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 5.  <a href="group__ISER.html#ga944232c69d23386ff69cea791addd52a">More...</a><br /></td></tr>
<tr class="separator:ga944232c69d23386ff69cea791addd52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02b6a9ab874e22950b89d89706126d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaf02b6a9ab874e22950b89d89706126d6">NVIC_ISER6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E118)</td></tr>
<tr class="memdesc:gaf02b6a9ab874e22950b89d89706126d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 6.  <a href="group__ISER.html#gaf02b6a9ab874e22950b89d89706126d6">More...</a><br /></td></tr>
<tr class="separator:gaf02b6a9ab874e22950b89d89706126d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5100ae0db5706211cd7d682196eafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gac5100ae0db5706211cd7d682196eafc6">NVIC_ISER7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E11C)</td></tr>
<tr class="memdesc:gac5100ae0db5706211cd7d682196eafc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 7.  <a href="group__ISER.html#gac5100ae0db5706211cd7d682196eafc6">More...</a><br /></td></tr>
<tr class="separator:gac5100ae0db5706211cd7d682196eafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cfe60b26fed9d1df48860d0274983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E180)</td></tr>
<tr class="memdesc:ga11cfe60b26fed9d1df48860d0274983b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 0.  <a href="group__ICER.html#ga11cfe60b26fed9d1df48860d0274983b">More...</a><br /></td></tr>
<tr class="separator:ga11cfe60b26fed9d1df48860d0274983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E184)</td></tr>
<tr class="memdesc:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 1.  <a href="group__ICER.html#gab65a09923e3fb94e67ea4642b7f85ccf">More...</a><br /></td></tr>
<tr class="separator:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3652891fd1762d24da3ddcbd9e3165f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#gad3652891fd1762d24da3ddcbd9e3165f">NVIC_ICER2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E188)</td></tr>
<tr class="memdesc:gad3652891fd1762d24da3ddcbd9e3165f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 2.  <a href="group__ICER.html#gad3652891fd1762d24da3ddcbd9e3165f">More...</a><br /></td></tr>
<tr class="separator:gad3652891fd1762d24da3ddcbd9e3165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf861bf5443a0930f67581cd7dd6f5179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#gaf861bf5443a0930f67581cd7dd6f5179">NVIC_ICER3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E18C)</td></tr>
<tr class="memdesc:gaf861bf5443a0930f67581cd7dd6f5179"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 3.  <a href="group__ICER.html#gaf861bf5443a0930f67581cd7dd6f5179">More...</a><br /></td></tr>
<tr class="separator:gaf861bf5443a0930f67581cd7dd6f5179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66a851e5e07e0ac985d94145d834244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#gad66a851e5e07e0ac985d94145d834244">NVIC_ICER4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E190)</td></tr>
<tr class="memdesc:gad66a851e5e07e0ac985d94145d834244"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 4.  <a href="group__ICER.html#gad66a851e5e07e0ac985d94145d834244">More...</a><br /></td></tr>
<tr class="separator:gad66a851e5e07e0ac985d94145d834244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a7ef2fb75895c89f4431d1f5ca732c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#ga86a7ef2fb75895c89f4431d1f5ca732c">NVIC_ICER5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E194)</td></tr>
<tr class="memdesc:ga86a7ef2fb75895c89f4431d1f5ca732c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 5.  <a href="group__ICER.html#ga86a7ef2fb75895c89f4431d1f5ca732c">More...</a><br /></td></tr>
<tr class="separator:ga86a7ef2fb75895c89f4431d1f5ca732c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccb3585a368d2c34dccf6206527a2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#ga6ccb3585a368d2c34dccf6206527a2aa">NVIC_ICER6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E198)</td></tr>
<tr class="memdesc:ga6ccb3585a368d2c34dccf6206527a2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 6.  <a href="group__ICER.html#ga6ccb3585a368d2c34dccf6206527a2aa">More...</a><br /></td></tr>
<tr class="separator:ga6ccb3585a368d2c34dccf6206527a2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICER.html#ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5">NVIC_ICER7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E19C)</td></tr>
<tr class="memdesc:ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Enable Register 7.  <a href="group__ICER.html#ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5">More...</a><br /></td></tr>
<tr class="separator:ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gac5c4c22865b33441cb6feb9cc7cc921e">NVIC_ISPR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E200)</td></tr>
<tr class="memdesc:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 0.  <a href="group__ISPR.html#gac5c4c22865b33441cb6feb9cc7cc921e">More...</a><br /></td></tr>
<tr class="separator:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50b0bf3244a15085b11885d05f5a774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gaa50b0bf3244a15085b11885d05f5a774">NVIC_ISPR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E204)</td></tr>
<tr class="memdesc:gaa50b0bf3244a15085b11885d05f5a774"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 1.  <a href="group__ISPR.html#gaa50b0bf3244a15085b11885d05f5a774">More...</a><br /></td></tr>
<tr class="separator:gaa50b0bf3244a15085b11885d05f5a774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a4ea90db38167de74624e30058ee96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#ga63a4ea90db38167de74624e30058ee96">NVIC_ISPR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E208)</td></tr>
<tr class="memdesc:ga63a4ea90db38167de74624e30058ee96"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 2.  <a href="group__ISPR.html#ga63a4ea90db38167de74624e30058ee96">More...</a><br /></td></tr>
<tr class="separator:ga63a4ea90db38167de74624e30058ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gacb92151cbb09ef7ec5491d6cb040b6e0">NVIC_ISPR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E20C)</td></tr>
<tr class="memdesc:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 3.  <a href="group__ISPR.html#gacb92151cbb09ef7ec5491d6cb040b6e0">More...</a><br /></td></tr>
<tr class="separator:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e7eab2d243422c893a11a11289608c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gae7e7eab2d243422c893a11a11289608c">NVIC_ISPR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E210)</td></tr>
<tr class="memdesc:gae7e7eab2d243422c893a11a11289608c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 4.  <a href="group__ISPR.html#gae7e7eab2d243422c893a11a11289608c">More...</a><br /></td></tr>
<tr class="separator:gae7e7eab2d243422c893a11a11289608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567cc360e61ed462acca80d6beb2aebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#ga567cc360e61ed462acca80d6beb2aebe">NVIC_ISPR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E214)</td></tr>
<tr class="memdesc:ga567cc360e61ed462acca80d6beb2aebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 5.  <a href="group__ISPR.html#ga567cc360e61ed462acca80d6beb2aebe">More...</a><br /></td></tr>
<tr class="separator:ga567cc360e61ed462acca80d6beb2aebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#ga8c53974ca6054c97f9ab7889ccbbc285">NVIC_ISPR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E218)</td></tr>
<tr class="memdesc:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 6.  <a href="group__ISPR.html#ga8c53974ca6054c97f9ab7889ccbbc285">More...</a><br /></td></tr>
<tr class="separator:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gacbe2f25e124e1cc8f84f4d831fe39dbe">NVIC_ISPR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E21C)</td></tr>
<tr class="memdesc:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 7.  <a href="group__ISPR.html#gacbe2f25e124e1cc8f84f4d831fe39dbe">More...</a><br /></td></tr>
<tr class="separator:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb09517cca2787f10d91a2e25ebd41db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#gaeb09517cca2787f10d91a2e25ebd41db">NVIC_ICPR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E280)</td></tr>
<tr class="memdesc:gaeb09517cca2787f10d91a2e25ebd41db"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 0.  <a href="group__ICPR.html#gaeb09517cca2787f10d91a2e25ebd41db">More...</a><br /></td></tr>
<tr class="separator:gaeb09517cca2787f10d91a2e25ebd41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga58d5a0d0442bf3f5f7f6017536ce530e">NVIC_ICPR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E284)</td></tr>
<tr class="memdesc:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 1.  <a href="group__ICPR.html#ga58d5a0d0442bf3f5f7f6017536ce530e">More...</a><br /></td></tr>
<tr class="separator:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga03d0eb4e1cefa437116a6080c1d62c52">NVIC_ICPR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E288)</td></tr>
<tr class="memdesc:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 2.  <a href="group__ICPR.html#ga03d0eb4e1cefa437116a6080c1d62c52">More...</a><br /></td></tr>
<tr class="separator:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga5a77799697bc1a8d880a5fb2f17ded14">NVIC_ICPR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E28C)</td></tr>
<tr class="memdesc:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 3.  <a href="group__ICPR.html#ga5a77799697bc1a8d880a5fb2f17ded14">More...</a><br /></td></tr>
<tr class="separator:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6298b541268588e298616aecc23bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga7a6298b541268588e298616aecc23bd1">NVIC_ICPR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E290)</td></tr>
<tr class="memdesc:ga7a6298b541268588e298616aecc23bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 4.  <a href="group__ICPR.html#ga7a6298b541268588e298616aecc23bd1">More...</a><br /></td></tr>
<tr class="separator:ga7a6298b541268588e298616aecc23bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2389dc166343d559e9ac71a1770e00b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga2389dc166343d559e9ac71a1770e00b6">NVIC_ICPR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E294)</td></tr>
<tr class="memdesc:ga2389dc166343d559e9ac71a1770e00b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 5.  <a href="group__ICPR.html#ga2389dc166343d559e9ac71a1770e00b6">More...</a><br /></td></tr>
<tr class="separator:ga2389dc166343d559e9ac71a1770e00b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b010a981c261fb96b5aab7b927d1c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga0b010a981c261fb96b5aab7b927d1c11">NVIC_ICPR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E298)</td></tr>
<tr class="memdesc:ga0b010a981c261fb96b5aab7b927d1c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 6.  <a href="group__ICPR.html#ga0b010a981c261fb96b5aab7b927d1c11">More...</a><br /></td></tr>
<tr class="separator:ga0b010a981c261fb96b5aab7b927d1c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953d150e4c9b684d0820a72f59cfed9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga953d150e4c9b684d0820a72f59cfed9f">NVIC_ICPR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E29C)</td></tr>
<tr class="memdesc:ga953d150e4c9b684d0820a72f59cfed9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 7.  <a href="group__ICPR.html#ga953d150e4c9b684d0820a72f59cfed9f">More...</a><br /></td></tr>
<tr class="separator:ga953d150e4c9b684d0820a72f59cfed9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7922c27d311d9ea4e0617b0951cc884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#gab7922c27d311d9ea4e0617b0951cc884">NVIC_IABR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E300)</td></tr>
<tr class="memdesc:gab7922c27d311d9ea4e0617b0951cc884"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 0.  <a href="group__IABR.html#gab7922c27d311d9ea4e0617b0951cc884">More...</a><br /></td></tr>
<tr class="separator:gab7922c27d311d9ea4e0617b0951cc884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d34f75d4f071885f6b3c1a68f67e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#ga31d34f75d4f071885f6b3c1a68f67e33">NVIC_IABR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E304)</td></tr>
<tr class="memdesc:ga31d34f75d4f071885f6b3c1a68f67e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 1.  <a href="group__IABR.html#ga31d34f75d4f071885f6b3c1a68f67e33">More...</a><br /></td></tr>
<tr class="separator:ga31d34f75d4f071885f6b3c1a68f67e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec50e49a153464dae8c78505d23fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#gacdec50e49a153464dae8c78505d23fdf">NVIC_IABR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E308)</td></tr>
<tr class="memdesc:gacdec50e49a153464dae8c78505d23fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 2.  <a href="group__IABR.html#gacdec50e49a153464dae8c78505d23fdf">More...</a><br /></td></tr>
<tr class="separator:gacdec50e49a153464dae8c78505d23fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e327f2277bd93604660b9e50d12465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#ga67e327f2277bd93604660b9e50d12465">NVIC_IABR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E30C)</td></tr>
<tr class="memdesc:ga67e327f2277bd93604660b9e50d12465"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 3.  <a href="group__IABR.html#ga67e327f2277bd93604660b9e50d12465">More...</a><br /></td></tr>
<tr class="separator:ga67e327f2277bd93604660b9e50d12465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6193f426327e21cca3c2543cf675554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#gae6193f426327e21cca3c2543cf675554">NVIC_IABR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E310)</td></tr>
<tr class="memdesc:gae6193f426327e21cca3c2543cf675554"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 4.  <a href="group__IABR.html#gae6193f426327e21cca3c2543cf675554">More...</a><br /></td></tr>
<tr class="separator:gae6193f426327e21cca3c2543cf675554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cae15a19d6bed665defacd5f530fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#ga07cae15a19d6bed665defacd5f530fc7">NVIC_IABR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E314)</td></tr>
<tr class="memdesc:ga07cae15a19d6bed665defacd5f530fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 5.  <a href="group__IABR.html#ga07cae15a19d6bed665defacd5f530fc7">More...</a><br /></td></tr>
<tr class="separator:ga07cae15a19d6bed665defacd5f530fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadfdce9c083b8f96895353f26d5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#gafadfdce9c083b8f96895353f26d5f0c4">NVIC_IABR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E318)</td></tr>
<tr class="memdesc:gafadfdce9c083b8f96895353f26d5f0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 6.  <a href="group__IABR.html#gafadfdce9c083b8f96895353f26d5f0c4">More...</a><br /></td></tr>
<tr class="separator:gafadfdce9c083b8f96895353f26d5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f709614d93bfeeea5a176d89d8882c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IABR.html#ga71f709614d93bfeeea5a176d89d8882c">NVIC_IABR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E31C)</td></tr>
<tr class="memdesc:ga71f709614d93bfeeea5a176d89d8882c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Active Bit Register 7.  <a href="group__IABR.html#ga71f709614d93bfeeea5a176d89d8882c">More...</a><br /></td></tr>
<tr class="separator:ga71f709614d93bfeeea5a176d89d8882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3adf1eca58dc064b64c3de8085124c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IPR.html#ga3adf1eca58dc064b64c3de8085124c54">NVIC_IPR</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E400)</td></tr>
<tr class="memdesc:ga3adf1eca58dc064b64c3de8085124c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Priority Register base address.  <a href="group__IPR.html#ga3adf1eca58dc064b64c3de8085124c54">More...</a><br /></td></tr>
<tr class="separator:ga3adf1eca58dc064b64c3de8085124c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb5a65fafa60fc8a1c80d744ccdf435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IPR.html#ga6fb5a65fafa60fc8a1c80d744ccdf435">CORTEX_NO_PR_BITS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga6fb5a65fafa60fc8a1c80d744ccdf435"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ interrupts in each IPR register.  <a href="group__IPR.html#ga6fb5a65fafa60fc8a1c80d744ccdf435">More...</a><br /></td></tr>
<tr class="separator:ga6fb5a65fafa60fc8a1c80d744ccdf435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa80bc30d455351b9231f252632d481b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STIR.html#gaaa80bc30d455351b9231f252632d481b">NVIC_STIR</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000EF00)</td></tr>
<tr class="memdesc:gaaa80bc30d455351b9231f252632d481b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Software Triggered Interrupt Register.  <a href="group__STIR.html#gaaa80bc30d455351b9231f252632d481b">More...</a><br /></td></tr>
<tr class="separator:gaaa80bc30d455351b9231f252632d481b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6863e7094aca292453684fa2af16686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLASH.html#gaf6863e7094aca292453684fa2af16686">FLASH_BASEADDR</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="memdesc:gaf6863e7094aca292453684fa2af16686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base addres of Flash memory.  <a href="group__FLASH.html#gaf6863e7094aca292453684fa2af16686">More...</a><br /></td></tr>
<tr class="separator:gaf6863e7094aca292453684fa2af16686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7f3deaa05db244e6a6f47e7a2d352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLASH.html#ga4c7f3deaa05db244e6a6f47e7a2d352c">SYSTEM_MEMORY</a>&#160;&#160;&#160;0x1FFF0000U</td></tr>
<tr class="memdesc:ga4c7f3deaa05db244e6a6f47e7a2d352c"><td class="mdescLeft">&#160;</td><td class="mdescRight">base address of the system memory  <a href="group__FLASH.html#ga4c7f3deaa05db244e6a6f47e7a2d352c">More...</a><br /></td></tr>
<tr class="separator:ga4c7f3deaa05db244e6a6f47e7a2d352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec02cd8a7872b7816d2a838e6956f6a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RAM.html#gaec02cd8a7872b7816d2a838e6956f6a1">SRAM1_BASEADDR</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="memdesc:gaec02cd8a7872b7816d2a838e6956f6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Static RAM1 <br  />
  <a href="group__RAM.html#gaec02cd8a7872b7816d2a838e6956f6a1">More...</a><br /></td></tr>
<tr class="separator:gaec02cd8a7872b7816d2a838e6956f6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7f90395054dfa1a2f6521213aad848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RAM.html#ga6a7f90395054dfa1a2f6521213aad848">SRAM1</a>&#160;&#160;&#160;<a class="el" href="group__RAM.html#gaec02cd8a7872b7816d2a838e6956f6a1">SRAM1_BASEADDR</a></td></tr>
<tr class="memdesc:ga6a7f90395054dfa1a2f6521213aad848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Static RAM 1.  <a href="group__RAM.html#ga6a7f90395054dfa1a2f6521213aad848">More...</a><br /></td></tr>
<tr class="separator:ga6a7f90395054dfa1a2f6521213aad848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61007d5774c0eb9e7864c6368c811669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUSES.html#ga61007d5774c0eb9e7864c6368c811669">PERIPH_BASEADDR</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="memdesc:ga61007d5774c0eb9e7864c6368c811669"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of all peripherals.  <a href="group__BUSES.html#ga61007d5774c0eb9e7864c6368c811669">More...</a><br /></td></tr>
<tr class="separator:ga61007d5774c0eb9e7864c6368c811669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab337f142a3ad57dbf74863dc3aac1dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a>&#160;&#160;&#160;<a class="el" href="group__BUSES.html#ga61007d5774c0eb9e7864c6368c811669">PERIPH_BASEADDR</a></td></tr>
<tr class="memdesc:gab337f142a3ad57dbf74863dc3aac1dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of APB1.  <a href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">More...</a><br /></td></tr>
<tr class="separator:gab337f142a3ad57dbf74863dc3aac1dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2acc49eab4162a25e6b61dc3f27a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a>&#160;&#160;&#160;0x40010000U</td></tr>
<tr class="memdesc:gaac2acc49eab4162a25e6b61dc3f27a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of APB2.  <a href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">More...</a><br /></td></tr>
<tr class="separator:gaac2acc49eab4162a25e6b61dc3f27a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1079208a6f6a29a637a550d1ca81a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a>&#160;&#160;&#160;0x40020000U</td></tr>
<tr class="memdesc:gad1079208a6f6a29a637a550d1ca81a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of AHB1.  <a href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">More...</a><br /></td></tr>
<tr class="separator:gad1079208a6f6a29a637a550d1ca81a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b406467cd4492742190114cbbec9a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUSES.html#ga6b406467cd4492742190114cbbec9a8e">AHB2PERIPH_BASEADDR</a>&#160;&#160;&#160;0x50000000U</td></tr>
<tr class="memdesc:ga6b406467cd4492742190114cbbec9a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of AHB2.  <a href="group__BUSES.html#ga6b406467cd4492742190114cbbec9a8e">More...</a><br /></td></tr>
<tr class="separator:ga6b406467cd4492742190114cbbec9a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c771627a298dfa3d484c834f5b97649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga3c771627a298dfa3d484c834f5b97649">TIM2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x0000U)</td></tr>
<tr class="memdesc:ga3c771627a298dfa3d484c834f5b97649"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 2.  <a href="group__APB1.html#ga3c771627a298dfa3d484c834f5b97649">More...</a><br /></td></tr>
<tr class="separator:ga3c771627a298dfa3d484c834f5b97649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be9b6a7119ff1f51c680d4de3d2595b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga9be9b6a7119ff1f51c680d4de3d2595b">TIM3_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x0400U)</td></tr>
<tr class="memdesc:ga9be9b6a7119ff1f51c680d4de3d2595b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 3.  <a href="group__APB1.html#ga9be9b6a7119ff1f51c680d4de3d2595b">More...</a><br /></td></tr>
<tr class="separator:ga9be9b6a7119ff1f51c680d4de3d2595b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab46f7a0878390457d8bb96c470d1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga0ab46f7a0878390457d8bb96c470d1b9">TIM4_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x0800U)</td></tr>
<tr class="memdesc:ga0ab46f7a0878390457d8bb96c470d1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 4.  <a href="group__APB1.html#ga0ab46f7a0878390457d8bb96c470d1b9">More...</a><br /></td></tr>
<tr class="separator:ga0ab46f7a0878390457d8bb96c470d1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2fd59ff0b3ef8ec4ec85f751855ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga2f2fd59ff0b3ef8ec4ec85f751855ed6">TIM5_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x0C00U)</td></tr>
<tr class="memdesc:ga2f2fd59ff0b3ef8ec4ec85f751855ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 5.  <a href="group__APB1.html#ga2f2fd59ff0b3ef8ec4ec85f751855ed6">More...</a><br /></td></tr>
<tr class="separator:ga2f2fd59ff0b3ef8ec4ec85f751855ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d53dcd9e68f3fe32eb469087085435f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga3d53dcd9e68f3fe32eb469087085435f">RTC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x2800U)</td></tr>
<tr class="memdesc:ga3d53dcd9e68f3fe32eb469087085435f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of RTC.  <a href="group__APB1.html#ga3d53dcd9e68f3fe32eb469087085435f">More...</a><br /></td></tr>
<tr class="separator:ga3d53dcd9e68f3fe32eb469087085435f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c700161f4bab68714561c9ac183f50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga9c700161f4bab68714561c9ac183f50f">WWDG_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x2C00U)</td></tr>
<tr class="memdesc:ga9c700161f4bab68714561c9ac183f50f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Window Watchdog.  <a href="group__APB1.html#ga9c700161f4bab68714561c9ac183f50f">More...</a><br /></td></tr>
<tr class="separator:ga9c700161f4bab68714561c9ac183f50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098010af0f6b7e11bce69396f245ef99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga098010af0f6b7e11bce69396f245ef99">IWDG_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x3000U)</td></tr>
<tr class="memdesc:ga098010af0f6b7e11bce69396f245ef99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Independent Watchdog.  <a href="group__APB1.html#ga098010af0f6b7e11bce69396f245ef99">More...</a><br /></td></tr>
<tr class="separator:ga098010af0f6b7e11bce69396f245ef99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e0fbfede92fe77204f6bb4a351c401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#gad0e0fbfede92fe77204f6bb4a351c401">I2S2EXT_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x3400U)</td></tr>
<tr class="memdesc:gad0e0fbfede92fe77204f6bb4a351c401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2S 2.  <a href="group__APB1.html#gad0e0fbfede92fe77204f6bb4a351c401">More...</a><br /></td></tr>
<tr class="separator:gad0e0fbfede92fe77204f6bb4a351c401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fc929735639d70b44dea7885bb01ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga52fc929735639d70b44dea7885bb01ff">SPI2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x3800U)</td></tr>
<tr class="memdesc:ga52fc929735639d70b44dea7885bb01ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI 2.  <a href="group__APB1.html#ga52fc929735639d70b44dea7885bb01ff">More...</a><br /></td></tr>
<tr class="separator:ga52fc929735639d70b44dea7885bb01ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada16cf23d6a91088c447de485b616ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#gada16cf23d6a91088c447de485b616ed8">SPI3_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x3C00U)</td></tr>
<tr class="memdesc:gada16cf23d6a91088c447de485b616ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI 3.  <a href="group__APB1.html#gada16cf23d6a91088c447de485b616ed8">More...</a><br /></td></tr>
<tr class="separator:gada16cf23d6a91088c447de485b616ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457a8aad3de2f57ccf22417e5592f551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga457a8aad3de2f57ccf22417e5592f551">I2S3EXT_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x4000U)</td></tr>
<tr class="memdesc:ga457a8aad3de2f57ccf22417e5592f551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2S 3.  <a href="group__APB1.html#ga457a8aad3de2f57ccf22417e5592f551">More...</a><br /></td></tr>
<tr class="separator:ga457a8aad3de2f57ccf22417e5592f551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d543dd90e725020d1f4b2ae3a0cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">USART2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x4400U)</td></tr>
<tr class="memdesc:ga9e2d543dd90e725020d1f4b2ae3a0cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USART 2.  <a href="group__APB1.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">More...</a><br /></td></tr>
<tr class="separator:ga9e2d543dd90e725020d1f4b2ae3a0cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e7e7597f47b4f3f3229de7c0ff7908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga44e7e7597f47b4f3f3229de7c0ff7908">I2C1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x5400U)</td></tr>
<tr class="memdesc:ga44e7e7597f47b4f3f3229de7c0ff7908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C 1.  <a href="group__APB1.html#ga44e7e7597f47b4f3f3229de7c0ff7908">More...</a><br /></td></tr>
<tr class="separator:ga44e7e7597f47b4f3f3229de7c0ff7908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94025f09df9dc7c9720293778c389e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga94025f09df9dc7c9720293778c389e4c">I2C2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x5800U)</td></tr>
<tr class="memdesc:ga94025f09df9dc7c9720293778c389e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C 2.  <a href="group__APB1.html#ga94025f09df9dc7c9720293778c389e4c">More...</a><br /></td></tr>
<tr class="separator:ga94025f09df9dc7c9720293778c389e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b13b7d3f55032e47973e192b94cb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga02b13b7d3f55032e47973e192b94cb53">I2C3_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x5C00U)</td></tr>
<tr class="memdesc:ga02b13b7d3f55032e47973e192b94cb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of I2C 3.  <a href="group__APB1.html#ga02b13b7d3f55032e47973e192b94cb53">More...</a><br /></td></tr>
<tr class="separator:ga02b13b7d3f55032e47973e192b94cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402f4f49ad6a541263b20b3ff2859a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB1.html#ga402f4f49ad6a541263b20b3ff2859a32">PWR_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x7000U)</td></tr>
<tr class="memdesc:ga402f4f49ad6a541263b20b3ff2859a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Power Controller.  <a href="group__APB1.html#ga402f4f49ad6a541263b20b3ff2859a32">More...</a><br /></td></tr>
<tr class="separator:ga402f4f49ad6a541263b20b3ff2859a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15216cf7b501073535d452823d93d50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga15216cf7b501073535d452823d93d50e">TIM1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x0000U)</td></tr>
<tr class="memdesc:ga15216cf7b501073535d452823d93d50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 1.  <a href="group__APB2.html#ga15216cf7b501073535d452823d93d50e">More...</a><br /></td></tr>
<tr class="separator:ga15216cf7b501073535d452823d93d50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f67915c98cef03345f71d6d57145f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga68f67915c98cef03345f71d6d57145f2">TIM8_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x0400U)</td></tr>
<tr class="memdesc:ga68f67915c98cef03345f71d6d57145f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 8.  <a href="group__APB2.html#ga68f67915c98cef03345f71d6d57145f2">More...</a><br /></td></tr>
<tr class="separator:ga68f67915c98cef03345f71d6d57145f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccf21b5f54c80b031bff13956af2018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga4ccf21b5f54c80b031bff13956af2018">USART1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x1000U)</td></tr>
<tr class="memdesc:ga4ccf21b5f54c80b031bff13956af2018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USART 1.  <a href="group__APB2.html#ga4ccf21b5f54c80b031bff13956af2018">More...</a><br /></td></tr>
<tr class="separator:ga4ccf21b5f54c80b031bff13956af2018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849c1342a2b7b4126c4a3b638c903c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga849c1342a2b7b4126c4a3b638c903c29">USART6_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x1400U)</td></tr>
<tr class="memdesc:ga849c1342a2b7b4126c4a3b638c903c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of USART 6.  <a href="group__APB2.html#ga849c1342a2b7b4126c4a3b638c903c29">More...</a><br /></td></tr>
<tr class="separator:ga849c1342a2b7b4126c4a3b638c903c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5790047dc254e28fedbfea2ec043e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga9b5790047dc254e28fedbfea2ec043e4">ADC1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x2000U)</td></tr>
<tr class="memdesc:ga9b5790047dc254e28fedbfea2ec043e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of ADC 1.  <a href="group__APB2.html#ga9b5790047dc254e28fedbfea2ec043e4">More...</a><br /></td></tr>
<tr class="separator:ga9b5790047dc254e28fedbfea2ec043e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ddceeb17b3c18fd16655a97a180b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga03ddceeb17b3c18fd16655a97a180b43">SDIO_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x2C00U)</td></tr>
<tr class="memdesc:ga03ddceeb17b3c18fd16655a97a180b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SDIO.  <a href="group__APB2.html#ga03ddceeb17b3c18fd16655a97a180b43">More...</a><br /></td></tr>
<tr class="separator:ga03ddceeb17b3c18fd16655a97a180b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64992f19fed3a459eb91f519c06b3427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga64992f19fed3a459eb91f519c06b3427">SPI1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3000U)</td></tr>
<tr class="memdesc:ga64992f19fed3a459eb91f519c06b3427"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI 1.  <a href="group__APB2.html#ga64992f19fed3a459eb91f519c06b3427">More...</a><br /></td></tr>
<tr class="separator:ga64992f19fed3a459eb91f519c06b3427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8370319e63d6c3a62ce4f0539ebe2b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga8370319e63d6c3a62ce4f0539ebe2b68">SPI4_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3400U)</td></tr>
<tr class="memdesc:ga8370319e63d6c3a62ce4f0539ebe2b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SPI 4.  <a href="group__APB2.html#ga8370319e63d6c3a62ce4f0539ebe2b68">More...</a><br /></td></tr>
<tr class="separator:ga8370319e63d6c3a62ce4f0539ebe2b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad389e516cff9dd84a9b04685b391b8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#gad389e516cff9dd84a9b04685b391b8fe">SYSCFG_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3800U)</td></tr>
<tr class="memdesc:gad389e516cff9dd84a9b04685b391b8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System Configuration Controller.  <a href="group__APB2.html#gad389e516cff9dd84a9b04685b391b8fe">More...</a><br /></td></tr>
<tr class="separator:gad389e516cff9dd84a9b04685b391b8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce143f4fc043361dc774d877c672f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga9ce143f4fc043361dc774d877c672f0d">EXTI_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3C00U)</td></tr>
<tr class="memdesc:ga9ce143f4fc043361dc774d877c672f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of External Interrupt/Event Controller.  <a href="group__APB2.html#ga9ce143f4fc043361dc774d877c672f0d">More...</a><br /></td></tr>
<tr class="separator:ga9ce143f4fc043361dc774d877c672f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f114534846e6efe1521f12239d72b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga30f114534846e6efe1521f12239d72b8">TIM9_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x4000U)</td></tr>
<tr class="memdesc:ga30f114534846e6efe1521f12239d72b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of TImer 9.  <a href="group__APB2.html#ga30f114534846e6efe1521f12239d72b8">More...</a><br /></td></tr>
<tr class="separator:ga30f114534846e6efe1521f12239d72b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2fc569cc5dee0399604eee0c85e520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga6e2fc569cc5dee0399604eee0c85e520">TIM10_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x4400U)</td></tr>
<tr class="memdesc:ga6e2fc569cc5dee0399604eee0c85e520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Timer 10.  <a href="group__APB2.html#ga6e2fc569cc5dee0399604eee0c85e520">More...</a><br /></td></tr>
<tr class="separator:ga6e2fc569cc5dee0399604eee0c85e520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92505df211ea4d69ff2aace047b5da92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__APB2.html#ga92505df211ea4d69ff2aace047b5da92">TIM11_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x4800U)</td></tr>
<tr class="memdesc:ga92505df211ea4d69ff2aace047b5da92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of TImer 11.  <a href="group__APB2.html#ga92505df211ea4d69ff2aace047b5da92">More...</a><br /></td></tr>
<tr class="separator:ga92505df211ea4d69ff2aace047b5da92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e615727451fa1abc89e436a7158d4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga3e615727451fa1abc89e436a7158d4aa">GPIOA_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0000U)</td></tr>
<tr class="memdesc:ga3e615727451fa1abc89e436a7158d4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOA.  <a href="group__AHB1.html#ga3e615727451fa1abc89e436a7158d4aa">More...</a><br /></td></tr>
<tr class="separator:ga3e615727451fa1abc89e436a7158d4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583cafe206b45c6e3507b0493b96bdf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga583cafe206b45c6e3507b0493b96bdf0">GPIOB_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0400U)</td></tr>
<tr class="memdesc:ga583cafe206b45c6e3507b0493b96bdf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOB.  <a href="group__AHB1.html#ga583cafe206b45c6e3507b0493b96bdf0">More...</a><br /></td></tr>
<tr class="separator:ga583cafe206b45c6e3507b0493b96bdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e89040a5ad3c3e5f5bbd62b434512b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga05e89040a5ad3c3e5f5bbd62b434512b">GPIOC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0800U)</td></tr>
<tr class="memdesc:ga05e89040a5ad3c3e5f5bbd62b434512b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOC.  <a href="group__AHB1.html#ga05e89040a5ad3c3e5f5bbd62b434512b">More...</a><br /></td></tr>
<tr class="separator:ga05e89040a5ad3c3e5f5bbd62b434512b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807336d6c75feb8d0e943d618b5eaf26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga807336d6c75feb8d0e943d618b5eaf26">GPIOD_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0C00U)</td></tr>
<tr class="memdesc:ga807336d6c75feb8d0e943d618b5eaf26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOD.  <a href="group__AHB1.html#ga807336d6c75feb8d0e943d618b5eaf26">More...</a><br /></td></tr>
<tr class="separator:ga807336d6c75feb8d0e943d618b5eaf26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac248e8d8a7113113481c2abb31d7660a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#gac248e8d8a7113113481c2abb31d7660a">GPIOE_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x1000U)</td></tr>
<tr class="memdesc:gac248e8d8a7113113481c2abb31d7660a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOE.  <a href="group__AHB1.html#gac248e8d8a7113113481c2abb31d7660a">More...</a><br /></td></tr>
<tr class="separator:gac248e8d8a7113113481c2abb31d7660a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f9598aea50d8c995a9037578bb0907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga63f9598aea50d8c995a9037578bb0907">GPIOH_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x1C00U)</td></tr>
<tr class="memdesc:ga63f9598aea50d8c995a9037578bb0907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of GPIOH.  <a href="group__AHB1.html#ga63f9598aea50d8c995a9037578bb0907">More...</a><br /></td></tr>
<tr class="separator:ga63f9598aea50d8c995a9037578bb0907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799588b38166cb25baecaf3fd926ae5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga799588b38166cb25baecaf3fd926ae5f">CRC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x3000U)</td></tr>
<tr class="memdesc:ga799588b38166cb25baecaf3fd926ae5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of CRC Unit.  <a href="group__AHB1.html#ga799588b38166cb25baecaf3fd926ae5f">More...</a><br /></td></tr>
<tr class="separator:ga799588b38166cb25baecaf3fd926ae5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89610f202a9f78bcc85f76c5ba52d009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009">RCC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x3800U)</td></tr>
<tr class="memdesc:ga89610f202a9f78bcc85f76c5ba52d009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Reset and Clock Control.  <a href="group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009">More...</a><br /></td></tr>
<tr class="separator:ga89610f202a9f78bcc85f76c5ba52d009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0148043c26c7c704e7261bf71e75fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga9e0148043c26c7c704e7261bf71e75fb">FIR_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x3C00U)</td></tr>
<tr class="memdesc:ga9e0148043c26c7c704e7261bf71e75fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Flash Interface Register.  <a href="group__AHB1.html#ga9e0148043c26c7c704e7261bf71e75fb">More...</a><br /></td></tr>
<tr class="separator:ga9e0148043c26c7c704e7261bf71e75fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489420976747e7bcf241e2a9bb6cd138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#ga489420976747e7bcf241e2a9bb6cd138">DMA1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x6000U)</td></tr>
<tr class="memdesc:ga489420976747e7bcf241e2a9bb6cd138"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Direct Memory Access 1.  <a href="group__AHB1.html#ga489420976747e7bcf241e2a9bb6cd138">More...</a><br /></td></tr>
<tr class="separator:ga489420976747e7bcf241e2a9bb6cd138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3883cd723aa62055a055104bb3f6890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB1.html#gac3883cd723aa62055a055104bb3f6890">DMA2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x6400U)</td></tr>
<tr class="memdesc:gac3883cd723aa62055a055104bb3f6890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Direct Memory Access 2.  <a href="group__AHB1.html#gac3883cd723aa62055a055104bb3f6890">More...</a><br /></td></tr>
<tr class="separator:gac3883cd723aa62055a055104bb3f6890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b43bca15e2f37902a47794a6769bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__AHB2.html#ga64b43bca15e2f37902a47794a6769bda">USBOTG_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__BUSES.html#ga6b406467cd4492742190114cbbec9a8e">AHB2PERIPH_BASEADDR</a> + 0x0000U)</td></tr>
<tr class="memdesc:ga64b43bca15e2f37902a47794a6769bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base addres of USB On The Go.  <a href="group__AHB2.html#ga64b43bca15e2f37902a47794a6769bda">More...</a><br /></td></tr>
<tr class="separator:ga64b43bca15e2f37902a47794a6769bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__CRC__t.html">typedef_CRC_t</a> *)<a class="el" href="group__AHB1.html#ga799588b38166cb25baecaf3fd926ae5f">CRC_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga4381bb54c2dbc34500521165aa7b89b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the CRC peripheral.  <a href="group__CRC.html#ga4381bb54c2dbc34500521165aa7b89b1">More...</a><br /></td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PWR.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__PWR__t.html">typedef_PWR_t</a> *)<a class="el" href="group__APB1.html#ga402f4f49ad6a541263b20b3ff2859a32">PWR_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga04651c526497822a859942b928e57f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the PWR peripheral.  <a href="group__PWR.html#ga04651c526497822a859942b928e57f8e">More...</a><br /></td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__RCC__t.html">typedef_RCC_t</a> *)<a class="el" href="group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009">RCC_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the RCC peripheral.  <a href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">More...</a><br /></td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__SYSCFG__t.html">typedef_SYSCFG_t</a> *)<a class="el" href="group__APB2.html#gad389e516cff9dd84a9b04685b391b8fe">SYSCFG_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga3c833fe1c486cb62250ccbca32899cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the SYSCFG peripheral.  <a href="group__SYSCFG.html#ga3c833fe1c486cb62250ccbca32899cb8">More...</a><br /></td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a> *)<a class="el" href="group__AHB1.html#ga3e615727451fa1abc89e436a7158d4aa">GPIOA_BASEADDR</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a> *)<a class="el" href="group__AHB1.html#ga583cafe206b45c6e3507b0493b96bdf0">GPIOB_BASEADDR</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a> *)<a class="el" href="group__AHB1.html#ga05e89040a5ad3c3e5f5bbd62b434512b">GPIOC_BASEADDR</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a> *)<a class="el" href="group__AHB1.html#ga807336d6c75feb8d0e943d618b5eaf26">GPIOD_BASEADDR</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a> *)<a class="el" href="group__AHB1.html#gac248e8d8a7113113481c2abb31d7660a">GPIOE_BASEADDR</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a> *)<a class="el" href="group__AHB1.html#ga63f9598aea50d8c995a9037578bb0907">GPIOH_BASEADDR</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMAx.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__DMA__t.html">typedef_DMA_t</a> *)<a class="el" href="group__AHB1.html#ga489420976747e7bcf241e2a9bb6cd138">DMA1_BASEADDR</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMAx.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__DMA__t.html">typedef_DMA_t</a> *)<a class="el" href="group__AHB1.html#gac3883cd723aa62055a055104bb3f6890">DMA2_BASEADDR</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE_8h.html#a9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__EXTI__t.html">typedef_EXTI_t</a> *)<a class="el" href="group__APB2.html#ga9ce143f4fc043361dc774d877c672f0d">EXTI_BASEADDR</a>)</td></tr>
<tr class="memdesc:a9189e770cd9b63dadd36683eb9843cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the EXTI perihperal.  <a href="STM32F401RE_8h.html#a9189e770cd9b63dadd36683eb9843cac">More...</a><br /></td></tr>
<tr class="separator:a9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__ADC__t.html">typedef_ADC_t</a> *)<a class="el" href="group__APB2.html#ga9b5790047dc254e28fedbfea2ec043e4">ADC1_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the ADC1 peripheral.  <a href="group__ADC.html#ga90d2d5c526ce5c0a551f533eccbee71a">More...</a><br /></td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dedcb5ae32698839ce5e62aa2c3cd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMRx.html#ga4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>&#160;&#160;&#160;((typedef_Timer_t *)TMR1_BASEADDR)</td></tr>
<tr class="separator:ga4dedcb5ae32698839ce5e62aa2c3cd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ba0f088efcfb18f08b7d2490486b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMRx.html#gab9ba0f088efcfb18f08b7d2490486b98">TMR2</a>&#160;&#160;&#160;((typedef_Timer_t *)TMR2_BASEADDR)</td></tr>
<tr class="separator:gab9ba0f088efcfb18f08b7d2490486b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443f07a9b884886d9b82597d02e594b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMRx.html#ga443f07a9b884886d9b82597d02e594b7">TMR3</a>&#160;&#160;&#160;((typedef_Timer_t *)TMR3_BASEADDR)</td></tr>
<tr class="separator:ga443f07a9b884886d9b82597d02e594b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd208546d34896c1904ab4c7c5ef27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMRx.html#gacebd208546d34896c1904ab4c7c5ef27">TMR4</a>&#160;&#160;&#160;((typedef_Timer_t *)TMR4_BASEADDR)</td></tr>
<tr class="separator:gacebd208546d34896c1904ab4c7c5ef27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9da0ba0e15ec19546e94d16787d5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMRx.html#gacf9da0ba0e15ec19546e94d16787d5f5">TMR5</a>&#160;&#160;&#160;((typedef_Timer_t *)TMR5_BASEADDR)</td></tr>
<tr class="separator:gacf9da0ba0e15ec19546e94d16787d5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IWDG.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((typedef_IDWG_t *)<a class="el" href="group__APB1.html#ga098010af0f6b7e11bce69396f245ef99">IWDG_BASEADDR</a>)</td></tr>
<tr class="memdesc:gad16b79dd94ee85d261d08a8ee94187e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register of the IWDG peripheral.  <a href="group__IWDG.html#gad16b79dd94ee85d261d08a8ee94187e7">More...</a><br /></td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__I2C__t.html">typedef_I2C_t</a> *)<a class="el" href="group__APB1.html#ga44e7e7597f47b4f3f3229de7c0ff7908">I2C1_BASEADDR</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__I2C__t.html">typedef_I2C_t</a> *)<a class="el" href="group__APB1.html#ga94025f09df9dc7c9720293778c389e4c">I2C2_BASEADDR</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b37ed2bca9d9c659119590583bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga1489b37ed2bca9d9c659119590583bda">I2C3</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__I2C__t.html">typedef_I2C_t</a> *)<a class="el" href="group__APB1.html#ga02b13b7d3f55032e47973e192b94cb53">I2C3_BASEADDR</a>)</td></tr>
<tr class="separator:ga1489b37ed2bca9d9c659119590583bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__USART__t.html">typedef_USART_t</a> *)<a class="el" href="group__APB2.html#ga4ccf21b5f54c80b031bff13956af2018">USART1_BASEADDR</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__USART__t.html">typedef_USART_t</a> *)<a class="el" href="group__APB1.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">USART2_BASEADDR</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__USART__t.html">typedef_USART_t</a> *)<a class="el" href="group__APB2.html#ga849c1342a2b7b4126c4a3b638c903c29">USART6_BASEADDR</a>)</td></tr>
<tr class="separator:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a> *)<a class="el" href="group__APB2.html#ga64992f19fed3a459eb91f519c06b3427">SPI1_BASEADDR</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a> *)<a class="el" href="group__APB1.html#ga52fc929735639d70b44dea7885bb01ff">SPI2_BASEADDR</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a> *)<a class="el" href="group__APB1.html#gada16cf23d6a91088c447de485b616ed8">SPI3_BASEADDR</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga2a2e6edef68cfe1946f39a5033da2301">SPI4</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a> *)<a class="el" href="group__APB2.html#ga8370319e63d6c3a62ce4f0539ebe2b68">SPI4_BASEADDR</a>)</td></tr>
<tr class="separator:ga2a2e6edef68cfe1946f39a5033da2301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#ga514ad415fb6125ba296793df7d1a468a">ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga514ad415fb6125ba296793df7d1a468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable.  <a href="group__misc.html#ga514ad415fb6125ba296793df7d1a468a">More...</a><br /></td></tr>
<tr class="separator:ga514ad415fb6125ba296793df7d1a468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#ga99496f7308834e8b220f7894efa0b6ab">DISABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga99496f7308834e8b220f7894efa0b6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable.  <a href="group__misc.html#ga99496f7308834e8b220f7894efa0b6ab">More...</a><br /></td></tr>
<tr class="separator:ga99496f7308834e8b220f7894efa0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59da1d65e87a723efe808dbabb4fc205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#ga59da1d65e87a723efe808dbabb4fc205">SET</a>&#160;&#160;&#160;<a class="el" href="group__misc.html#ga514ad415fb6125ba296793df7d1a468a">ENABLE</a></td></tr>
<tr class="memdesc:ga59da1d65e87a723efe808dbabb4fc205"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set.  <a href="group__misc.html#ga59da1d65e87a723efe808dbabb4fc205">More...</a><br /></td></tr>
<tr class="separator:ga59da1d65e87a723efe808dbabb4fc205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab702106cf3b3e96750b6845ded4e0299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#gab702106cf3b3e96750b6845ded4e0299">RESET</a>&#160;&#160;&#160;<a class="el" href="group__misc.html#ga99496f7308834e8b220f7894efa0b6ab">DISABLE</a></td></tr>
<tr class="memdesc:gab702106cf3b3e96750b6845ded4e0299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset.  <a href="group__misc.html#gab702106cf3b3e96750b6845ded4e0299">More...</a><br /></td></tr>
<tr class="separator:gab702106cf3b3e96750b6845ded4e0299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d0fd3e69589389c320fff36dea968d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#ga91d0fd3e69589389c320fff36dea968d">GPIO_PIN_SET</a>&#160;&#160;&#160;<a class="el" href="group__misc.html#ga59da1d65e87a723efe808dbabb4fc205">SET</a></td></tr>
<tr class="memdesc:ga91d0fd3e69589389c320fff36dea968d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set GPIO.  <a href="group__misc.html#ga91d0fd3e69589389c320fff36dea968d">More...</a><br /></td></tr>
<tr class="separator:ga91d0fd3e69589389c320fff36dea968d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fa7f29052b8f1661b34ba2bf4aea9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#ga42fa7f29052b8f1661b34ba2bf4aea9f">GPIO_PIN_RESET</a>&#160;&#160;&#160;<a class="el" href="group__misc.html#gab702106cf3b3e96750b6845ded4e0299">RESET</a></td></tr>
<tr class="memdesc:ga42fa7f29052b8f1661b34ba2bf4aea9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIO.  <a href="group__misc.html#ga42fa7f29052b8f1661b34ba2bf4aea9f">More...</a><br /></td></tr>
<tr class="separator:ga42fa7f29052b8f1661b34ba2bf4aea9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d914b762371cb8ee60a428dfeadf22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#ga61d914b762371cb8ee60a428dfeadf22">FLAG_RESET</a>&#160;&#160;&#160;<a class="el" href="group__misc.html#gab702106cf3b3e96750b6845ded4e0299">RESET</a></td></tr>
<tr class="memdesc:ga61d914b762371cb8ee60a428dfeadf22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Flag.  <a href="group__misc.html#ga61d914b762371cb8ee60a428dfeadf22">More...</a><br /></td></tr>
<tr class="separator:ga61d914b762371cb8ee60a428dfeadf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadc670e6fd25b11cefab921983d1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__misc.html#gaeadc670e6fd25b11cefab921983d1f63">FLAG_SET</a>&#160;&#160;&#160;<a class="el" href="group__misc.html#ga59da1d65e87a723efe808dbabb4fc205">SET</a></td></tr>
<tr class="memdesc:gaeadc670e6fd25b11cefab921983d1f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Flag.  <a href="group__misc.html#gaeadc670e6fd25b11cefab921983d1f63">More...</a><br /></td></tr>
<tr class="separator:gaeadc670e6fd25b11cefab921983d1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO Peripheral Clock Enble Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for enabling the peripheral clock of each GPIO port </p>
</div></td></tr>
<tr class="memitem:ga17c0eb1a7e7645a5d63d8b7a41fbb19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga17c0eb1a7e7645a5d63d8b7a41fbb19c">GPIOA_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga17c0eb1a7e7645a5d63d8b7a41fbb19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIOA Peripheral Clock.  <a href="group__GPIOx.html#ga17c0eb1a7e7645a5d63d8b7a41fbb19c">More...</a><br /></td></tr>
<tr class="separator:ga17c0eb1a7e7645a5d63d8b7a41fbb19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc2b8b73bb42c4d2cd758a732fbe871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga1bc2b8b73bb42c4d2cd758a732fbe871">GPIOB_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (1 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1bc2b8b73bb42c4d2cd758a732fbe871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIOB Peripheral Clock.  <a href="group__GPIOx.html#ga1bc2b8b73bb42c4d2cd758a732fbe871">More...</a><br /></td></tr>
<tr class="separator:ga1bc2b8b73bb42c4d2cd758a732fbe871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e994b2e5e4ada47764117634c64728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gab9e994b2e5e4ada47764117634c64728">GPIOC_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (1 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab9e994b2e5e4ada47764117634c64728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIOC Peripheral Clock.  <a href="group__GPIOx.html#gab9e994b2e5e4ada47764117634c64728">More...</a><br /></td></tr>
<tr class="separator:gab9e994b2e5e4ada47764117634c64728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08ecd1bbe57ab59746d6da5b972f493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gac08ecd1bbe57ab59746d6da5b972f493">GPIOD_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (1 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac08ecd1bbe57ab59746d6da5b972f493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIOD Peripheral Clock.  <a href="group__GPIOx.html#gac08ecd1bbe57ab59746d6da5b972f493">More...</a><br /></td></tr>
<tr class="separator:gac08ecd1bbe57ab59746d6da5b972f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93bc85ce9310ae89c709ad615d9bb18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gaa93bc85ce9310ae89c709ad615d9bb18">GPIOE_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (1 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa93bc85ce9310ae89c709ad615d9bb18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIOE Peripheral Clock.  <a href="group__GPIOx.html#gaa93bc85ce9310ae89c709ad615d9bb18">More...</a><br /></td></tr>
<tr class="separator:gaa93bc85ce9310ae89c709ad615d9bb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be7b357e112e2036141678aa6bc3506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga2be7b357e112e2036141678aa6bc3506">GPIOH_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (1 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2be7b357e112e2036141678aa6bc3506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIOH Peripheral Clock.  <a href="group__GPIOx.html#ga2be7b357e112e2036141678aa6bc3506">More...</a><br /></td></tr>
<tr class="separator:ga2be7b357e112e2036141678aa6bc3506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO Peripheral Clock Disable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for disabling the peripheral clock of each GPIO port </p>
</div></td></tr>
<tr class="memitem:ga7bd5daf4b7f73ce65ccccc10f3f62c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga7bd5daf4b7f73ce65ccccc10f3f62c25">GPIOA_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7bd5daf4b7f73ce65ccccc10f3f62c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIOA Peripheral Clock.  <a href="group__GPIOx.html#ga7bd5daf4b7f73ce65ccccc10f3f62c25">More...</a><br /></td></tr>
<tr class="separator:ga7bd5daf4b7f73ce65ccccc10f3f62c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8beefb50159bf0b57ce00f391b9ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga0b8beefb50159bf0b57ce00f391b9ffb">GPIOB_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0b8beefb50159bf0b57ce00f391b9ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIOB Peripheral Clock.  <a href="group__GPIOx.html#ga0b8beefb50159bf0b57ce00f391b9ffb">More...</a><br /></td></tr>
<tr class="separator:ga0b8beefb50159bf0b57ce00f391b9ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786bf409a60ff677716cb03a610bd73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga786bf409a60ff677716cb03a610bd73e">GPIOC_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga786bf409a60ff677716cb03a610bd73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIOC Peripheral Clock.  <a href="group__GPIOx.html#ga786bf409a60ff677716cb03a610bd73e">More...</a><br /></td></tr>
<tr class="separator:ga786bf409a60ff677716cb03a610bd73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454d99148231ab9d69d282fa2977794a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga454d99148231ab9d69d282fa2977794a">GPIOD_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga454d99148231ab9d69d282fa2977794a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIOD Peripheral Clock.  <a href="group__GPIOx.html#ga454d99148231ab9d69d282fa2977794a">More...</a><br /></td></tr>
<tr class="separator:ga454d99148231ab9d69d282fa2977794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978a7db44c8d879d33a615ef3b0ec112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga978a7db44c8d879d33a615ef3b0ec112">GPIOE_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga978a7db44c8d879d33a615ef3b0ec112"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIOE Peripheral Clock.  <a href="group__GPIOx.html#ga978a7db44c8d879d33a615ef3b0ec112">More...</a><br /></td></tr>
<tr class="separator:ga978a7db44c8d879d33a615ef3b0ec112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e62f105900568285d3f1c703048566b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga5e62f105900568285d3f1c703048566b">GPIOH_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5e62f105900568285d3f1c703048566b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIOH Peripheral Clock.  <a href="group__GPIOx.html#ga5e62f105900568285d3f1c703048566b">More...</a><br /></td></tr>
<tr class="separator:ga5e62f105900568285d3f1c703048566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C Peripheral Clock Enable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for enabling the I2C peripheral clock </p>
</div></td></tr>
<tr class="memitem:ga38b3719d33b55faf15f9b9b08295b353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga38b3719d33b55faf15f9b9b08295b353">I2C1_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (1 &lt;&lt; 21))</td></tr>
<tr class="memdesc:ga38b3719d33b55faf15f9b9b08295b353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the I2C1 Peripheral Clock.  <a href="group__I2Cx.html#ga38b3719d33b55faf15f9b9b08295b353">More...</a><br /></td></tr>
<tr class="separator:ga38b3719d33b55faf15f9b9b08295b353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe017af091eb4ddc6eb863f5a4dce79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#gabe017af091eb4ddc6eb863f5a4dce79e">I2C2_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (1 &lt;&lt; 22))</td></tr>
<tr class="memdesc:gabe017af091eb4ddc6eb863f5a4dce79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the I2C1 Peripheral Clock.  <a href="group__I2Cx.html#gabe017af091eb4ddc6eb863f5a4dce79e">More...</a><br /></td></tr>
<tr class="separator:gabe017af091eb4ddc6eb863f5a4dce79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc760dcdbeebc5bcf1f36fdb4ff3c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga5bc760dcdbeebc5bcf1f36fdb4ff3c62">I2C3_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (1 &lt;&lt; 23))</td></tr>
<tr class="memdesc:ga5bc760dcdbeebc5bcf1f36fdb4ff3c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the I2C3 Peripheral Clock.  <a href="group__I2Cx.html#ga5bc760dcdbeebc5bcf1f36fdb4ff3c62">More...</a><br /></td></tr>
<tr class="separator:ga5bc760dcdbeebc5bcf1f36fdb4ff3c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C Peripheral Clock Disable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for disabling the I2C peripheral clock </p>
</div></td></tr>
<tr class="memitem:gaced37391c6600e3a7fdced9eff1af33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#gaced37391c6600e3a7fdced9eff1af33d">I2C1_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 21))</td></tr>
<tr class="memdesc:gaced37391c6600e3a7fdced9eff1af33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I2C1 Peripheral Clock.  <a href="group__I2Cx.html#gaced37391c6600e3a7fdced9eff1af33d">More...</a><br /></td></tr>
<tr class="separator:gaced37391c6600e3a7fdced9eff1af33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26def2cfb411c0452a81cc0f07600bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#gaf26def2cfb411c0452a81cc0f07600bc">I2C2_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 22))</td></tr>
<tr class="memdesc:gaf26def2cfb411c0452a81cc0f07600bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I2C2 Peripheral Clock.  <a href="group__I2Cx.html#gaf26def2cfb411c0452a81cc0f07600bc">More...</a><br /></td></tr>
<tr class="separator:gaf26def2cfb411c0452a81cc0f07600bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244d0f54bfe8be366d938c5bcd64b740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga244d0f54bfe8be366d938c5bcd64b740">I2C3_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 23))</td></tr>
<tr class="memdesc:ga244d0f54bfe8be366d938c5bcd64b740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I2C3 Peripheral Clock.  <a href="group__I2Cx.html#ga244d0f54bfe8be366d938c5bcd64b740">More...</a><br /></td></tr>
<tr class="separator:ga244d0f54bfe8be366d938c5bcd64b740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Peripheral Clock Enable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for enabling the SPI peripheral clock </p>
</div></td></tr>
<tr class="memitem:gae72a543f0dff6747a7b65968b1dcbb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#gae72a543f0dff6747a7b65968b1dcbb28">SPI1_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (1 &lt;&lt; 12))</td></tr>
<tr class="memdesc:gae72a543f0dff6747a7b65968b1dcbb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the the SPI1 Peripheral Clock.  <a href="group__SPIx.html#gae72a543f0dff6747a7b65968b1dcbb28">More...</a><br /></td></tr>
<tr class="separator:gae72a543f0dff6747a7b65968b1dcbb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e0d058783c88190b860bfaecec1d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga76e0d058783c88190b860bfaecec1d87">SPI2_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (1 &lt;&lt; 14))</td></tr>
<tr class="memdesc:ga76e0d058783c88190b860bfaecec1d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the the SPI2 Peripheral Clock.  <a href="group__SPIx.html#ga76e0d058783c88190b860bfaecec1d87">More...</a><br /></td></tr>
<tr class="separator:ga76e0d058783c88190b860bfaecec1d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dcb6773cab8a79434d8ce7cc900342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#gaf9dcb6773cab8a79434d8ce7cc900342">SPI3_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (1 &lt;&lt; 15))</td></tr>
<tr class="memdesc:gaf9dcb6773cab8a79434d8ce7cc900342"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the the SPI3 Peripheral Clock.  <a href="group__SPIx.html#gaf9dcb6773cab8a79434d8ce7cc900342">More...</a><br /></td></tr>
<tr class="separator:gaf9dcb6773cab8a79434d8ce7cc900342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b5644ae1f7ff01640d1a77c87ac973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga93b5644ae1f7ff01640d1a77c87ac973">SPI4_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (1 &lt;&lt; 13))</td></tr>
<tr class="memdesc:ga93b5644ae1f7ff01640d1a77c87ac973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the the SPI4 Peripheral Clock.  <a href="group__SPIx.html#ga93b5644ae1f7ff01640d1a77c87ac973">More...</a><br /></td></tr>
<tr class="separator:ga93b5644ae1f7ff01640d1a77c87ac973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Peripheral Clock Disable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for disabling the SPI peripheral clock </p>
</div></td></tr>
<tr class="memitem:ga5d981b8f6a68cd77963d57d42693d170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga5d981b8f6a68cd77963d57d42693d170">SPI1_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 12))</td></tr>
<tr class="memdesc:ga5d981b8f6a68cd77963d57d42693d170"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI1 Peripheral Clock.  <a href="group__SPIx.html#ga5d981b8f6a68cd77963d57d42693d170">More...</a><br /></td></tr>
<tr class="separator:ga5d981b8f6a68cd77963d57d42693d170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8155a469b85817f3e6d37e4ff09f727f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga8155a469b85817f3e6d37e4ff09f727f">SPI2_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 14))</td></tr>
<tr class="memdesc:ga8155a469b85817f3e6d37e4ff09f727f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI2 Peripheral Clock.  <a href="group__SPIx.html#ga8155a469b85817f3e6d37e4ff09f727f">More...</a><br /></td></tr>
<tr class="separator:ga8155a469b85817f3e6d37e4ff09f727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4de3e58530324cb9a9a1c32504b8c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#gad4de3e58530324cb9a9a1c32504b8c26">SPI3_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 15))</td></tr>
<tr class="memdesc:gad4de3e58530324cb9a9a1c32504b8c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI3 Peripheral Clock.  <a href="group__SPIx.html#gad4de3e58530324cb9a9a1c32504b8c26">More...</a><br /></td></tr>
<tr class="separator:gad4de3e58530324cb9a9a1c32504b8c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c26071cf3d08af993808262f790cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga30c26071cf3d08af993808262f790cdf">SPI4_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 13))</td></tr>
<tr class="memdesc:ga30c26071cf3d08af993808262f790cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI4 Peripheral Clock.  <a href="group__SPIx.html#ga30c26071cf3d08af993808262f790cdf">More...</a><br /></td></tr>
<tr class="separator:ga30c26071cf3d08af993808262f790cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SYSCFG Peripheral Clock Enble-Disable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for enabling and disabling the SYSCFG peripheral clock </p>
</div></td></tr>
<tr class="memitem:gaf4132dd5c45ad1cbdb0226b3f0108cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCGF.html#gaf4132dd5c45ad1cbdb0226b3f0108cf6">SYSCFG_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (1 &lt;&lt; 14))</td></tr>
<tr class="memdesc:gaf4132dd5c45ad1cbdb0226b3f0108cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SYSCFG Peripheral Clock.  <a href="group__SYSCGF.html#gaf4132dd5c45ad1cbdb0226b3f0108cf6">More...</a><br /></td></tr>
<tr class="separator:gaf4132dd5c45ad1cbdb0226b3f0108cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f49b5c109b1eacd48dc52c94acea3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCGF.html#ga11f49b5c109b1eacd48dc52c94acea3e">SYSCFG_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 14))</td></tr>
<tr class="memdesc:ga11f49b5c109b1eacd48dc52c94acea3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SYSCFG Peripheral Clock.  <a href="group__SYSCGF.html#ga11f49b5c109b1eacd48dc52c94acea3e">More...</a><br /></td></tr>
<tr class="separator:ga11f49b5c109b1eacd48dc52c94acea3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">USART Peripheral Clock Enable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for enabling the USART peripheral clock </p>
</div></td></tr>
<tr class="memitem:gac4410a1d3f7d178bc9d962da70092d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#gac4410a1d3f7d178bc9d962da70092d5d">USART1_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (1 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac4410a1d3f7d178bc9d962da70092d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the USART1 Peripheral Clock.  <a href="group__USARTx.html#gac4410a1d3f7d178bc9d962da70092d5d">More...</a><br /></td></tr>
<tr class="separator:gac4410a1d3f7d178bc9d962da70092d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edab80171922a374bd5a264f1f0e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#ga46edab80171922a374bd5a264f1f0e14">USART2_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (1 &lt;&lt; 17))</td></tr>
<tr class="memdesc:ga46edab80171922a374bd5a264f1f0e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the USART2 Peripheral Clock.  <a href="group__USARTx.html#ga46edab80171922a374bd5a264f1f0e14">More...</a><br /></td></tr>
<tr class="separator:ga46edab80171922a374bd5a264f1f0e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95e3976500c683ba5745f22579994cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#gab95e3976500c683ba5745f22579994cf">USART6_PCLK_EN</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (1 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab95e3976500c683ba5745f22579994cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the USART6 Peripheral Clock.  <a href="group__USARTx.html#gab95e3976500c683ba5745f22579994cf">More...</a><br /></td></tr>
<tr class="separator:gab95e3976500c683ba5745f22579994cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">USART Peripheral Clock Disable Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Macros for disabling the USART peripheral clock </p>
</div></td></tr>
<tr class="memitem:gac73ad50ae751cf615a38b3746789491f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#gac73ad50ae751cf615a38b3746789491f">USART1_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac73ad50ae751cf615a38b3746789491f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the USART1 Peripheral Clock.  <a href="group__USARTx.html#gac73ad50ae751cf615a38b3746789491f">More...</a><br /></td></tr>
<tr class="separator:gac73ad50ae751cf615a38b3746789491f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4956d8b2b9289454c2b0eadd711e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#gacb4956d8b2b9289454c2b0eadd711e34">USART2_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 17))</td></tr>
<tr class="memdesc:gacb4956d8b2b9289454c2b0eadd711e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the USART2 Peripheral Clock.  <a href="group__USARTx.html#gacb4956d8b2b9289454c2b0eadd711e34">More...</a><br /></td></tr>
<tr class="separator:gacb4956d8b2b9289454c2b0eadd711e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b34ade86ce39c5af78c1cbbdfb22ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USARTx.html#ga0b34ade86ce39c5af78c1cbbdfb22ece">USART6_PCLK_DI</a>()&#160;&#160;&#160;(<a class="el" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0b34ade86ce39c5af78c1cbbdfb22ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the USART6 Peripheral Clock.  <a href="group__USARTx.html#ga0b34ade86ce39c5af78c1cbbdfb22ece">More...</a><br /></td></tr>
<tr class="separator:ga0b34ade86ce39c5af78c1cbbdfb22ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO Peripheral Reset Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Sets and Resets RCC AHB1 Reset Register </p>
</div></td></tr>
<tr class="memitem:gadc67c9a26e533fd6949e8ee286428574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gadc67c9a26e533fd6949e8ee286428574">GPIOA_REG_RESET</a>()</td></tr>
<tr class="memdesc:gadc67c9a26e533fd6949e8ee286428574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIOA.  <a href="group__GPIOx.html#gadc67c9a26e533fd6949e8ee286428574">More...</a><br /></td></tr>
<tr class="separator:gadc67c9a26e533fd6949e8ee286428574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56bd14a304c634ad5bfac7622f0b544a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga56bd14a304c634ad5bfac7622f0b544a">GPIOB_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga56bd14a304c634ad5bfac7622f0b544a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIOB.  <a href="group__GPIOx.html#ga56bd14a304c634ad5bfac7622f0b544a">More...</a><br /></td></tr>
<tr class="separator:ga56bd14a304c634ad5bfac7622f0b544a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670acbee38ec2144a2ff4741ec07e42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga670acbee38ec2144a2ff4741ec07e42a">GPIOC_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga670acbee38ec2144a2ff4741ec07e42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIOC.  <a href="group__GPIOx.html#ga670acbee38ec2144a2ff4741ec07e42a">More...</a><br /></td></tr>
<tr class="separator:ga670acbee38ec2144a2ff4741ec07e42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4079b0a5bde67f387ace0a336d9b5c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga4079b0a5bde67f387ace0a336d9b5c12">GPIOD_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga4079b0a5bde67f387ace0a336d9b5c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIOD.  <a href="group__GPIOx.html#ga4079b0a5bde67f387ace0a336d9b5c12">More...</a><br /></td></tr>
<tr class="separator:ga4079b0a5bde67f387ace0a336d9b5c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f5e66d8d1d6aeae1e7cdf6ab3080d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga81f5e66d8d1d6aeae1e7cdf6ab3080d4">GPIOE_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga81f5e66d8d1d6aeae1e7cdf6ab3080d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIOE.  <a href="group__GPIOx.html#ga81f5e66d8d1d6aeae1e7cdf6ab3080d4">More...</a><br /></td></tr>
<tr class="separator:ga81f5e66d8d1d6aeae1e7cdf6ab3080d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc0615682b1b6646ad8c1478356da9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#gaafc0615682b1b6646ad8c1478356da9d">GPIOH_REG_RESET</a>()</td></tr>
<tr class="memdesc:gaafc0615682b1b6646ad8c1478356da9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset GPIOH.  <a href="group__GPIOx.html#gaafc0615682b1b6646ad8c1478356da9d">More...</a><br /></td></tr>
<tr class="separator:gaafc0615682b1b6646ad8c1478356da9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GPIO Code</div></td></tr>
<tr class="memitem:ga0400130c7d7bd6dbeb4f0724a3dc460a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__GPIOx.html#ga0400130c7d7bd6dbeb4f0724a3dc460a">GPIO_BASEADDR_TO_CODE</a>(port)</td></tr>
<tr class="memdesc:ga0400130c7d7bd6dbeb4f0724a3dc460a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convers a GPIO base address to GPIO Code number.  <a href="group__GPIOx.html#ga0400130c7d7bd6dbeb4f0724a3dc460a">More...</a><br /></td></tr>
<tr class="separator:ga0400130c7d7bd6dbeb4f0724a3dc460a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Peripheral Reset Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Reset RCC APB1 Reset Register </p>
</div></td></tr>
<tr class="memitem:ga8ad3456e4edd9d3a56bb24017c74a0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga8ad3456e4edd9d3a56bb24017c74a0f8">SPI1_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga8ad3456e4edd9d3a56bb24017c74a0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI1.  <a href="group__SPIx.html#ga8ad3456e4edd9d3a56bb24017c74a0f8">More...</a><br /></td></tr>
<tr class="separator:ga8ad3456e4edd9d3a56bb24017c74a0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e99a893c3d829b4976108cd7491f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga44e99a893c3d829b4976108cd7491f3e">SPI2_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga44e99a893c3d829b4976108cd7491f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI2.  <a href="group__SPIx.html#ga44e99a893c3d829b4976108cd7491f3e">More...</a><br /></td></tr>
<tr class="separator:ga44e99a893c3d829b4976108cd7491f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab7e6322f1ec13413d2587f14151ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga5ab7e6322f1ec13413d2587f14151ba8">SPI3_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga5ab7e6322f1ec13413d2587f14151ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI3.  <a href="group__SPIx.html#ga5ab7e6322f1ec13413d2587f14151ba8">More...</a><br /></td></tr>
<tr class="separator:ga5ab7e6322f1ec13413d2587f14151ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a017fd54dca0dfcc151eac5b4de42a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPIx.html#ga3a017fd54dca0dfcc151eac5b4de42a6">SPI4_REG_RESET</a>()</td></tr>
<tr class="memdesc:ga3a017fd54dca0dfcc151eac5b4de42a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SPI4.  <a href="group__SPIx.html#ga3a017fd54dca0dfcc151eac5b4de42a6">More...</a><br /></td></tr>
<tr class="separator:ga3a017fd54dca0dfcc151eac5b4de42a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2C Peripheral Reset Macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Reset RCC APB1 I2C Register </p>
</div></td></tr>
<tr class="memitem:ga2c722b8f7564ed6f471ca3a9c8a375e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga2c722b8f7564ed6f471ca3a9c8a375e4">I2C1_REG_RESET</a>()</td></tr>
<tr class="separator:ga2c722b8f7564ed6f471ca3a9c8a375e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1059963aabd5ada3aec6c337a3304685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga1059963aabd5ada3aec6c337a3304685">I2C2_REG_RESET</a>()</td></tr>
<tr class="separator:ga1059963aabd5ada3aec6c337a3304685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c31a82c4d41e30844436fba8e4b693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2Cx.html#ga22c31a82c4d41e30844436fba8e4b693">I2C3_REG_RESET</a>()</td></tr>
<tr class="separator:ga22c31a82c4d41e30844436fba8e4b693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NVIC IRQ Number Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>IRQ Numbers </p>
</div></td></tr>
<tr class="memitem:ga45aef80db4bd55ae2e509ebf53cf39d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga45aef80db4bd55ae2e509ebf53cf39d3">IRQ_NO_WWDG</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga45aef80db4bd55ae2e509ebf53cf39d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021e4da999a18b510c57c5b0c8e3ec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga021e4da999a18b510c57c5b0c8e3ec2f">IRQ_NO_PVD</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga021e4da999a18b510c57c5b0c8e3ec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7da1eaa1be310709abfc80693e5c286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gad7da1eaa1be310709abfc80693e5c286">IRQ_NO_TAMP_STAMP</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad7da1eaa1be310709abfc80693e5c286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90762a324c7735fbc4b1728f494d2dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga90762a324c7735fbc4b1728f494d2dba">IRQ_NO_RTC_WKUP</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga90762a324c7735fbc4b1728f494d2dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0517a0dfa6e8f0ca019893faf048f025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0517a0dfa6e8f0ca019893faf048f025">IRQ_NO_FLASH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0517a0dfa6e8f0ca019893faf048f025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5e6e410a64b0d6e71a69536e712b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gaaf5e6e410a64b0d6e71a69536e712b6d">IRQ_NO_RCC</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaaf5e6e410a64b0d6e71a69536e712b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafd764fa6dcf27ebb3405975fe221c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gabafd764fa6dcf27ebb3405975fe221c7">IRQ_NO_EXTI0</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabafd764fa6dcf27ebb3405975fe221c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c28288c2813252972ae24078a87db92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga3c28288c2813252972ae24078a87db92">IRQ_NO_EXTI1</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3c28288c2813252972ae24078a87db92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be57dc7d31306fe614b5a742e27545e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga5be57dc7d31306fe614b5a742e27545e">IRQ_NO_EXTI2</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5be57dc7d31306fe614b5a742e27545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2ff68388529978704dea5edd1a0a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga3e2ff68388529978704dea5edd1a0a95">IRQ_NO_EXTI3</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga3e2ff68388529978704dea5edd1a0a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e4157b684ccff94ec0f6f3ec4fec6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga12e4157b684ccff94ec0f6f3ec4fec6e">IRQ_NO_EXTI4</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga12e4157b684ccff94ec0f6f3ec4fec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9205c8d98cd3ab652f029c97bfa50596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga9205c8d98cd3ab652f029c97bfa50596">IRQ_NO_DMA1_STREAM0</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9205c8d98cd3ab652f029c97bfa50596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c043e7ab9500711c50234205283c046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0c043e7ab9500711c50234205283c046">IRQ_NO_DMA1_STREAM1</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga0c043e7ab9500711c50234205283c046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f2720650ba21c7ea394e61e966e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga84f2720650ba21c7ea394e61e966e990">IRQ_NO_DMA1_STREAM2</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga84f2720650ba21c7ea394e61e966e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb452d981ba8f178fb13c9b63a77fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gaaeb452d981ba8f178fb13c9b63a77fcb">IRQ_NO_DMA1_STREAM3</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaaeb452d981ba8f178fb13c9b63a77fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b376739881971df487c80b992e881e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga24b376739881971df487c80b992e881e">IRQ_NO_DMA1_STREAM4</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga24b376739881971df487c80b992e881e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39fff9166ddaf60cb39fefb6f4690a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga39fff9166ddaf60cb39fefb6f4690a4e">IRQ_NO_DMA1_STREAM5</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga39fff9166ddaf60cb39fefb6f4690a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522920cf3503bcb77a8cc18212d7a716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga522920cf3503bcb77a8cc18212d7a716">IRQ_NO_DMA1_STREAM6</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga522920cf3503bcb77a8cc18212d7a716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea51168792a53e117787c0ea8322629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga1ea51168792a53e117787c0ea8322629">IRQ_NO_ADC</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga1ea51168792a53e117787c0ea8322629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d5721d1c30cfa96e2be9642b25ab84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga56d5721d1c30cfa96e2be9642b25ab84">IRQ_NO_EXTI9_5</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga56d5721d1c30cfa96e2be9642b25ab84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225e3fe49fd95723641883e7d2eb51b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga225e3fe49fd95723641883e7d2eb51b6">IRQ_NO_TIM1_BRK_TIM9</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga225e3fe49fd95723641883e7d2eb51b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1418505e8d785d075c445f315ca585d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gae1418505e8d785d075c445f315ca585d">IRQ_NO_TIM1_UP_TIM10</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gae1418505e8d785d075c445f315ca585d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a417bbc3cc69f35b66d34e27f1ed07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga94a417bbc3cc69f35b66d34e27f1ed07">IRQ_NO_TIM1_TRG_COM_TIM11</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga94a417bbc3cc69f35b66d34e27f1ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf79f65aeb734450bf58893f9dbf1897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gabf79f65aeb734450bf58893f9dbf1897">IRQ_NO_TIM1_CC</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gabf79f65aeb734450bf58893f9dbf1897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3d4b6af8657bee10ff2d376128dad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0a3d4b6af8657bee10ff2d376128dad1">IRQ_NO_TIM2</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga0a3d4b6af8657bee10ff2d376128dad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac708051988853dfa2c05b189c370abb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gac708051988853dfa2c05b189c370abb0">IRQ_NO_TIM3</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gac708051988853dfa2c05b189c370abb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48779bc917f38c1377631dc25e41acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga48779bc917f38c1377631dc25e41acda">IRQ_NO_TIM4</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga48779bc917f38c1377631dc25e41acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0eb0691c39bcf171c2adc9088ba98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0e0eb0691c39bcf171c2adc9088ba98a">IRQ_NO_I2C1_EV</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga0e0eb0691c39bcf171c2adc9088ba98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a499ea124eed61ef9271ac42697301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gad9a499ea124eed61ef9271ac42697301">IRQ_NO_I2C1_ER</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gad9a499ea124eed61ef9271ac42697301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35289da24d543058ae57b0838a13832c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga35289da24d543058ae57b0838a13832c">IRQ_NO_I2C2_EV</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:ga35289da24d543058ae57b0838a13832c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bad89fc830cbf2710685e2f667de4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga9bad89fc830cbf2710685e2f667de4d0">IRQ_NO_I2C2_ER</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:ga9bad89fc830cbf2710685e2f667de4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17a38feb67a4256257e3c2cb0315406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gac17a38feb67a4256257e3c2cb0315406">IRQ_NO_SPI1</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:gac17a38feb67a4256257e3c2cb0315406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4937ee2978d9d3606d02840ed8d76e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gad4937ee2978d9d3606d02840ed8d76e7">IRQ_NO_SPI2</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:gad4937ee2978d9d3606d02840ed8d76e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc55379e599d695ac0471b3f11f86f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga9fc55379e599d695ac0471b3f11f86f0">IRQ_NO_USART1</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga9fc55379e599d695ac0471b3f11f86f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dbb01c0039785a8ae29570d7dcee52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gac7dbb01c0039785a8ae29570d7dcee52">IRQ_NO_USART2</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:gac7dbb01c0039785a8ae29570d7dcee52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c46970c262d711800e0c8ada980d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga55c46970c262d711800e0c8ada980d9f">IRQ_NO_EXTI15_10</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:ga55c46970c262d711800e0c8ada980d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828cbe11ed422d042fc45a55823bf6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga828cbe11ed422d042fc45a55823bf6c5">IRQ_NO_RTC_ALARM</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga828cbe11ed422d042fc45a55823bf6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga010da947a8f50191efc6f1d5be43b70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga010da947a8f50191efc6f1d5be43b70c">IRQ_NO_OTG_FS_WKUP</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:ga010da947a8f50191efc6f1d5be43b70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7101afb101d740c0429db0d5c386278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gaa7101afb101d740c0429db0d5c386278">IRQ_NO_DMA1_STREAM7</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:gaa7101afb101d740c0429db0d5c386278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0610117c312ae0a759eaf8e7d3e67273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0610117c312ae0a759eaf8e7d3e67273">IRQ_NO_SDIO</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga0610117c312ae0a759eaf8e7d3e67273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b7388230bd3b768db8e7741955bb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga48b7388230bd3b768db8e7741955bb8e">IRQ_NO_TIM5</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga48b7388230bd3b768db8e7741955bb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f3e1ba831d9aa2d6f04cb536fe44d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga99f3e1ba831d9aa2d6f04cb536fe44d7">IRQ_NO_SPI3</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga99f3e1ba831d9aa2d6f04cb536fe44d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b3d5f6adcd029a7fb7943d1486fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga698b3d5f6adcd029a7fb7943d1486fef">IRQ_NO_DMA2_STREAM0</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga698b3d5f6adcd029a7fb7943d1486fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345312bb61b956b85820a4494b05f1a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga345312bb61b956b85820a4494b05f1a3">IRQ_NO_DMA2_STREAM1</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga345312bb61b956b85820a4494b05f1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0b25464be24b4ee683bb3e0a9c28b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gacb0b25464be24b4ee683bb3e0a9c28b7">IRQ_NO_DMA2_STREAM2</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:gacb0b25464be24b4ee683bb3e0a9c28b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e65c5feddbea6110c49ce68c9bc3227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0e65c5feddbea6110c49ce68c9bc3227">IRQ_NO_DMA2_STREAM3</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:ga0e65c5feddbea6110c49ce68c9bc3227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09ffa13617238668de4a32f08d598f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gac09ffa13617238668de4a32f08d598f6">IRQ_NO_DMA2_STREAM4</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gac09ffa13617238668de4a32f08d598f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c90a5356cb65354778099a28b244d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga0c90a5356cb65354778099a28b244d72">IRQ_NO_OTG_FS</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga0c90a5356cb65354778099a28b244d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c3f54017b3baebc5f7f66fde910135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gaa2c3f54017b3baebc5f7f66fde910135">IRQ_NO_DMA2_STREAM5</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gaa2c3f54017b3baebc5f7f66fde910135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f810fd9dce392e63cc173cd99a0fdcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga8f810fd9dce392e63cc173cd99a0fdcc">IRQ_NO_DMA2_STREAM6</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga8f810fd9dce392e63cc173cd99a0fdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2cefb6a63ce0962c62a794cd734cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga8e2cefb6a63ce0962c62a794cd734cf4">IRQ_NO_DMA2_STREAM7</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:ga8e2cefb6a63ce0962c62a794cd734cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef04689f937f1ec1e2ccfd9ea9e99c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga7ef04689f937f1ec1e2ccfd9ea9e99c7">IRQ_NO_USART6</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:ga7ef04689f937f1ec1e2ccfd9ea9e99c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506e419347714e7f41e8d507d4c693bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga506e419347714e7f41e8d507d4c693bb">IRQ_NO_I2C3_EV</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:ga506e419347714e7f41e8d507d4c693bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292a8368c8f2383706b3a988ceaef359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga292a8368c8f2383706b3a988ceaef359">IRQ_NO_I2C3_ER</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:ga292a8368c8f2383706b3a988ceaef359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9e078c1c0c4502c493f1a6e5d67475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gabd9e078c1c0c4502c493f1a6e5d67475">IRQ_NO_FPU</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:gabd9e078c1c0c4502c493f1a6e5d67475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa2b48859edd9f802f582de5004007c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga5aa2b48859edd9f802f582de5004007c">IRQ_NO_SPI4</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:ga5aa2b48859edd9f802f582de5004007c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df47be874df281bb2d87de6067f8a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga5df47be874df281bb2d87de6067f8a32">IRQ_NO_EXTI16</a>&#160;&#160;&#160;<a class="el" href="group__NVIC.html#ga021e4da999a18b510c57c5b0c8e3ec2f">IRQ_NO_PVD</a></td></tr>
<tr class="separator:ga5df47be874df281bb2d87de6067f8a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8b1bcb5c2f62c65e3bec7cfeb661b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gade8b1bcb5c2f62c65e3bec7cfeb661b2">IRQ_NO_EXTI17</a>&#160;&#160;&#160;<a class="el" href="group__NVIC.html#ga828cbe11ed422d042fc45a55823bf6c5">IRQ_NO_RTC_ALARM</a></td></tr>
<tr class="separator:gade8b1bcb5c2f62c65e3bec7cfeb661b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadedaceed48741d21c0430c9c08fef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#gadadedaceed48741d21c0430c9c08fef2">IRQ_NO_EXTI18</a>&#160;&#160;&#160;<a class="el" href="group__NVIC.html#ga010da947a8f50191efc6f1d5be43b70c">IRQ_NO_OTG_FS_WKUP</a></td></tr>
<tr class="separator:gadadedaceed48741d21c0430c9c08fef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94663b95fb77e7fd83ba4784a3c922e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga94663b95fb77e7fd83ba4784a3c922e4">IRQ_NO_EXTI21</a>&#160;&#160;&#160;<a class="el" href="group__NVIC.html#gad7da1eaa1be310709abfc80693e5c286">IRQ_NO_TAMP_STAMP</a></td></tr>
<tr class="separator:ga94663b95fb77e7fd83ba4784a3c922e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049c2fdbb0ca60af7aac2d1477dbf321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC.html#ga049c2fdbb0ca60af7aac2d1477dbf321">IRQ_NO_EXTI22</a>&#160;&#160;&#160;<a class="el" href="group__NVIC.html#ga90762a324c7735fbc4b1728f494d2dba">IRQ_NO_RTC_WKUP</a></td></tr>
<tr class="separator:ga049c2fdbb0ca60af7aac2d1477dbf321"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a08ef1f468988ad227bb9918f704c6148"><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a></td></tr>
<tr class="separator:a08ef1f468988ad227bb9918f704c6148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28353638ba492081e56d595a769de2ac"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE_8h.html#a28353638ba492081e56d595a769de2ac">typedef_I2S_t</a></td></tr>
<tr class="separator:a28353638ba492081e56d595a769de2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>Jose Augusto Amador Demeneghi </dd></dl>
<dl class="section version"><dt>Version</dt><dd>0.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2021-07-24</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>Copyright (c) 2021 </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5181eb756a197a06d1c4ed1f40a065bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5181eb756a197a06d1c4ed1f40a065bc">&#9670;&nbsp;</a></span>__weak</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __weak&#160;&#160;&#160;__attribute__((weak))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9189e770cd9b63dadd36683eb9843cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9189e770cd9b63dadd36683eb9843cac">&#9670;&nbsp;</a></span>EXTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI&#160;&#160;&#160;((<a class="el" href="structtypedef__EXTI__t.html">typedef_EXTI_t</a> *)<a class="el" href="group__APB2.html#ga9ce143f4fc043361dc774d877c672f0d">EXTI_BASEADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a08ef1f468988ad227bb9918f704c6148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ef1f468988ad227bb9918f704c6148">&#9670;&nbsp;</a></span>Register</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28353638ba492081e56d595a769de2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28353638ba492081e56d595a769de2ac">&#9670;&nbsp;</a></span>typedef_I2S_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="structtypedef__SPI__t.html">typedef_SPI_t</a> <a class="el" href="structtypedef__I2S__t.html">typedef_I2S_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
