digraph test {
    "Input,8,a" [style=filled, color=yellow];
    "Input,1,add_en" [style=filled, color=yellow];
    "Input,8,b" [style=filled, color=yellow];
    "Input,1,mul_en" [style=filled, color=yellow];
    "Input,1,rst_n" [style=filled, color=yellow];
    "Input,1,start" [style=filled, color=yellow];
    "Output,8,count" [style=filled, color=green];
    "Output,1,done" [style=filled, color=green];
    "Output,16,result" [style=filled, color=green];
    "Wire,16,_00_" [style=filled, color=orange];
    "Wire,8,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,8,_04_" [style=filled, color=orange];
    "Wire,16,_05_" [style=filled, color=orange];
    "Wire,16,_06_" [style=filled, color=orange];
    "Wire,2,_07_" [style=filled, color=orange];
    "Wire,2,_08_" [style=filled, color=orange];
    "Wire,2,_09_" [style=filled, color=orange];
    "Wire,2,_10_" [style=filled, color=orange];
    "Wire,32,_11_" [style=filled, color=orange];
    "Wire,16,_12_" [style=filled, color=orange];
    "Wire,16,_13_" [style=filled, color=orange];
    "Wire,1,_14_" [style=filled, color=orange];
    "Wire,1,_15_" [style=filled, color=orange];
    "Wire,1,_16_" [style=filled, color=orange];
    "Wire,1,_17_" [style=filled, color=orange];
    "Wire,16,_18_" [style=filled, color=orange];
    "Wire,1,_19_" [style=filled, color=orange];
    "Wire,1,_20_" [style=filled, color=orange];
    "Wire,16,_21_" [style=filled, color=orange];
    "Wire,16,_22_" [style=filled, color=orange];
    "Wire,2,_23_" [style=filled, color=orange];
    "Wire,1,_24_" [style=filled, color=orange];
    "Wire,2,_25_" [style=filled, color=orange];
    "Wire,1,_26_" [style=filled, color=orange];
    "Wire,2,_27_" [style=filled, color=orange];
    "Wire,1,_28_" [style=filled, color=orange];
    "Wire,1,_29_" [style=filled, color=orange];
    "Wire,1,_30_" [style=filled, color=orange];
    "Wire,1,_31_" [style=filled, color=orange];
    "Wire,1,_32_" [style=filled, color=orange];
    "Reg,16,add_result" [style=filled, color=orange];
    "Reg,1,done_reg" [style=filled, color=orange];
    "Reg,8,internal_count" [style=filled, color=orange];
    "Reg,16,mul_result" [style=filled, color=orange];
    "Wire,2,next_state" [style=filled, color=orange];
    "Reg,2,state" [style=filled, color=orange];
    "Add,Null,Add_1" [style=filled, color=pink];
    "Const,32,Constant_32'D1" [style=filled, color=grey];
    "Add,Null,Add_2" [style=filled, color=pink];
    "Mul,Null,Mul_1" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Const,8,Constant_8'H0" [style=filled, color=grey];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Case,Null,Case_1" [style=filled, color=pink];
    "Const,Null,Constant_0" [style=filled, color=grey];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,2,Constant_2'H3" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Const,2,Constant_2'H2" [style=filled, color=grey];
    "Eq,Null,Eq_3" [style=filled, color=pink];
    "Const,2,Constant_2'H1" [style=filled, color=grey];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Case,Null,Case_2" [style=filled, color=pink];
    "Eq,Null,Eq_4" [style=filled, color=pink];
    "Eq,Null,Eq_5" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Const,16,Constant_16'H0" [style=filled, color=grey];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Cond,Null,Cond_8" [style=filled, color=pink];
    "Cond,Null,Cond_9" [style=filled, color=pink];
    "Cond,Null,Cond_10" [style=filled, color=pink];
    "Const,2,Constant_2'Hx" [style=filled, color=grey];
    "Eq,Null,Eq_6" [style=filled, color=pink];
    "Cond,Null,Cond_11" [style=filled, color=pink];
    "Cond,Null,Cond_12" [style=filled, color=pink];
    "Eq,Null,Eq_7" [style=filled, color=pink];
    "Cond,Null,Cond_13" [style=filled, color=pink];
    "Const,2,Constant_2'H0" [style=filled, color=grey];
    "Cond,Null,Cond_14" [style=filled, color=pink];
    "LNot,Null,LNot_1" [style=filled, color=pink];
    "Case,Null,Case_3" [style=filled, color=pink];
    "Const,Null,Constant_7" [style=filled, color=grey];
    "Eq,Null,Eq_8" [style=filled, color=pink];
    "Eq,Null,Eq_9" [style=filled, color=pink];
    "Eq,Null,Eq_10" [style=filled, color=pink];
    "LNot,Null,LNot_2" [style=filled, color=pink];
    "Cond,Null,Cond_15" [style=filled, color=pink];
    "Cond,Null,Cond_16" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_0" [style=filled, color=pink];
    "Input,8,a" -> "Add,Null,Add_2" [label="1"];
    "Input,8,a" -> "Mul,Null,Mul_1" [label="1"];
    "Input,1,add_en" -> "Cond,Null,Cond_7" [label="1"];
    "Input,1,add_en" -> "Cond,Null,Cond_11" [label="1"];
    "Input,8,b" -> "Add,Null,Add_2" [label="2"];
    "Input,8,b" -> "Mul,Null,Mul_1" [label="2"];
    "Input,1,mul_en" -> "Cond,Null,Cond_5" [label="1"];
    "Input,1,mul_en" -> "Cond,Null,Cond_9" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_1" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_2" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_3" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_4" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_8" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_15" [label="1"];
    "Input,1,rst_n" -> "Cond,Null,Cond_16" [label="1"];
    "Input,1,start" -> "Cond,Null,Cond_13" [label="1"];
    "Output,16,result" -> "Case,Null,Case_2" [label="8"];
    "Wire,16,_00_" -> "Reg,16,add_result" [label="1"];
    "Wire,8,_01_" -> "Output,8,count" [label="1"];
    "Wire,1,_02_" -> "Output,1,done" [label="1"];
    "Wire,1,_03_" -> "Reg,1,done_reg" [label="1"];
    "Wire,8,_04_" -> "Reg,8,internal_count" [label="1"];
    "Wire,16,_05_" -> "Reg,16,mul_result" [label="1"];
    "Wire,16,_06_" -> "Output,16,result" [label="1"];
    "Wire,2,_07_" -> "Reg,2,state" [label="1"];
    "Wire,2,_08_" -> "Case,Null,Case_3" [label="2"];
    "Wire,2,_09_" -> "Case,Null,Case_3" [label="4"];
    "Wire,2,_10_" -> "Case,Null,Case_3" [label="6"];
    "Wire,32,_11_" -> "PartSelect,Null,PartSelect_0" [label="1"];
    "Wire,16,_12_" -> "Cond,Null,Cond_7" [label="2"];
    "Wire,16,_13_" -> "Cond,Null,Cond_5" [label="2"];
    "Wire,1,_14_" -> "Cond,Null,Cond_3" [label="2"];
    "Wire,1,_15_" -> "Case,Null,Case_1" [label="5"];
    "Wire,1,_16_" -> "Case,Null,Case_1" [label="3"];
    "Wire,1,_17_" -> "Case,Null,Case_1" [label="1"];
    "Wire,16,_18_" -> "Cond,Null,Cond_4" [label="2"];
    "Wire,1,_19_" -> "Case,Null,Case_2" [label="3"];
    "Wire,1,_20_" -> "Case,Null,Case_2" [label="1"];
    "Wire,16,_21_" -> "Cond,Null,Cond_6" [label="2"];
    "Wire,16,_22_" -> "Cond,Null,Cond_8" [label="2"];
    "Wire,2,_23_" -> "Cond,Null,Cond_10" [label="2"];
    "Wire,1,_24_" -> "Cond,Null,Cond_10" [label="1"];
    "Wire,2,_25_" -> "Cond,Null,Cond_12" [label="2"];
    "Wire,1,_26_" -> "Cond,Null,Cond_12" [label="1"];
    "Wire,2,_27_" -> "Cond,Null,Cond_14" [label="2"];
    "Wire,1,_28_" -> "Cond,Null,Cond_14" [label="1"];
    "Wire,1,_29_" -> "Case,Null,Case_3" [label="7"];
    "Wire,1,_30_" -> "Case,Null,Case_3" [label="5"];
    "Wire,1,_31_" -> "Case,Null,Case_3" [label="3"];
    "Wire,1,_32_" -> "Case,Null,Case_3" [label="1"];
    "Reg,16,add_result" -> "Cond,Null,Cond_7" [label="3"];
    "Reg,16,add_result" -> "Case,Null,Case_2" [label="2"];
    "Reg,1,done_reg" -> "Cond,Null,Cond_2" [label="2"];
    "Reg,1,done_reg" -> "Case,Null,Case_1" [label="2"];
    "Reg,1,done_reg" -> "Case,Null,Case_1" [label="4"];
    "Reg,8,internal_count" -> "Add,Null,Add_1" [label="1"];
    "Reg,8,internal_count" -> "Cond,Null,Cond_1" [label="2"];
    "Reg,16,mul_result" -> "Cond,Null,Cond_5" [label="3"];
    "Reg,16,mul_result" -> "Case,Null,Case_2" [label="4"];
    "Wire,2,next_state" -> "Cond,Null,Cond_15" [label="2"];
    "Reg,2,state" -> "Eq,Null,Eq_1" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_2" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_3" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_4" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_5" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_6" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_7" [label="1"];
    "Reg,2,state" -> "LNot,Null,LNot_1" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_8" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_9" [label="1"];
    "Reg,2,state" -> "Eq,Null,Eq_10" [label="1"];
    "Reg,2,state" -> "LNot,Null,LNot_2" [label="1"];
    "Add,Null,Add_1" -> "Wire,32,_11_" [label="1"];
    "Const,32,Constant_32'D1" -> "Add,Null,Add_1" [label="2"];
    "Add,Null,Add_2" -> "Wire,16,_12_" [label="1"];
    "Mul,Null,Mul_1" -> "Wire,16,_13_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,8,_01_" [label="1"];
    "Const,8,Constant_8'H0" -> "Cond,Null,Cond_1" [label="3"];
    "Const,8,Constant_8'H0" -> "Cond,Null,Cond_16" [label="3"];
    "Cond,Null,Cond_2" -> "Wire,1,_02_" [label="1"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_2" [label="3"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_3" [label="3"];
    "Const,1,Constant_1'H0" -> "Case,Null,Case_1" [label="10"];
    "Case,Null,Case_1" -> "Wire,1,_14_" [label="1"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_0" [label="3"];
    "Const,1,Constant_1'H1" -> "Case,Null,Case_1" [label="6"];
    "Eq,Null,Eq_1" -> "Wire,1,_15_" [label="1"];
    "Const,2,Constant_2'H3" -> "Eq,Null,Eq_1" [label="2"];
    "Const,2,Constant_2'H3" -> "Cond,Null,Cond_9" [label="2"];
    "Const,2,Constant_2'H3" -> "Eq,Null,Eq_8" [label="2"];
    "Eq,Null,Eq_2" -> "Wire,1,_16_" [label="1"];
    "Const,2,Constant_2'H2" -> "Eq,Null,Eq_2" [label="2"];
    "Const,2,Constant_2'H2" -> "Eq,Null,Eq_4" [label="2"];
    "Const,2,Constant_2'H2" -> "Cond,Null,Cond_9" [label="3"];
    "Const,2,Constant_2'H2" -> "Eq,Null,Eq_6" [label="2"];
    "Const,2,Constant_2'H2" -> "Cond,Null,Cond_11" [label="2"];
    "Const,2,Constant_2'H2" -> "Eq,Null,Eq_9" [label="2"];
    "Eq,Null,Eq_3" -> "Wire,1,_17_" [label="1"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_3" [label="2"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_5" [label="2"];
    "Const,2,Constant_2'H1" -> "Cond,Null,Cond_11" [label="3"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_7" [label="2"];
    "Const,2,Constant_2'H1" -> "Cond,Null,Cond_13" [label="2"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_10" [label="2"];
    "Cond,Null,Cond_3" -> "Wire,1,_03_" [label="1"];
    "Case,Null,Case_2" -> "Wire,16,_18_" [label="1"];
    "Eq,Null,Eq_4" -> "Wire,1,_19_" [label="1"];
    "Eq,Null,Eq_5" -> "Wire,1,_20_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,16,_06_" [label="1"];
    "Const,16,Constant_16'H0" -> "Cond,Null,Cond_4" [label="3"];
    "Const,16,Constant_16'H0" -> "Cond,Null,Cond_6" [label="3"];
    "Const,16,Constant_16'H0" -> "Cond,Null,Cond_8" [label="3"];
    "Cond,Null,Cond_5" -> "Wire,16,_21_" [label="1"];
    "Cond,Null,Cond_6" -> "Wire,16,_05_" [label="1"];
    "Cond,Null,Cond_7" -> "Wire,16,_22_" [label="1"];
    "Cond,Null,Cond_8" -> "Wire,16,_00_" [label="1"];
    "Cond,Null,Cond_9" -> "Wire,2,_23_" [label="1"];
    "Cond,Null,Cond_10" -> "Wire,2,_10_" [label="1"];
    "Const,2,Constant_2'Hx" -> "Cond,Null,Cond_10" [label="3"];
    "Const,2,Constant_2'Hx" -> "Cond,Null,Cond_12" [label="3"];
    "Const,2,Constant_2'Hx" -> "Cond,Null,Cond_14" [label="3"];
    "Const,2,Constant_2'Hx" -> "Case,Null,Case_3" [label="12"];
    "Eq,Null,Eq_6" -> "Wire,1,_24_" [label="1"];
    "Cond,Null,Cond_11" -> "Wire,2,_25_" [label="1"];
    "Cond,Null,Cond_12" -> "Wire,2,_09_" [label="1"];
    "Eq,Null,Eq_7" -> "Wire,1,_26_" [label="1"];
    "Cond,Null,Cond_13" -> "Wire,2,_27_" [label="1"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_13" [label="3"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_15" [label="3"];
    "Const,2,Constant_2'H0" -> "Case,Null,Case_3" [label="8"];
    "Cond,Null,Cond_14" -> "Wire,2,_08_" [label="1"];
    "LNot,Null,LNot_1" -> "Wire,1,_28_" [label="1"];
    "Case,Null,Case_3" -> "Wire,2,next_state" [label="1"];
    "Const,Null,Constant_7" -> "PartSelect,Null,PartSelect_0" [label="2"];
    "Eq,Null,Eq_8" -> "Wire,1,_29_" [label="1"];
    "Eq,Null,Eq_9" -> "Wire,1,_30_" [label="1"];
    "Eq,Null,Eq_10" -> "Wire,1,_31_" [label="1"];
    "LNot,Null,LNot_2" -> "Wire,1,_32_" [label="1"];
    "Cond,Null,Cond_15" -> "Wire,2,_07_" [label="1"];
    "Cond,Null,Cond_16" -> "Wire,8,_04_" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Cond,Null,Cond_16" [label="2"];
}
