<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * Copyright 2016 NXP</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * All rights reserved.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> * IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * THE POSSIBILITY OF SUCH DAMAGE.</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> */</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="pp">#if</span> <a id="19c5" class="tk">!</a><a id="19c6" class="tk">defined</a> (<a id="19c15" class="tk">CLOCK_S32K1xx_H</a>)</td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="pp">#define</span> <a id="20c9" class="tk">CLOCK_S32K1xx_H</a></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct"> * @file clock_S32K1xx.h</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct"> *</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct"> * @page misra_violations MISRA-C:2012 violations</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct"> *</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 2.3, A project should not contain unused type declarations.</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct"> * The types are defined here to be used by other drivers or application.</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct"> *</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced.</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct"> * This is required to implement enumeration entries as macro.</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct"> * Enumeration entries (macros) are referenced from application code.</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct"> */</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="pp">#include "device_registers.h"</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="pp">#include "status.h"</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="pp">#include &lt;stdint.h&gt;</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="pp">#include &lt;stdbool.h&gt;</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct"> * @ingroup clock_manager</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct"> * @defgroup clock_manager_s32k1xx</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct"> * @{</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct"> */</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct"> * Definitions</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct">/*! @brief Peripheral features list</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="ct"> *         Constant array storing the mappings between clock names of the peripherals and feature lists.</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="ct"> */</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="kw">extern</span> <span class="kw">const</span> <a id="56c14" class="tk">uint8_t</a> <a id="56c22" class="tk">peripheralFeaturesList</a>[<a id="56c45" class="tk">CLOCK_NAME_COUNT</a>];</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct">/*! @brief TClk clock frequency. */</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="pp">#define</span> <a id="60c9" class="tk">NUMBER_OF_TCLK_INPUTS</a> 3U</td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="kw">extern</span> <a id="61c8" class="tk">uint32_t</a> <a id="61c17" class="tk">g_TClkFreq</a>[<a id="61c28" class="tk">NUMBER_OF_TCLK_INPUTS</a>];      <span class="ct">/*!&lt; TCLKx clocks */</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="ct">/*! @brief EXTAL0 clock frequency. */</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="kw">extern</span> <a id="64c8" class="tk">uint32_t</a> <a id="64c17" class="tk">g_xtal0ClkFreq</a>;</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">/*! @brief RTC_CLKIN clock frequency. */</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="kw">extern</span> <a id="67c8" class="tk">uint32_t</a> <a id="67c17" class="tk">g_RtcClkInFreq</a>;</td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct">/*! @brief The maximum number of system clock dividers and system clock divider indexes. */</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="pp">#define</span> <a id="70c9" class="tk">SYS_CLK_MAX_NO</a>    3U</td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="pp">#define</span> <a id="71c9" class="tk">CORE_CLK_INDEX</a>    0U</td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="pp">#define</span> <a id="72c9" class="tk">BUS_CLK_INDEX</a>     1U</td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="pp">#define</span> <a id="73c9" class="tk">SLOW_CLK_INDEX</a>    2U</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct"> * @brief SIM CLK32KSEL clock source select</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct"> * Implements sim_rtc_clk_sel_src_t_Class</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="ct"> */</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="br">{</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>    <a id="81c5" class="tk">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a>   = 0x0U,           <span class="ct">/*!&lt; SOSCDIV1 clock          */</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>    <a id="82c5" class="tk">SIM_RTCCLK_SEL_LPO_32K</a>        = 0x1U,           <span class="ct">/*!&lt; 32 kHz LPO clock        */</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td>    <a id="83c5" class="tk">SIM_RTCCLK_SEL_RTC_CLKIN</a>      = 0x2U,           <span class="ct">/*!&lt; RTC_CLKIN clock         */</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td>    <a id="84c5" class="tk">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a>   = 0x3U,           <span class="ct">/*!&lt; FIRCDIV1 clock          */</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="br">}</span> <a id="85c3" class="tk">sim_rtc_clk_sel_src_t</a>;</td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct"> * @brief SIM LPOCLKSEL clock source select</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct"> * Implements sim_lpoclk_sel_src_t_Class</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct"> */</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="br">{</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>    <a id="93c5" class="tk">SIM_LPO_CLK_SEL_LPO_128K</a>    = 0x0,           <span class="ct">/*!&lt; 128 kHz LPO clock */</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>    <a id="94c5" class="tk">SIM_LPO_CLK_SEL_NO_CLOCK</a>    = 0x1,           <span class="ct">/*!&lt; No clock */</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>    <a id="95c5" class="tk">SIM_LPO_CLK_SEL_LPO_32K</a>     = 0x2,           <span class="ct">/*!&lt; 32 kHz LPO clock which is divided by the 128 kHz LPO clock */</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>    <a id="96c5" class="tk">SIM_LPO_CLK_SEL_LPO_1K</a>      = 0x3,           <span class="ct">/*!&lt; 1 kHz LPO clock which is divided by the 128 kHz LPO clock */</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="br">}</span> <a id="97c3" class="tk">sim_lpoclk_sel_src_t</a>;</td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="ct"> * @brief SIM CLKOUT select</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="ct"> * Implements sim_clkout_src_t_Class</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="ct"> */</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="br">{</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>    <a id="105c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a>     = 0U,     <span class="ct">/*!&lt; SCG CLKOUT                                   */</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>    <a id="106c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a>  = 2U,     <span class="ct">/*!&lt; SOSC DIV2 CLK                                */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>    <a id="107c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a>  = 4U,     <span class="ct">/*!&lt; SIRC DIV2 CLK                                */</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>    <a id="108c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a>  = 6U,     <span class="ct">/*!&lt; FIRC DIV2 CLK                                */</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td>    <a id="109c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_HCLK</a>           = 7U,     <span class="ct">/*!&lt; HCLK                                         */</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>    <a id="110c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a>  = 8U,     <span class="ct">/*!&lt; SPLL DIV2 CLK                                */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td>    <a id="111c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a>        = 9U,     <span class="ct">/*!&lt; BUS_CLK                                      */</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>    <a id="112c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a>   = 10U,    <span class="ct">/*!&lt; LPO_CLK 128 Khz                              */</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td>    <a id="113c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a>        = 12U,    <span class="ct">/*!&lt; LPO_CLK as selected by SIM LPO CLK Select    */</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>    <a id="114c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a>        = 14U,    <span class="ct">/*!&lt; RTC CLK as selected by SIM CLK 32 KHz Select */</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="pp">#if</span> <a id="116c5" class="tk">defined</a> (<a id="116c14" class="tk">QuadSPI_INSTANCE_COUNT</a>)</td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>    <a id="117c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_SFIF_CLK_HYP</a>   = 5U,     <span class="ct">/*!&lt; SFIF_CLK_HYP                                 */</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>    <a id="118c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_IPG_CLK</a>        = 11U,    <span class="ct">/*!&lt; IPG_CLK                                      */</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td>    <a id="119c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_SFIF</a>   = 13U,    <span class="ct">/*!&lt; IPG_CLK_SFIF                                 */</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td>    <a id="120c5" class="tk">SIM_CLKOUT_SEL_SYSTEM_IPG_CLK_2XSFIF</a> = 15U     <span class="ct">/*!&lt; IP_CLK_2XSFIF                                */</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="br">}</span> <a id="122c3" class="tk">sim_clkout_src_t</a>;</td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct"> * @brief SIM CLKOUT divider</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct"> * Implements sim_clkout_div_t_Class</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct"> */</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="br">{</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td>    <a id="130c5" class="tk">SIM_CLKOUT_DIV_BY_1</a> = 0x0U,        <span class="ct">/*!&lt; Divided by 1 */</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td>    <a id="131c5" class="tk">SIM_CLKOUT_DIV_BY_2</a> = 0x1U,        <span class="ct">/*!&lt; Divided by 2 */</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td>    <a id="132c5" class="tk">SIM_CLKOUT_DIV_BY_3</a> = 0x2U,        <span class="ct">/*!&lt; Divided by 3 */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>    <a id="133c5" class="tk">SIM_CLKOUT_DIV_BY_4</a> = 0x3U,        <span class="ct">/*!&lt; Divided by 4 */</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td>    <a id="134c5" class="tk">SIM_CLKOUT_DIV_BY_5</a> = 0x4U,        <span class="ct">/*!&lt; Divided by 5 */</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>    <a id="135c5" class="tk">SIM_CLKOUT_DIV_BY_6</a> = 0x5U,        <span class="ct">/*!&lt; Divided by 6 */</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>    <a id="136c5" class="tk">SIM_CLKOUT_DIV_BY_7</a> = 0x6U,        <span class="ct">/*!&lt; Divided by 7 */</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>    <a id="137c5" class="tk">SIM_CLKOUT_DIV_BY_8</a> = 0x7U,        <span class="ct">/*!&lt; Divided by 8 */</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="br">}</span> <a id="138c3" class="tk">sim_clkout_div_t</a>;</td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct"> * @brief SIM ClockOut configuration.</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct"> * Implements sim_clock_out_config_t_Class</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct"> */</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="br">{</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td>    <span class="kw">bool</span>              <a id="147c23" class="tk">initialize</a>;     <span class="ct">/*!&lt; Initialize or not the ClockOut clock.  */</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>    <span class="kw">bool</span>              <a id="148c23" class="tk">enable</a>;         <span class="ct">/*!&lt; SIM ClockOut enable.                   */</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>    <a id="149c5" class="tk">sim_clkout_src_t</a>  <a id="149c23" class="tk">source</a>;         <span class="ct">/*!&lt; SIM ClockOut source select.            */</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>    <a id="150c5" class="tk">sim_clkout_div_t</a>  <a id="150c23" class="tk">divider</a>;        <span class="ct">/*!&lt; SIM ClockOut divide ratio.             */</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="br">}</span> <a id="151c3" class="tk">sim_clock_out_config_t</a>;</td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td><span class="ct"> * @brief SIM LPO Clocks configuration.</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="ct"> * Implements sim_lpo_clock_config_t_Class</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><span class="ct"> */</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="br">{</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>    <span class="kw">bool</span>                  <a id="160c27" class="tk">initialize</a>;       <span class="ct">/*!&lt; Initialize or not the LPO clock.     */</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>    <a id="161c5" class="tk">sim_rtc_clk_sel_src_t</a> <a id="161c27" class="tk">sourceRtcClk</a>;     <span class="ct">/*!&lt; RTC_CLK source select.               */</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>    <a id="162c5" class="tk">sim_lpoclk_sel_src_t</a>  <a id="162c27" class="tk">sourceLpoClk</a>;     <span class="ct">/*!&lt; LPO clock source select.             */</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>    <span class="kw">bool</span>                  <a id="163c27" class="tk">enableLpo32k</a>;     <span class="ct">/*!&lt; MSCM Clock Gating Control enable.    */</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>    <span class="kw">bool</span>                  <a id="164c27" class="tk">enableLpo1k</a>;      <span class="ct">/*!&lt; MSCM Clock Gating Control enable.    */</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="br">}</span> <a id="165c3" class="tk">sim_lpo_clock_config_t</a>;</td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="ct"> * @brief SIM  Platform Gate Clock configuration.</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct"> * Implements sim_tclk_config_t_Class</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct"> */</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="br">{</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td>    <span class="kw">bool</span>      <a id="173c15" class="tk">initialize</a>;                         <span class="ct">/*!&lt; Initialize or not the Trace clock.  */</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>    <a id="174c5" class="tk">uint32_t</a>  <a id="174c15" class="tk">tclkFreq</a>[<a id="174c24" class="tk">NUMBER_OF_TCLK_INPUTS</a>];    <span class="ct">/*!&lt; TCLKx frequency.                    */</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="br">}</span> <a id="175c3" class="tk">sim_tclk_config_t</a>;</td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct"> * @brief SIM  Platform Gate Clock configuration.</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct"> * Implements sim_plat_gate_config_t_Class</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct"> */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="br">{</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>    <span class="kw">bool</span> <a id="183c10" class="tk">initialize</a>;     <span class="ct">/*!&lt; Initialize or not the Trace clock.  */</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>    <span class="kw">bool</span> <a id="184c10" class="tk">enableMscm</a>;     <span class="ct">/*!&lt; MSCM Clock Gating Control enable.   */</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>    <span class="kw">bool</span> <a id="185c10" class="tk">enableMpu</a>;      <span class="ct">/*!&lt; MPU Clock Gating Control enable.    */</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>    <span class="kw">bool</span> <a id="186c10" class="tk">enableDma</a>;      <span class="ct">/*!&lt; DMA Clock Gating Control enable.    */</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>    <span class="kw">bool</span> <a id="187c10" class="tk">enableErm</a>;      <span class="ct">/*!&lt; ERM Clock Gating Control enable.    */</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>    <span class="kw">bool</span> <a id="188c10" class="tk">enableEim</a>;      <span class="ct">/*!&lt; EIM Clock Gating Control enable.    */</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="br">}</span> <a id="189c3" class="tk">sim_plat_gate_config_t</a>;</td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct"> * @brief SIM QSPI reference clock gating.</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="ct"> * Implements sim_qspi_ref_clk_gating_t_Class</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><span class="ct"> */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><span class="br">{</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>    <span class="kw">bool</span> <a id="197c10" class="tk">enableQspiRefClk</a>;      <span class="ct">/*!&lt; qspi internal reference clock gating control enable.          */</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><span class="br">}</span> <a id="198c3" class="tk">sim_qspi_ref_clk_gating_t</a>;</td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td><span class="ct"> * @brief Debug trace clock source select</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td><span class="ct"> * Implements clock_trace_src_t_Class</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td><span class="ct"> */</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><span class="br">{</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>    <a id="207c5" class="tk">CLOCK_TRACE_SRC_CORE_CLK</a>            = 0x0          <span class="ct">/*!&lt; core clock     */</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td><span class="br">}</span> <a id="208c3" class="tk">clock_trace_src_t</a>;</td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="ct"> * @brief SIM Debug Trace clock configuration.</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="ct"> * Implements sim_trace_clock_config_t_Class</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><span class="ct"> */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="br">{</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>    <span class="kw">bool</span>               <a id="217c24" class="tk">initialize</a>;    <span class="ct">/*!&lt; Initialize or not the Trace clock.  */</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>    <span class="kw">bool</span>               <a id="218c24" class="tk">divEnable</a>;     <span class="ct">/*!&lt; Trace clock divider enable.         */</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>    <a id="219c5" class="tk">clock_trace_src_t</a>  <a id="219c24" class="tk">source</a>;        <span class="ct">/*!&lt; Trace clock select.                 */</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>    <a id="220c5" class="tk">uint8_t</a>            <a id="220c24" class="tk">divider</a>;       <span class="ct">/*!&lt; Trace clock divider divisor.        */</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>    <span class="kw">bool</span>               <a id="221c24" class="tk">divFraction</a>;   <span class="ct">/*!&lt; Trace clock divider fraction.       */</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td><span class="br">}</span> <a id="222c3" class="tk">sim_trace_clock_config_t</a>;</td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="ct"> * @brief SIM configure structure.</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><span class="ct"> * Implements sim_clock_config_t_Class</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct"> */</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><span class="br">{</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>    <a id="230c5" class="tk">sim_clock_out_config_t</a>    <a id="230c31" class="tk">clockOutConfig</a>;                 <span class="ct">/*!&lt; Clock Out configuration.           */</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>    <a id="231c5" class="tk">sim_lpo_clock_config_t</a>    <a id="231c31" class="tk">lpoClockConfig</a>;                 <span class="ct">/*!&lt; Low Power Clock configuration.     */</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>    <a id="232c5" class="tk">sim_tclk_config_t</a>         <a id="232c31" class="tk">tclkConfig</a>;                     <span class="ct">/*!&lt; Platform Gate Clock configuration. */</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <a id="233c5" class="tk">sim_plat_gate_config_t</a>    <a id="233c31" class="tk">platGateConfig</a>;                 <span class="ct">/*!&lt; Platform Gate Clock configuration. */</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>    <a id="234c5" class="tk">sim_trace_clock_config_t</a>  <a id="234c31" class="tk">traceClockConfig</a>;               <span class="ct">/*!&lt; Trace clock configuration.         */</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>    <a id="235c5" class="tk">sim_qspi_ref_clk_gating_t</a> <a id="235c31" class="tk">qspiRefClkGating</a>;               <span class="ct">/*!&lt; Qspi Reference Clock Gating.       */</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><span class="br">}</span> <a id="236c3" class="tk">sim_clock_config_t</a>;</td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><span class="ct"> * @brief SCG system clock source.</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="ct"> * Implements scg_system_clock_src_t_Class</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="ct"> */</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="br">{</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>    <a id="245c5" class="tk">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a>  = 1U,       <span class="ct">/*!&lt; System OSC. */</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>    <a id="246c5" class="tk">SCG_SYSTEM_CLOCK_SRC_SIRC</a>     = 2U,       <span class="ct">/*!&lt; Slow IRC.   */</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>    <a id="247c5" class="tk">SCG_SYSTEM_CLOCK_SRC_FIRC</a>     = 3U,       <span class="ct">/*!&lt; Fast IRC.   */</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="pp">#if</span> <a id="248c5" class="tk">FEATURE_HAS_SPLL_CLK</a></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>    <a id="249c5" class="tk">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a>  = 6U,       <span class="ct">/*!&lt; System PLL. */</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="pp">#endif</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>    <a id="251c5" class="tk">SCG_SYSTEM_CLOCK_SRC_NONE</a>     = 255U      <span class="ct">/*!&lt; MAX value.  */</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="br">}</span> <a id="252c3" class="tk">scg_system_clock_src_t</a>;</td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="ct"> * @brief SCG system clock divider value.</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="ct"> * Implements scg_system_clock_div_t_Class</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="ct"> */</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="br">{</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>    <a id="260c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_1</a>   = 0U,     <span class="ct">/*!&lt; Divided by 1. */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>    <a id="261c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_2</a>   = 1U,     <span class="ct">/*!&lt; Divided by 2. */</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>    <a id="262c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_3</a>   = 2U,     <span class="ct">/*!&lt; Divided by 3. */</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    <a id="263c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_4</a>   = 3U,     <span class="ct">/*!&lt; Divided by 4. */</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>    <a id="264c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_5</a>   = 4U,     <span class="ct">/*!&lt; Divided by 5. */</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>    <a id="265c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_6</a>   = 5U,     <span class="ct">/*!&lt; Divided by 6. */</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>    <a id="266c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_7</a>   = 6U,     <span class="ct">/*!&lt; Divided by 7. */</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>    <a id="267c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_8</a>   = 7U,     <span class="ct">/*!&lt; Divided by 8. */</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>    <a id="268c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_9</a>   = 8U,     <span class="ct">/*!&lt; Divided by 9. */</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>    <a id="269c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_10</a>  = 9U,     <span class="ct">/*!&lt; Divided by 10. */</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>    <a id="270c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_11</a>  = 10U,    <span class="ct">/*!&lt; Divided by 11. */</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>    <a id="271c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_12</a>  = 11U,    <span class="ct">/*!&lt; Divided by 12. */</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>    <a id="272c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_13</a>  = 12U,    <span class="ct">/*!&lt; Divided by 13. */</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>    <a id="273c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_14</a>  = 13U,    <span class="ct">/*!&lt; Divided by 14. */</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>    <a id="274c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_15</a>  = 14U,    <span class="ct">/*!&lt; Divided by 15. */</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>    <a id="275c5" class="tk">SCG_SYSTEM_CLOCK_DIV_BY_16</a>  = 15U,    <span class="ct">/*!&lt; Divided by 16. */</span></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="br">}</span> <a id="276c3" class="tk">scg_system_clock_div_t</a>;</td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="ct"> * @brief SCG system clock configuration.</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td><span class="ct"> * Implements scg_system_clock_config_t_Class</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td><span class="ct"> */</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="br">{</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>    <a id="284c5" class="tk">scg_system_clock_div_t</a> <a id="284c28" class="tk">divSlow</a>;  <span class="ct">/*!&lt; Slow clock divider.      */</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>    <a id="285c5" class="tk">scg_system_clock_div_t</a> <a id="285c28" class="tk">divBus</a>;   <span class="ct">/*!&lt; BUS clock divider.       */</span></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>    <a id="286c5" class="tk">scg_system_clock_div_t</a> <a id="286c28" class="tk">divCore</a>;  <span class="ct">/*!&lt; Core clock divider.      */</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td>    <a id="287c5" class="tk">scg_system_clock_src_t</a> <a id="287c28" class="tk">src</a>;      <span class="ct">/*!&lt; System clock source.     */</span></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td><span class="br">}</span> <a id="288c3" class="tk">scg_system_clock_config_t</a>;</td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td><span class="ct"> * @name SCG Clockout.</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="ct"> * @{</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="ct"> */</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td><span class="ct"> * @brief SCG ClockOut type.</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><span class="ct"> * Implements scg_clockout_src_t_Class</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="ct"> */</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="br">{</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td>    <a id="301c5" class="tk">SCG_CLOCKOUT_SRC_SCG_SLOW</a> = 0U,   <span class="ct">/*!&lt; SCG SLOW.   */</span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>    <a id="302c5" class="tk">SCG_CLOCKOUT_SRC_SOSC</a>     = 1U,   <span class="ct">/*!&lt; System OSC. */</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>    <a id="303c5" class="tk">SCG_CLOCKOUT_SRC_SIRC</a>     = 2U,   <span class="ct">/*!&lt; Slow IRC.   */</span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>    <a id="304c5" class="tk">SCG_CLOCKOUT_SRC_FIRC</a>     = 3U,   <span class="ct">/*!&lt; Fast IRC.   */</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>    <a id="305c5" class="tk">SCG_CLOCKOUT_SRC_SPLL</a>     = 6U,   <span class="ct">/*!&lt; System PLL. */</span></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td><span class="br">}</span> <a id="306c3" class="tk">scg_clockout_src_t</a>;</td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td><span class="ct">/*! @} */</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="ct"> * @brief SCG asynchronous clock divider value.</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="ct"> * Implements scg_async_clock_div_t_Class</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="ct"> */</span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="br">{</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>    <a id="316c5" class="tk">SCG_ASYNC_CLOCK_DISABLE</a>   = 0U,        <span class="ct">/*!&lt; Clock output is disabled.  */</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td>    <a id="317c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_1</a>  = 1U,        <span class="ct">/*!&lt; Divided by 1.              */</span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>    <a id="318c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_2</a>  = 2U,        <span class="ct">/*!&lt; Divided by 2.              */</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>    <a id="319c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_4</a>  = 3U,        <span class="ct">/*!&lt; Divided by 4.              */</span></td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>    <a id="320c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_8</a>  = 4U,        <span class="ct">/*!&lt; Divided by 8.              */</span></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>    <a id="321c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_16</a> = 5U,        <span class="ct">/*!&lt; Divided by 16.             */</span></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>    <a id="322c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_32</a> = 6U,        <span class="ct">/*!&lt; Divided by 32.             */</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>    <a id="323c5" class="tk">SCG_ASYNC_CLOCK_DIV_BY_64</a> = 7U         <span class="ct">/*!&lt; Divided by 64.             */</span></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td><span class="br">}</span> <a id="324c3" class="tk">scg_async_clock_div_t</a>;</td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="ct"> * @brief SCG system OSC monitor mode.</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td><span class="ct"> * Implements scg_sosc_monitor_mode_t_Class</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td><span class="ct"> */</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td><span class="br">{</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>    <a id="333c5" class="tk">SCG_SOSC_MONITOR_DISABLE</a> = 0U,                         <span class="ct">/*!&lt; Monitor disable.                          */</span></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>    <a id="334c5" class="tk">SCG_SOSC_MONITOR_INT</a>     = 1U,                         <span class="ct">/*!&lt; Interrupt when system OSC error detected. */</span></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td>    <a id="335c5" class="tk">SCG_SOSC_MONITOR_RESET</a>   = 2U,                          <span class="ct">/*!&lt; Reset when system OSC error detected.     */</span></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td><span class="br">}</span> <a id="336c3" class="tk">scg_sosc_monitor_mode_t</a>;</td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td><span class="ct"> * @brief SCG OSC frequency range select</span></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct"> * Implements scg_sosc_range_t_Class</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="ct"> */</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td><span class="br">{</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>    <a id="344c5" class="tk">SCG_SOSC_RANGE_MID</a>    = 2U,  <span class="ct">/*!&lt; Medium frequency range selected for the crystal OSC (4 Mhz to 8 Mhz).  */</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>    <a id="345c5" class="tk">SCG_SOSC_RANGE_HIGH</a>   = 3U,  <span class="ct">/*!&lt; High frequency range selected for the crystal OSC (8 Mhz to 40 Mhz).   */</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td><span class="br">}</span> <a id="346c3" class="tk">scg_sosc_range_t</a>;</td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="ct"> * @brief SCG OSC high gain oscillator select.</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="ct"> * Implements scg_sosc_gain_t_Class</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td><span class="ct"> */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td><span class="br">{</span></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>    <a id="354c5" class="tk">SCG_SOSC_GAIN_LOW</a>    = 0x0,  <span class="ct">/*!&lt; Configure crystal oscillator for low-power operation */</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>    <a id="355c5" class="tk">SCG_SOSC_GAIN_HIGH</a>   = 0x1,  <span class="ct">/*!&lt; Configure crystal oscillator for high-gain operation */</span></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td><span class="br">}</span> <a id="356c3" class="tk">scg_sosc_gain_t</a>;</td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td><span class="ct"> * @brief SCG OSC external reference clock select.</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td><span class="ct"> * Implements scg_sosc_ext_ref_t_Class</span></td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td><span class="ct"> */</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td><span class="br">{</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td>    <a id="364c5" class="tk">SCG_SOSC_REF_EXT</a>   = 0x0,     <span class="ct">/*!&lt; External reference clock requested    */</span></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>    <a id="365c5" class="tk">SCG_SOSC_REF_OSC</a>   = 0x1,     <span class="ct">/*!&lt; Internal oscillator of OSC requested. */</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td><span class="br">}</span> <a id="366c3" class="tk">scg_sosc_ext_ref_t</a>;</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td><span class="ct"> * @brief SCG system OSC configuration.</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="ct"> * Implements scg_sosc_config_t_Class</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td><span class="ct"> */</span></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td><span class="br">{</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>    <a id="374c5" class="tk">uint32_t</a>  <a id="374c15" class="tk">freq</a>;                        <span class="ct">/*!&lt; System OSC frequency.                                 */</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>    <a id="376c5" class="tk">scg_sosc_monitor_mode_t</a> <a id="376c29" class="tk">monitorMode</a>;   <span class="ct">/*!&lt; System OSC Clock monitor mode.                       */</span></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>    <a id="378c5" class="tk">scg_sosc_ext_ref_t</a> <a id="378c24" class="tk">extRef</a>;             <span class="ct">/*!&lt; System OSC External Reference Select.                */</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td>    <a id="379c5" class="tk">scg_sosc_gain_t</a>    <a id="379c24" class="tk">gain</a>;               <span class="ct">/*!&lt; System OSC high-gain operation.                      */</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>    <a id="381c5" class="tk">scg_sosc_range_t</a>   <a id="381c24" class="tk">range</a>;              <span class="ct">/*!&lt; System OSC frequency range.                          */</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>    <a id="383c5" class="tk">scg_async_clock_div_t</a> <a id="383c27" class="tk">div1</a>;            <span class="ct">/*!&lt; Asynchronous peripheral source.                      */</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>    <a id="384c5" class="tk">scg_async_clock_div_t</a> <a id="384c27" class="tk">div2</a>;            <span class="ct">/*!&lt; Asynchronous peripheral source.                      */</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>    <span class="kw">bool</span> <a id="386c10" class="tk">enableInStop</a>;                     <span class="ct">/*!&lt; System OSC is enable or not in stop mode.            */</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td>    <span class="kw">bool</span> <a id="387c10" class="tk">enableInLowPower</a>;                 <span class="ct">/*!&lt; System OSC is enable or not in low power mode.       */</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>    <span class="kw">bool</span> <a id="389c10" class="tk">locked</a>;                           <span class="ct">/*!&lt; System OSC Control Register can be written.          */</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>    <span class="kw">bool</span> <a id="391c10" class="tk">initialize</a>;                       <span class="ct">/*!&lt; Initialize or not the System OSC module.             */</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="br">}</span> <a id="392c3" class="tk">scg_sosc_config_t</a>;</td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td><span class="ct"> * @brief SCG slow IRC clock frequency range.</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="ct"> * Implements scg_sirc_range_t_Class</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td><span class="ct"> */</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td><span class="br">{</span></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td>    <a id="400c5" class="tk">SCG_SIRC_RANGE_HIGH</a> = 1U,  <span class="ct">/*!&lt; Slow IRC high range clock (8 MHz). */</span></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td><span class="br">}</span> <a id="401c3" class="tk">scg_sirc_range_t</a>;</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td><span class="ct"> * @brief SCG slow IRC clock configuration.</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td><span class="ct"> * Implements scg_sirc_config_t_Class</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td><span class="ct"> */</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td><span class="br">{</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td>    <a id="409c5" class="tk">scg_sirc_range_t</a> <a id="409c22" class="tk">range</a>;         <span class="ct">/*!&lt; Slow IRC frequency range.                 */</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>    <a id="411c5" class="tk">scg_async_clock_div_t</a> <a id="411c27" class="tk">div1</a>;     <span class="ct">/*!&lt; Asynchronous peripheral source.           */</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td>    <a id="412c5" class="tk">scg_async_clock_div_t</a> <a id="412c27" class="tk">div2</a>;     <span class="ct">/*!&lt; Asynchronous peripheral source.           */</span></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>    <span class="kw">bool</span> <a id="414c10" class="tk">initialize</a>;                <span class="ct">/*!&lt; Initialize or not the SIRC module.        */</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>    <span class="kw">bool</span> <a id="415c10" class="tk">enableInStop</a>;              <span class="ct">/*!&lt; SIRC is enable or not in stop mode.       */</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>    <span class="kw">bool</span> <a id="416c10" class="tk">enableInLowPower</a>;          <span class="ct">/*!&lt; SIRC is enable or not in low power mode.  */</span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td>    <span class="kw">bool</span> <a id="418c10" class="tk">locked</a>;                    <span class="ct">/*!&lt; SIRC Control Register can be written.     */</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td><span class="br">}</span> <a id="419c3" class="tk">scg_sirc_config_t</a>;</td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td><span class="ct"> * @brief SCG fast IRC clock frequency range.</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td><span class="ct"> * Implements scg_firc_range_t_Class</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td><span class="ct"> */</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td><span class="br">{</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td>    <a id="427c5" class="tk">SCG_FIRC_RANGE_48M</a>,   <span class="ct">/*!&lt; Fast IRC is trimmed to 48MHz.  */</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td><span class="br">}</span> <a id="428c3" class="tk">scg_firc_range_t</a>;</td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="ct"> * @brief SCG fast IRC clock configuration.</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="ct"> * Implements scg_firc_config_t_Class</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td><span class="ct"> */</span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td><span class="br">{</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>    <a id="436c5" class="tk">scg_firc_range_t</a> <a id="436c22" class="tk">range</a>;            <span class="ct">/*!&lt; Fast IRC frequency range.                 */</span></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>    <a id="438c5" class="tk">scg_async_clock_div_t</a> <a id="438c27" class="tk">div1</a>;        <span class="ct">/*!&lt; Asynchronous peripheral source.           */</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td>    <a id="439c5" class="tk">scg_async_clock_div_t</a> <a id="439c27" class="tk">div2</a>;        <span class="ct">/*!&lt; Asynchronous peripheral source.           */</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>    <span class="kw">bool</span> <a id="441c10" class="tk">enableInStop</a>;                 <span class="ct">/*!&lt; FIRC is enable or not in stop mode.       */</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td>    <span class="kw">bool</span> <a id="442c10" class="tk">enableInLowPower</a>;             <span class="ct">/*!&lt; FIRC is enable or not in lowpower mode.   */</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td>    <span class="kw">bool</span> <a id="443c10" class="tk">regulator</a>;                    <span class="ct">/*!&lt; FIRC regulator is enable or not.          */</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td>    <span class="kw">bool</span> <a id="444c10" class="tk">locked</a>;                       <span class="ct">/*!&lt; FIRC Control Register can be written.     */</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td>    <span class="kw">bool</span> <a id="446c10" class="tk">initialize</a>;                   <span class="ct">/*!&lt; Initialize or not the FIRC module.        */</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="br">}</span> <a id="447c3" class="tk">scg_firc_config_t</a>;</td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct"> * @brief SCG system PLL monitor mode.</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct"> * Implements scg_spll_monitor_mode_t_Class</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct"> */</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="br">{</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td>    <a id="455c5" class="tk">SCG_SPLL_MONITOR_DISABLE</a> = 0U,                         <span class="ct">/*!&lt; Monitor disable.                          */</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td>    <a id="456c5" class="tk">SCG_SPLL_MONITOR_INT</a>     = 1U,                         <span class="ct">/*!&lt; Interrupt when system PLL error detected. */</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>    <a id="457c5" class="tk">SCG_SPLL_MONITOR_RESET</a>   = 2U                          <span class="ct">/*!&lt; Reset when system PLL error detected.     */</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td><span class="br">}</span> <a id="458c3" class="tk">scg_spll_monitor_mode_t</a>;</td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td><span class="ct"> * @brief SCG system PLL predivider.</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td><span class="ct"> */</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td><span class="br">{</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>    <a id="466c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_1</a> = 0U,</td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>    <a id="467c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_2</a> = 1U,</td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td>    <a id="468c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_3</a> = 2U,</td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td>    <a id="469c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_4</a> = 3U,</td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>    <a id="470c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_5</a> = 4U,</td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>    <a id="471c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_6</a> = 5U,</td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>    <a id="472c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_7</a> = 6U,</td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>    <a id="473c5" class="tk">SCG_SPLL_CLOCK_PREDIV_BY_8</a> = 7U</td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td><span class="br">}</span> <a id="475c3" class="tk">scg_spll_clock_prediv_t</a>;</td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td><span class="ct"> * @brief SCG system PLL multiplier.</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="ct"> */</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td><span class="br">{</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td>    <a id="482c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a> = 0U,</td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>    <a id="483c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a> = 1U,</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td>    <a id="484c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a> = 2U,</td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>    <a id="485c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a> = 3U,</td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td>    <a id="486c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a> = 4U,</td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>    <a id="487c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a> = 5U,</td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td>    <a id="488c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a> = 6U,</td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>    <a id="489c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a> = 7U,</td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td>    <a id="490c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a> = 8U,</td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>    <a id="491c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a> = 9U,</td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td>    <a id="492c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a> = 10U,</td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td>    <a id="493c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a> = 11U,</td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td>    <a id="494c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a> = 12U,</td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td>    <a id="495c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a> = 13U,</td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td>    <a id="496c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a> = 14U,</td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td>    <a id="497c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a> = 15U,</td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td>    <a id="498c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a> = 16U,</td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>    <a id="499c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a> = 17U,</td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>    <a id="500c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a> = 18U,</td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>    <a id="501c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a> = 19U,</td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>    <a id="502c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a> = 20U,</td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>    <a id="503c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a> = 21U,</td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td>    <a id="504c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a> = 22U,</td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td>    <a id="505c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a> = 23U,</td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td>    <a id="506c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a> = 24U,</td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td>    <a id="507c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a> = 25U,</td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>    <a id="508c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a> = 26U,</td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>    <a id="509c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a> = 27U,</td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td>    <a id="510c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a> = 28U,</td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td>    <a id="511c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a> = 29U,</td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td>    <a id="512c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a> = 30U,</td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td>    <a id="513c5" class="tk">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a> = 31U</td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="br">}</span> <a id="514c3" class="tk">scg_spll_clock_multiply_t</a>;</td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td><span class="ct"> * @brief SCG system PLL configuration.</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td><span class="ct"> * Implements scg_spll_config_t_Class</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td><span class="ct"> */</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td><span class="br">{</span></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>    <a id="522c5" class="tk">scg_spll_monitor_mode_t</a> <a id="522c29" class="tk">monitorMode</a>; <span class="ct">/*!&lt; Clock monitor mode selected.                    */</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td>    <a id="524c5" class="tk">uint8_t</a>        <a id="524c20" class="tk">prediv</a>;               <span class="ct">/*!&lt; PLL reference clock divider.                    */</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td>    <a id="525c5" class="tk">uint8_t</a>        <a id="525c20" class="tk">mult</a>;                 <span class="ct">/*!&lt; System PLL multiplier.                          */</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td>    <a id="526c5" class="tk">uint8_t</a>        <a id="526c20" class="tk">src</a>;                  <span class="ct">/*!&lt; System PLL source.                              */</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td>    <a id="528c5" class="tk">scg_async_clock_div_t</a> <a id="528c27" class="tk">div1</a>;          <span class="ct">/*!&lt; Asynchronous peripheral source.                 */</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>    <a id="529c5" class="tk">scg_async_clock_div_t</a> <a id="529c27" class="tk">div2</a>;          <span class="ct">/*!&lt; Asynchronous peripheral source.                 */</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>    <span class="kw">bool</span> <a id="531c10" class="tk">enableInStop</a>;                   <span class="ct">/*!&lt; System PLL clock is enable or not in stop mode. */</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>    <span class="kw">bool</span> <a id="533c10" class="tk">locked</a>;                         <span class="ct">/*!&lt; System PLL Control Register can be written.     */</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td>    <span class="kw">bool</span> <a id="534c10" class="tk">initialize</a>;                     <span class="ct">/*!&lt; Initialize or not the System PLL module.        */</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="br">}</span> <a id="535c3" class="tk">scg_spll_config_t</a>;</td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct"> * @brief SCG RTC configuration.</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="ct"> * Implements scg_rtc_config_t_Class</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="ct"> */</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td><span class="br">{</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>    <a id="543c5" class="tk">uint32_t</a> <a id="543c14" class="tk">rtcClkInFreq</a>;              <span class="ct">/*!&lt; RTC_CLKIN frequency.                            */</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td>    <span class="kw">bool</span> <a id="544c10" class="tk">initialize</a>;                    <span class="ct">/*!&lt; Initialize or not the RTC.                      */</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td><span class="br">}</span> <a id="545c3" class="tk">scg_rtc_config_t</a>;</td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td><span class="ct"> * @brief SCG Clock Mode Configuration structure.</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td><span class="ct"> * Implements scg_clock_mode_config_t_Class</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td><span class="ct"> */</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td><span class="br">{</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>    <a id="553c5" class="tk">scg_system_clock_config_t</a> <a id="553c31" class="tk">rccrConfig</a>;      <span class="ct">/*!&lt; Run Clock Control configuration.                 */</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>    <a id="554c5" class="tk">scg_system_clock_config_t</a> <a id="554c31" class="tk">vccrConfig</a>;      <span class="ct">/*!&lt; VLPR Clock Control configuration.                */</span></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td>    <a id="555c5" class="tk">scg_system_clock_config_t</a> <a id="555c31" class="tk">hccrConfig</a>;      <span class="ct">/*!&lt; HSRUN Clock Control configuration.               */</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>    <a id="556c5" class="tk">scg_system_clock_src_t</a>    <a id="556c31" class="tk">alternateClock</a>;  <span class="ct">/*!&lt; Alternate clock used during initialization       */</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>    <span class="kw">bool</span>                      <a id="557c31" class="tk">initialize</a>;      <span class="ct">/*!&lt; Initialize or not the Clock Mode Configuration.  */</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td><span class="br">}</span> <a id="558c3" class="tk">scg_clock_mode_config_t</a>;</td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td><span class="ct"> * @brief SCG ClockOut Configuration structure.</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td><span class="ct"> * Implements scg_clockout_config_t_Class</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td><span class="ct"> */</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td><span class="br">{</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td>    <a id="566c5" class="tk">scg_clockout_src_t</a>        <a id="566c31" class="tk">source</a>;          <span class="ct">/*!&lt; ClockOut source select.                          */</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td>    <span class="kw">bool</span>                      <a id="567c31" class="tk">initialize</a>;      <span class="ct">/*!&lt; Initialize or not the ClockOut.                  */</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="br">}</span> <a id="568c3" class="tk">scg_clockout_config_t</a>;</td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td><span class="ct"> * @brief SCG configure structure.</span></td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td><span class="ct"> * Implements scg_config_t_Class</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td><span class="ct"> */</span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td><span class="br">{</span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td>    <a id="576c5" class="tk">scg_sirc_config_t</a>         <a id="576c31" class="tk">sircConfig</a>;      <span class="ct">/*!&lt; Slow internal reference clock configuration.     */</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td>    <a id="577c5" class="tk">scg_firc_config_t</a>         <a id="577c31" class="tk">fircConfig</a>;      <span class="ct">/*!&lt; Fast internal reference clock configuration.     */</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td>    <a id="578c5" class="tk">scg_sosc_config_t</a>         <a id="578c31" class="tk">soscConfig</a>;      <span class="ct">/*!&lt; System oscillator configuration.                 */</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td>    <a id="579c5" class="tk">scg_spll_config_t</a>         <a id="579c31" class="tk">spllConfig</a>;      <span class="ct">/*!&lt; System Phase locked loop configuration.          */</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td>    <a id="580c5" class="tk">scg_rtc_config_t</a>          <a id="580c31" class="tk">rtcConfig</a>;       <span class="ct">/*!&lt; Real Time Clock configuration.                   */</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td>    <a id="581c5" class="tk">scg_clockout_config_t</a>     <a id="581c31" class="tk">clockOutConfig</a>;  <span class="ct">/*!&lt; SCG ClockOut Configuration.                      */</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td>    <a id="582c5" class="tk">scg_clock_mode_config_t</a>   <a id="582c31" class="tk">clockModeConfig</a>; <span class="ct">/*!&lt; SCG Clock Mode Configuration.                    */</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td><span class="br">}</span> <a id="583c3" class="tk">scg_config_t</a>;</td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td><span class="ct">/*! @brief PCC clock source select</span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td><span class="ct"> *  Implements peripheral_clock_source_t_Class</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="ct"> */</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td><span class="kw">typedef</span> <a id="588c9" class="tk">uint8_t</a> <a id="588c17" class="tk">peripheral_clock_source_t</a>;</td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td><span class="pp">#define</span>    <a id="590c12" class="tk">CLK_SRC_OFF</a>          0x00U             <span class="ct">/*!&lt; Clock is off */</span></td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td><span class="pp">#define</span>    <a id="591c12" class="tk">CLK_SRC_SOSC</a>         0x01U             <span class="ct">/*!&lt; OSCCLK - System Oscillator Bus Clock */</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td><span class="pp">#define</span>    <a id="592c12" class="tk">CLK_SRC_SIRC</a>         0x02U             <span class="ct">/*!&lt; SCGIRCLK - Slow IRC Clock */</span></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td><span class="pp">#define</span>    <a id="593c12" class="tk">CLK_SRC_FIRC</a>         0x03U             <span class="ct">/*!&lt; SCGFIRCLK - Fast IRC Clock */</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td><span class="pp">#define</span>    <a id="594c12" class="tk">CLK_SRC_SPLL</a>         0x06U             <span class="ct">/*!&lt; SCGPCLK System PLL clock */</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td><span class="pp">#define</span>    <a id="595c12" class="tk">CLK_SRC_SOSC_DIV1</a>    0x01U             <span class="ct">/*!&lt; OSCCLK - System Oscillator Bus Clock */</span></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td><span class="pp">#define</span>    <a id="596c12" class="tk">CLK_SRC_SIRC_DIV1</a>    0x02U             <span class="ct">/*!&lt; SCGIRCLK - Slow IRC Clock */</span></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td><span class="pp">#define</span>    <a id="597c12" class="tk">CLK_SRC_FIRC_DIV1</a>    0x03U             <span class="ct">/*!&lt; SCGFIRCLK - Fast IRC Clock */</span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td><span class="pp">#define</span>    <a id="598c12" class="tk">CLK_SRC_SPLL_DIV1</a>    0x06U             <span class="ct">/*!&lt; SCGPCLK System PLL clock */</span></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td><span class="pp">#define</span>    <a id="599c12" class="tk">CLK_SRC_SOSC_DIV2</a>    0x01U             <span class="ct">/*!&lt; OSCCLK - System Oscillator Bus Clock */</span></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td><span class="pp">#define</span>    <a id="600c12" class="tk">CLK_SRC_SIRC_DIV2</a>    0x02U             <span class="ct">/*!&lt; SCGIRCLK - Slow IRC Clock */</span></td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td><span class="pp">#define</span>    <a id="601c12" class="tk">CLK_SRC_FIRC_DIV2</a>    0x03U             <span class="ct">/*!&lt; SCGFIRCLK - Fast IRC Clock */</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td><span class="pp">#define</span>    <a id="602c12" class="tk">CLK_SRC_SPLL_DIV2</a>    0x06U             <span class="ct">/*!&lt; SCGPCLK System PLL clock */</span></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td></td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td><span class="ct">/*! @brief PCC fractional value select</span></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td><span class="ct"> *  Implements peripheral_clock_frac_t_Class</span></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td><span class="ct"> */</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td><span class="br">{</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td>    <a id="609c5" class="tk">MULTIPLY_BY_ONE</a>   = 0x00U,             <span class="ct">/*!&lt; Fractional value is zero */</span></td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td>    <a id="610c5" class="tk">MULTIPLY_BY_TWO</a>   = 0x01U              <span class="ct">/*!&lt; Fractional value is one */</span></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td><span class="br">}</span> <a id="611c3" class="tk">peripheral_clock_frac_t</a>;</td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td><span class="ct">/*! @brief PCC divider value select</span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td><span class="ct"> *  Implements peripheral_clock_divider_t_Class</span></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td><span class="ct"> */</span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td><span class="br">{</span></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td>    <a id="618c5" class="tk">DIVIDE_BY_ONE</a>     = 0x00U,             <span class="ct">/*!&lt; Divide by 1 (pass-through, no clock divide) */</span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td>    <a id="619c5" class="tk">DIVIDE_BY_TWO</a>     = 0x01U,             <span class="ct">/*!&lt; Divide by 2 */</span></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td>    <a id="620c5" class="tk">DIVIDE_BY_THREE</a>   = 0x02U,             <span class="ct">/*!&lt; Divide by 3 */</span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td>    <a id="621c5" class="tk">DIVIDE_BY_FOUR</a>    = 0x03U,             <span class="ct">/*!&lt; Divide by 4 */</span></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td>    <a id="622c5" class="tk">DIVIDE_BY_FIVE</a>    = 0x04U,             <span class="ct">/*!&lt; Divide by 5 */</span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td>    <a id="623c5" class="tk">DIVIDE_BY_SIX</a>     = 0x05U,             <span class="ct">/*!&lt; Divide by 6 */</span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td>    <a id="624c5" class="tk">DIVIDE_BY_SEVEN</a>   = 0x06U,             <span class="ct">/*!&lt; Divide by 7 */</span></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td>    <a id="625c5" class="tk">DIVIDE_BY_EIGTH</a>   = 0x07U              <span class="ct">/*!&lt; Divide by 8 */</span></td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td><span class="br">}</span> <a id="626c3" class="tk">peripheral_clock_divider_t</a>;</td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td><span class="ct">/*! @brief PCC peripheral instance clock configuration.</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td><span class="ct"> *  Implements peripheral_clock_config_t_Class</span></td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td><span class="ct"> */</span></td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td><span class="br">{</span></td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td>    <span class="ct">/* clockName   is the name of the peripheral clock</span></td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td><span class="ct">     *    must be one of the following values (see the clock_names_t type from S32K1xx_clock_names.h)</span></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td><span class="ct">     *    PCC_DMA0_CLOCK</span></td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td><span class="ct">     *    PCC_MPU0_CLOCK</span></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td><span class="ct">     *    ...</span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td><span class="ct">     *    PCC_LPUART3_CLOCK</span></td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td><span class="ct">     */</span></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td>    <a id="640c5" class="tk">clock_names_t</a> <a id="640c19" class="tk">clockName</a>;</td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td>    <span class="kw">bool</span> <a id="641c10" class="tk">clkGate</a>;                                      <span class="ct">/*!&lt; Peripheral clock gate.                     */</span></td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td>    <a id="642c5" class="tk">peripheral_clock_source_t</a> <a id="642c31" class="tk">clkSrc</a>;                  <span class="ct">/*!&lt; Peripheral clock source.                   */</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td>    <a id="643c5" class="tk">peripheral_clock_frac_t</a> <a id="643c29" class="tk">frac</a>;                      <span class="ct">/*!&lt; Peripheral clock fractional value.         */</span></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td>    <a id="644c5" class="tk">peripheral_clock_divider_t</a> <a id="644c32" class="tk">divider</a>;                <span class="ct">/*!&lt; Peripheral clock divider value.            */</span></td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td><span class="br">}</span> <a id="645c3" class="tk">peripheral_clock_config_t</a>;</td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td><span class="ct">/*! @brief PCC configuration.</span></td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td><span class="ct"> *  Implements pcc_config_t_Class</span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td><span class="ct"> */</span></td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td><span class="br">{</span></td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td>    <a id="652c5" class="tk">uint32_t</a> <a id="652c14" class="tk">count</a>;                                    <span class="ct">/*!&lt; Number of peripherals to be configured.               */</span></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td>    <a id="653c5" class="tk">peripheral_clock_config_t</a> <a id="653c31" class="tk">*</a> <a id="653c33" class="tk">peripheralClocks</a>;       <span class="ct">/*!&lt; Pointer to the peripheral clock configurations array. */</span></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td><span class="br">}</span> <a id="654c3" class="tk">pcc_config_t</a>;</td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td><span class="ct">/*! @brief PMC LPO configuration.</span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td><span class="ct"> * Implements pmc_lpo_clock_config_t_Class</span></td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td><span class="ct"> */</span></td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td><span class="br">{</span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td>    <span class="kw">bool</span>                  <a id="661c27" class="tk">initialize</a>;       <span class="ct">/*!&lt; Initialize or not the PMC LPO settings. */</span></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td>    <span class="kw">bool</span>                  <a id="662c27" class="tk">enable</a>;           <span class="ct">/*!&lt; Enable/disable LPO     */</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td>    <a id="663c5" class="tk">int8_t</a>                <a id="663c27" class="tk">trimValue</a>;        <span class="ct">/*!&lt; LPO trimming value     */</span></td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td><span class="br">}</span> <a id="664c3" class="tk">pmc_lpo_clock_config_t</a>;</td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td></td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td><span class="ct"> * @brief PMC configure structure.</span></td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td><span class="ct"> * Implements pmc_config_t_Class</span></td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td><span class="ct"> */</span></td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td><span class="br">{</span></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td>    <a id="672c5" class="tk">pmc_lpo_clock_config_t</a> <a id="672c28" class="tk">lpoClockConfig</a>;   <span class="ct">/*!&lt; Low Power Clock configuration.     */</span></td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td><span class="br">}</span> <a id="673c3" class="tk">pmc_config_t</a>;</td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td><span class="ct"> * @brief Clock configuration structure.</span></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td><span class="ct"> * Implements clock_manager_user_config_t_Class</span></td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td><span class="ct"> */</span></td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td><span class="br">{</span></td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td>    <a id="681c5" class="tk">scg_config_t</a>                <a id="681c33" class="tk">scgConfig</a>;      <span class="ct">/*!&lt; SCG Clock configuration.      */</span></td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td>    <a id="682c5" class="tk">sim_clock_config_t</a>          <a id="682c33" class="tk">simConfig</a>;      <span class="ct">/*!&lt; SIM Clock configuration.      */</span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td>    <a id="683c5" class="tk">pcc_config_t</a>                <a id="683c33" class="tk">pccConfig</a>;      <span class="ct">/*!&lt; PCC Clock configuration.      */</span></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td>    <a id="684c5" class="tk">pmc_config_t</a>                <a id="684c33" class="tk">pmcConfig</a>;      <span class="ct">/*!&lt; PMC Clock configuration.      */</span></td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td><span class="br">}</span> <a id="685c3" class="tk">clock_manager_user_config_t</a>;</td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td></td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td><span class="ct"> * @brief Power mode.</span></td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td><span class="ct"> * Implements pwr_modes_t_Class</span></td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td><span class="ct"> */</span></td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span> <span class="br">{</span></td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td></td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td>    <a id="693c5" class="tk">NO_MODE</a>       = 0U,</td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td>    <a id="694c5" class="tk">RUN_MODE</a>      = (1U<a id="694c24" class="tk">&lt;&lt;</a>0U),</td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td>    <a id="695c5" class="tk">VLPR_MODE</a>     = (1U<a id="695c24" class="tk">&lt;&lt;</a>1U),</td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td>    <a id="696c5" class="tk">HSRUN_MODE</a>    = (1U<a id="696c24" class="tk">&lt;&lt;</a>2U),</td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td>    <a id="697c5" class="tk">STOP_MODE</a>     = (1U<a id="697c24" class="tk">&lt;&lt;</a>3U),</td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td>    <a id="698c5" class="tk">VLPS_MODE</a>     = (1U<a id="698c24" class="tk">&lt;&lt;</a>4U),</td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td>    <a id="699c5" class="tk">ALL_MODES</a>     = 0x7FFFFFFF</td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td></td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td><span class="br">}</span> <a id="701c3" class="tk">pwr_modes_t</a>;</td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td></td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td></td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td><span class="ct"> * @brief XOSC reference clock select (internal oscillator is bypassed or not)</span></td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td><span class="ct"> * Implements xosc_ref_t_Class</span></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td><span class="ct"> */</span></td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td><span class="kw">typedef</span> <span class="kw">enum</span></td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td><span class="br">{</span></td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td>    <a id="710c5" class="tk">XOSC_EXT_REF</a>  = 0U,      <span class="ct">/*!&lt; Internal oscillator is bypassed, external reference clock requested. */</span></td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td>    <a id="711c5" class="tk">XOSC_INT_OSC</a>  = 1U,      <span class="ct">/*!&lt; Internal oscillator of XOSC requested. */</span></td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td><span class="br">}</span> <a id="712c3" class="tk">xosc_ref_t</a>;</td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td><span class="ct">/*! @brief module clock configuration.</span></td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td><span class="ct"> *  Implements module_clk_config_t_Class</span></td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td><span class="ct"> */</span></td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td><span class="br">{</span></td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td>    <span class="kw">bool</span>          <a id="719c19" class="tk">gating</a>;                     <span class="ct">/*!&lt; Clock gating. */</span></td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td>    <a id="720c5" class="tk">clock_names_t</a> <a id="720c19" class="tk">source</a>;                     <span class="ct">/*!&lt; Clock source input (some modules don't have protocol clock) */</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td>    <a id="721c5" class="tk">uint16_t</a>      <a id="721c19" class="tk">mul</a>;                        <span class="ct">/*!&lt; Multiplier (some modules don't have fractional) */</span></td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td>    <a id="722c5" class="tk">uint16_t</a>      <a id="722c19" class="tk">div</a>;                        <span class="ct">/*!&lt; Divider (some modules don't have divider) */</span></td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td></td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td><span class="br">}</span><a id="724c2" class="tk">module_clk_config_t</a>;</td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td><span class="ct"> * @brief System clock configuration.</span></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td><span class="ct"> * Implements sys_clk_config_t_Class</span></td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td><span class="ct"> */</span></td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td><span class="br">{</span></td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td>    <a id="732c5" class="tk">clock_names_t</a> <a id="732c19" class="tk">src</a>;                         <span class="ct">/*!&lt; System clock source. */</span></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td>    <a id="733c5" class="tk">uint16_t</a> <a id="733c14" class="tk">dividers</a>[<a id="733c23" class="tk">SYS_CLK_MAX_NO</a>];         <span class="ct">/*!&lt; System clock dividers. Value by which system clock is divided. 0 means that system clock is not divided. */</span></td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td><span class="br">}</span> <a id="734c3" class="tk">sys_clk_config_t</a>;</td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td></td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td><span class="ct"> * @brief Clock source configuration.</span></td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td><span class="ct"> * Implements clock_source_config_t_Class</span></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td><span class="ct"> */</span></td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td><span class="kw">typedef</span> <span class="kw">struct</span></td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td><span class="br">{</span></td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td>	<span class="kw">bool</span>       <a id="742c13" class="tk">enable</a>;                   <span class="ct">/*!&lt; Enable/disable clock source. */</span></td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td>	<a id="743c2" class="tk">xosc_ref_t</a> <a id="743c13" class="tk">refClk</a>;                   <span class="ct">/*!&lt; Bypass option. It applies to external oscillator clock sources                          */</span></td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td>    <a id="744c5" class="tk">uint32_t</a>   <a id="744c16" class="tk">refFreq</a>;                  <span class="ct">/*!&lt; Frequency of the input reference clock. It applies to external oscillator clock sources */</span></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td>	<a id="745c2" class="tk">uint16_t</a>   <a id="745c13" class="tk">mul</a>;                      <span class="ct">/*!&lt; Multiplier. It applies to PLL clock sources. Valid range is 16 - 47. */</span></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td>	<a id="746c2" class="tk">uint16_t</a>   <a id="746c13" class="tk">div</a>;                      <span class="ct">/*!&lt; Divider. It applies to PLL clock sources. Valid range is 1-8. */</span></td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td></td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td>	<a id="748c2" class="tk">uint16_t</a>   <a id="748c13" class="tk">outputDiv1</a>;               <span class="ct">/*!&lt; First output divider. It's used as protocol clock by modules. Zero means that divider is disabled.   /</span></td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td><span class="ct">										  *   Possible values 0(disabled), 1, 2, 4, 8, 16, 32, 64; all the other values are not valid.             /</span></td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td><span class="ct">										  */</span></td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td>	<a id="751c2" class="tk">uint16_t</a>   <a id="751c13" class="tk">outputDiv2</a>;               <span class="ct">/*!&lt; Second output divider. It's used as protocol clock by modules. Zero means that divider is disabled.   /</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td><span class="ct">										  *   Possible values 0(disabled), 1, 2, 4, 8, 16, 32, 64; all the other values are not valid.              /</span></td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td><span class="ct">										  */</span></td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td></td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td><span class="br">}</span> <a id="755c3" class="tk">clock_source_config_t</a>;</td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td></td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td></td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td><span class="ct"> * API</span></td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td></td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td><span class="pp">#if</span> <a id="762c5" class="tk">defined</a> (<a id="762c14" class="tk">__cplusplus</a>)</td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td><span class="kw">extern</span> "C" <span class="br">{</span></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td><span class="pp">#endif</span> <span class="ct">/* __cplusplus*/</span></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td></td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td><span class="ct"> * @brief Initialize clocking modules</span></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td><span class="ct"> *</span></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td><span class="ct"> * This function initializes clocking modules according to a provided</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td><span class="ct"> * configuration.</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td><span class="ct"> *</span></td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td><span class="ct"> * @param[out] config    Pointer to the configuration structure</span></td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td><span class="ct"> */</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td><a id="774c1" class="tk">status_t</a> <a id="774c10" class="tk">CLOCK_DRV_Init</a>(<a id="774c25" class="tk">clock_manager_user_config_t</a> <span class="kw">const</span> <a id="774c59" class="tk">*</a> <a id="774c61" class="tk">config</a>);</td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td></td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td><span class="ct"> * @brief Return frequency</span></td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td><span class="ct"> *</span></td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td><span class="ct"> * This function returns the frequency according to a provided</span></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td><span class="ct"> * clock.</span></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td><span class="ct"> *</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td><span class="ct"> * @param[in] clockName        Clock name of the configured peripheral clock</span></td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td><span class="ct"> * @param[out] frequency    Pointer to the clock frequency</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td><span class="ct"> */</span></td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td><a id="785c1" class="tk">status_t</a> <a id="785c10" class="tk">CLOCK_DRV_GetFreq</a>(<a id="785c28" class="tk">clock_names_t</a> <a id="785c42" class="tk">clockName</a>, <a id="785c53" class="tk">uint32_t</a> <a id="785c62" class="tk">*</a> <a id="785c64" class="tk">frequency</a>);</td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td></td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td><span class="ct"> * @brief Configures module clock</span></td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td><span class="ct"> *</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td><span class="ct"> * This function configures a module clock according to the configuration.</span></td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td><span class="ct"> * If no configuration is provided (moduleClkConfig is null), then a default one is used</span></td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td><span class="ct"> * moduleClkConfig must be passed as null when module doesn't support protocol clock.</span></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td><span class="ct"> *</span></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td><span class="ct"> * @param[in] peripheralClock   Clock name of the configured module clock</span></td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td><span class="ct"> * @param[in] moduleClkConfig   Pointer to the configuration structure.</span></td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td><span class="ct"> */</span></td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td><span class="kw">void</span> <a id="797c6" class="tk">CLOCK_DRV_SetModuleClock</a>(<a id="797c31" class="tk">clock_names_t</a> <a id="797c45" class="tk">peripheralClock</a>, <span class="kw">const</span> <a id="797c68" class="tk">module_clk_config_t</a> <a id="797c88" class="tk">*</a> <a id="797c90" class="tk">moduleClkConfig</a>);</td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td></td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td><span class="ct"> * @brief Configures the system clocks.</span></td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td><span class="ct"> *</span></td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td><span class="ct"> * This function configures the system clocks (core, bus and flash clocks) in the specified power mode.</span></td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td><span class="ct"> * If no power mode is specified (null parameter) then it is the current power mode.</span></td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td><span class="ct"> *</span></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td><span class="ct"> * @param[in] mode              Pointer to power mode for which the configured system clocks apply</span></td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td><span class="ct"> * @param[in] sysClkConfig      Pointer to the system clocks configuration structure.</span></td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td><span class="ct"> */</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td><a id="808c1" class="tk">status_t</a> <a id="808c10" class="tk">CLOCK_DRV_SetSystemClock</a>(<span class="kw">const</span> <a id="808c41" class="tk">pwr_modes_t</a> <a id="808c53" class="tk">*</a> <a id="808c55" class="tk">mode</a>,</td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td>                                  <span class="kw">const</span> <a id="809c41" class="tk">sys_clk_config_t</a> <a id="809c58" class="tk">*</a> <a id="809c60" class="tk">sysClkConfig</a>);</td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td></td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td><span class="ct"> * @brief Gets the system clock source.</span></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td><span class="ct"> *</span></td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td><span class="ct"> * This function gets the current system clock source.</span></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td><span class="ct"> *</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td><span class="ct"> * @return Value of the current system clock source.</span></td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td><span class="ct"> */</span></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td><span class="kw">void</span> <a id="818c6" class="tk">CLOCK_DRV_GetSystemClockSource</a>(<a id="818c37" class="tk">sys_clk_config_t</a> <a id="818c54" class="tk">*</a><a id="818c55" class="tk">sysClkConfig</a>);</td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td></td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td><span class="ct"> * @brief This function configures a clock source.</span></td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td><span class="ct"> *</span></td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td><span class="ct"> * The clock source is configured based on the provided configuration.</span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td><span class="ct"> * All values from the previous configuration of clock source are overwritten.</span></td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td><span class="ct"> * If no configuration is provided, then a default one is used.</span></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td><span class="ct"> *</span></td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td><span class="ct"> * @param[in] clockSource  Clock name of the configured clock source</span></td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td><span class="ct"> * @param[in] clkSrcConfig Pointer to the configuration structure</span></td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td><span class="ct"> * @return Status of clock source initialization</span></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td><span class="ct"> */</span></td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td><a id="831c1" class="tk">status_t</a> <a id="831c10" class="tk">CLOCK_DRV_SetClockSource</a>(<a id="831c35" class="tk">clock_names_t</a> <a id="831c49" class="tk">clockSource</a>, <span class="kw">const</span> <a id="831c68" class="tk">clock_source_config_t</a> <a id="831c90" class="tk">*</a> <a id="831c92" class="tk">clkSrcConfig</a>);</td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td></td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td><span class="pp">#if</span> <a id="833c5" class="tk">defined</a> (<a id="833c14" class="tk">__cplusplus</a>)</td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td><span class="br">}</span></td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td><span class="pp">#endif</span> <span class="ct">/* __cplusplus*/</span></td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td></td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td><span class="ct">/*! @}*/</span></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td></td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td><span class="pp">#endif</span> <span class="ct">/* CLOCK_S32K1xx_H */</span></td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td><span class="ct"> * EOF</span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
