// Seed: 2493367114
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2
    , id_9,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7
);
  wire id_10;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input wor id_3
    , id_17,
    input wire id_4,
    inout wand id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    input wor id_12,
    output tri1 id_13,
    output tri id_14,
    output wand id_15
);
  wire id_18;
  wire id_19;
  module_0(
      id_4, id_13, id_1, id_5, id_1, id_3, id_11, id_9
  );
endmodule
