--------------- Build Started: 11/14/2019 06:41:26 Project: Z80_3Chip, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\HPz420\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj" -d CY8C5267AXI-LP051 -s "C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named MREQ_n(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0021: Z80_3Chip_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Sound_Counter:CounterHW\/tc". See the timing report for details. (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Warning: sta.M0021: Z80_3Chip_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "IORQ_n(0)_PAD". See the timing report for details. (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Warning: sta.M0021: Z80_3Chip_timing.html: Warning-1350: Asynchronous path(s) exist from "IORQ_n(0)_PAD" to "Clock_1". See the timing report for details. (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Warning: sta.M0019: Z80_3Chip_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 11/14/2019 06:41:55 ---------------
