[2025-09-15 17:17:33] START suite=spec trace=444.namd-426B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-426B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2055197 heartbeat IPC: 4.866 cumulative IPC: 4.866 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4071084 heartbeat IPC: 4.961 cumulative IPC: 4.913 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4071084 cumulative IPC: 4.913 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4071084 cumulative IPC: 4.913 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 7369523 heartbeat IPC: 3.032 cumulative IPC: 3.032 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 10500315 heartbeat IPC: 3.194 cumulative IPC: 3.111 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 13525590 heartbeat IPC: 3.305 cumulative IPC: 3.173 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 16673787 heartbeat IPC: 3.176 cumulative IPC: 3.174 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 19917696 heartbeat IPC: 3.083 cumulative IPC: 3.155 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 23197071 heartbeat IPC: 3.049 cumulative IPC: 3.137 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 26631340 heartbeat IPC: 2.912 cumulative IPC: 3.103 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 29425821 heartbeat IPC: 3.578 cumulative IPC: 3.155 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 32517024 heartbeat IPC: 3.235 cumulative IPC: 3.164 (Simulation time: 00 hr 07 min 25 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 31533170 cumulative IPC: 3.171 (Simulation time: 00 hr 08 min 08 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 31533170 cumulative IPC: 3.171 (Simulation time: 00 hr 08 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-426B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.171 instructions: 100000003 cycles: 31533170
CPU 0 Branch Prediction Accuracy: 95.88% MPKI: 2.072 Average ROB Occupancy at Mispredict: 65.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.072
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4790446
LQ_STALL: 0
SQ_STALL: 53


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 503.02856
REPLAY_LOAD: 96.93056
NON_REPLAY_LOAD: 6.6196775

== Total ==
ADDR_TRANS: 35212
REPLAY_LOAD: 6979
NON_REPLAY_LOAD: 4748255

== Counts ==
ADDR_TRANS: 70
REPLAY_LOAD: 72
NON_REPLAY_LOAD: 717294

cpu0->cpu0_STLB TOTAL        ACCESS:      12348 HIT:      12169 MISS:        179 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      12348 HIT:      12169 MISS:        179 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 595.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     344404 HIT:     331861 MISS:      12543 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     254988 HIT:     242721 MISS:      12267 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      11800 HIT:      11777 MISS:         23 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      77346 HIT:      77345 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        270 HIT:         18 MISS:        252 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14785642 HIT:   14785642 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   14785642 HIT:   14785642 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23345590 HIT:   22893187 MISS:     452403 MSHR_MERGE:     185295
cpu0->cpu0_L1D LOAD         ACCESS:   17225246 HIT:   16835936 MISS:     389310 MSHR_MERGE:     134307
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6119986 HIT:    6057165 MISS:      62821 MSHR_MERGE:      50986
cpu0->cpu0_L1D TRANSLATION  ACCESS:        358 HIT:         86 MISS:        272 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11342922 HIT:   11342922 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   11342922 HIT:   11342922 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22356236 HIT:   22337008 MISS:      19228 MSHR_MERGE:       6880
cpu0->cpu0_DTLB LOAD         ACCESS:   22356236 HIT:   22337008 MISS:      19228 MSHR_MERGE:       6880
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.65 cycles
cpu0->LLC TOTAL        ACCESS:      16008 HIT:       8026 MISS:       7982 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      12267 HIT:       4539 MISS:       7728 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         23 HIT:         21 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       3466 HIT:       3466 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        252 HIT:          0 MISS:        252 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 78.45 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1334
  ROW_BUFFER_MISS:       6648
  AVG DBUS CONGESTED CYCLE: 2.635
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2628
[2025-09-15 17:25:42] END   suite=spec trace=444.namd-426B (rc=0)
