Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 12 11:10:29 2019
| Host         : DESKTOP-D2IPGR4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   320 |
|    Minimum number of control sets                        |   320 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   833 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   320 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    55 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     8 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             760 |          269 |
| No           | No                    | Yes                    |             147 |           64 |
| No           | Yes                   | No                     |            1090 |          305 |
| Yes          | No                    | No                     |            2560 |          692 |
| Yes          | No                    | Yes                    |             264 |           86 |
| Yes          | Yes                   | No                     |            1714 |          488 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                 Clock Signal                                                                 |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/cl_init_done_coreclk0                                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0                                                     |                1 |              1 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/AR[0]                                                                              |                2 |              2 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncAsyncTready/YesAXILITE.vRst_n_reg                                                                                                                                             |                1 |              2 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/push_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_done_sync/p_0_in                                                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/cl_errcontrol_sync/p_0_in                                                         |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                             |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3                                                                                               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_11_r                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/rxwaitesc_r                              |                3 |              4 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                1 |              4 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/s_state[3]_i_1__0_n_0                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/not_rx_lckd_intd4                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/E[0]                                                                                                                                                                                                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_bus_d3_reg[1]                                                                                                             | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/s_level_out_bus_d3_reg[1]_0                                          |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/pout[3]_i_1_n_1                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                2 |              4 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_iserdes_data_d[3]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState[3]_i_1_n_0                                                                                                                                                                                            | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                1 |              4 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[0].mipi_dphy_v4_1_3_dc_inst/s_state[3]_i_1_n_0                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/not_rx_lckd_intd4                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/rxwaitesc_r                              |                3 |              4 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/c_sweep_delay[4]_i_2_n_0                                                                                                                      | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/temp_shift                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA[4]_i_2_n_0                                                                                                                                                                                    | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/s_delay_val_int0                                                                                            |                                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0_0                                                                                                                                                                                            | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                2 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA[4]_i_1_n_0                                                                                                                                                                                    | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                2 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0                                                                                                                                                                                              | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/E[0]                                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                   |                5 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                4 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/initial_delay[4]_i_2_n_0                                                                                                                      | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clear                                                                                     |                1 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[0].mipi_dphy_v4_1_3_dc_inst/s_delay_val_int0                                                                                            |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/lp_st_cnt[4]_i_1__1_n_0                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg_0                                                           |                2 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[0].mipi_dphy_v4_1_3_dc_inst/m_delay_val_int[4]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_req0                                                                                                                               | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                5 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/m_delay_val_int[4]_i_1__0_n_0                                                                               |                                                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/E[0]                                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/cl_enable_sync_i/s_level_out_bus_d3_reg[1]                                                         |                4 |              5 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/__0/i__n_0                                                                                                                                    | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/AR[0]                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/usedw[5]_i_1_n_1                                                                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_areset_r                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge24_U0/internal_full_n_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[0].mipi_dphy_v4_1_3_dc_inst/pdcount[5]_i_2_n_0                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[0].mipi_dphy_v4_1_3_dc_inst/pdcount[5]_i_1_n_0                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sErrSyndrome                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_req_i_1_n_0                                                                                                                        | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                2 |              6 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/pdcount[5]_i_2__0_n_0                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/pdcount[5]_i_1__0_n_0                                   |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge24_U0/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/waddr                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pout[6]_i_1__0_n_1                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[6]_i_1_n_1                                                                                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp_to_user/pout[6]_i_1__1_n_1                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                                                     | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/sel                                                                                                           | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/E[0]                                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                   |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/sel                                                                                                           | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_1                                                                                                                                                                                       | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_3[0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clear                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_2_4_i_i_reg_3890                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                       |                3 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][1]                                                                                                                                                                                  | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_2[0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_4[0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][3]                                                                                                                                                                                  | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                2 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][0]                                                                                                                                                                                  | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                1 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][2]                                                                                                                                                                                  | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[0].mipi_dphy_v4_1_3_dc_inst/pd_hold[7]_i_1_n_0                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/not_rx_lckd_intd4                                                                         |                1 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/pd_hold[7]_i_1__0_n_0                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/not_rx_lckd_intd4                                                                         |                1 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                                               | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1_n_0                             |                1 |              8 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                                               | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1__0_n_0                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/SR[0]                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/mul_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_ram/E[0]                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/E[0]                                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                                                     | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                                                      | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln6_axi                                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                     |                3 |              9 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/dout_valid_reg_1[0]                                                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_27_in                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                       |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/AXI_GammaCorrection_0/U0/axi_awready_i_1_n_0                                                                                                                                                                           |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi                                                                                                                     | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                           |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/AXI_BayerToRGB_0/U0/sLineBufferReadDataBuf_0                                                                                                                                                                                                                               | design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/AXI_BayerToRGB_0/U0/sel                                                                                                                                                                                                                                                    | design_1_i/AXI_BayerToRGB_0/U0/clear                                                                                                                                                                                              |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_reg_1435[11]_i_1_n_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_0_i_i_reg_314[11]_i_2_n_1                                                                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_0_i_i_reg_314                                                                                                                                                             |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                5 |             13 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                        |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_chan_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/en_cl_init_to_blk.init_to_cnt_level20                                                                                                 | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_i_1_n_0                                                     |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/x_0_i_i_i_reg_2080                                                                                                                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/x_0_i_i_i_reg_208                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             15 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                    |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                             |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/img_V_val_2_V_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1_n_0                             |                7 |             16 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1__0_n_0                          |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_1_7_i_i_reg_4990                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/y_reg_13650                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/Q[1]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/pkt_cnt_r0                                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1                                                                                |                4 |             16 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/pkt_cnt_r0                                                                                         | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/Q[0]                                                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sHeaderOut_reg[4]_0                                                                                                                                                                                                     | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_2500                                                                                                                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_reg_250                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/Q[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_330/ap_NS_fsm1                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_336/ap_NS_fsm1                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/img_V_val_1_V_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/mul_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_ram/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                          |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_1                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_stride[15]_i_1_n_1                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                           | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/img_V_val_0_V_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state16                                                                                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/y_0_i_i_reg_303                                                                                                                                                             |                4 |             16 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/not_rx_lckd_intd4                                                                         |                7 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                   |                8 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                   |               15 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                   |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState_reg[3]_0[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                    | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                   | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/tmp_val_0_V_reg_521[7]_i_1_n_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_2_i_i_reg_3460                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_i_reg_411                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/StrmMPix_V_val_0_V_read6                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/StrmMPix_V_val_0_V_read1                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter1_pix_val_V_2_8_i_i_reg_521                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               13 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_583                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[2].StoredGammaCoefsInst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               23 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_i_reg_444                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               11 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_i_reg_346                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_5_i_i_reg_4440                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_i_reg_378                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_i_reg_477                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_3_i_i_reg_3780                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_NS_fsm[4]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                   |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/axi_data_V_1_i_reg_227[23]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state4                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/eol_2_i_reg_310                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                6 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/AXI_BayerToRGB_0/U0/sel                                                                                                                                                                                                                                                    | design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[8]_i_1_n_0                                                                                                                                                                           |                9 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               11 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_3560                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sDataIn[23]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                4 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_27_in                                                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                8 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               12 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               13 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                                                | design_1_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                     |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/mul_ln135_loc_c14_U/U_design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_330/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[31]_i_1_n_1                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                                        | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                                                    | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |               15 |             32 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbEnInt                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[31]_i_1_n_1                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                8 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/pop0                                                                                                                                                                                                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge24_U0/Block_crit_edge24_U0_HwReg_frm_buffer_V_out_write                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             36 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               11 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                   |               13 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                         |                                                                                                                                                                                                                                   |                8 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             37 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop3[1].mipi_dphy_v4_1_3_dc_inst/p_12_in                                                                                                     |                                                                                                                                                                                                                                   |               11 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                   |               12 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/start_for_Bytes2AfYi_U/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               15 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2[45]_i_1_n_1                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               14 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               44 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/p_11_in                                                                                                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/y_0_i_i_i_reg_197                                                                                                                                                               |               13 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_i_reg_510[7]_i_1_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                   |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst                                                                                                   |               11 |             54 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK | design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                                                   |                7 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_3760                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/dout_valid_reg[0]                                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               18 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               10 |             71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload                                                                                                                    |                                                                                                                                                                                                                                   |               25 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          | design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[72]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                   |               16 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |                9 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/push                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/push                                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               20 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/pop0_0                                                                                                                                                                                              | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               11 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/AXI_BayerToRGB_0/U0/sel                                                                                                                                                                                                                                                    | design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                           |               29 |            118 |
|  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               50 |            152 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               73 |            159 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               43 |            172 |
|  design_1_i/clk_wiz_0/inst/clk_out3                                                                                                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               56 |            198 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                             |               82 |            242 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               91 |            266 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                   |              110 |            536 |
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


