<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"
"http://www.w3.org/TR/REC-html40/strict.dtd">
<HTML>
<HEAD>
	<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset=iso-8859-1">
	<TITLE>wsclib standard cell on-line data book</TITLE>
	<LINK REL=HOME HREF="../../../index.html">
	<LINK REL=UP HREF="../../../index.html">
	<LINK REL=PREV HREF="../wsclib013/lib_gif_index.html">
	<LINK REL=NEXT HREF="../rgalib013/lib_gif_index.html">
	<LINK REL=AUTHOR TITLE="Graham Petley" HREF="mailto:graham.petley@vlsitechnology.org">
	<META NAME="KEYWORDS" CONTENT="standard cell library download wsclib vxlib alliance graal magic dreal winspice xcircuit lasi xic vlsi asic graham petley">
	<META NAME="DESCRIPTION" CONTENT="on-line databook of the vgalib standard cell library
	with full layout and transistor schematics.">
	<META NAME="GENERATOR" CONTENT="La mano di Petlio">
	<META NAME="CREATED" CONTENT="20070528;07000000">
	<META NAME="CHANGED" CONTENT="20070528;07000000">
	<LINK REL="icon" HREF="../../logo.gif" TYPE="image/x-icon">
	<LINK REL="STYLESHEET" HREF="../../moslibraries.css" TYPE="text/css">
</HEAD>
<BODY>
<DIV CLASS="pagebox">
<TABLE CLASS="nav" BORDER=0>
<TR>
<TD>
<A HREF="../../../index.html">vlsitechnology.org</A>
<A HREF="lib_gif_index.html">/vgalib</A></TD>
<TD CLASS="nav">
<UL CLASS="dir">
<LI><A HREF="../../../index.html">UP</A></LI>
<LI><A HREF="../wsclib013/lib_gif_index.html">PREV</A></LI>
<LI><A HREF="../rgalib013/lib_gif_index.html">NEXT</A></LI>
</UL></TD></TR>
<TR><TD COLSPAN=2>
<H1 CLASS="content">vgalib standard cell library</H1>
</TD></TR></TABLE>

<DIV CLASS="col_1">
<P>Web data books
<UL CLASS="links">
<LI><A HREF="../sxlib013/lib_gif_index.html">sxlib</A></LI>
<LI><A HREF="../ssxlib013/lib_gif_index.html">ssxlib</A></LI>
<LI><A HREF="../vxlib013/lib_gif_index.html">vxlib</A></LI>
<LI><A HREF="../vsclib013/lib_gif_index.html">vsclib</A></LI>
<LI><A HREF="../wsclib013/lib_gif_index.html">wsclib</A></LI>
<LI><A HREF="../vgalib013/lib_gif_index.html" CLASS="current">vgalib</A></LI>
<LI><A HREF="../rgalib013/lib_gif_index.html">rgalib</A></LI>
</UL>
</DIV>

<DIV CLASS="col_2">
<P CLASS="first">
Viewable GIF files for the <B>vgalib</B>. This release contains
<B>20</B> inverting and non-inverting gates.
Each cell has a typical timing arc and input pin capacitance in
0.13&micro;m generic technology,
along with its leakage and dynamic power, size,
layout, and the transistor schematic.
Transistor sizes are given in lambda, where for this 0.13&micro;m
technology, lambda=0.055&micro;m.
The cell height is 88&nbsp;lambda (4.84&micro;m) with power supply
rails 8&nbsp;lambda (0.66&micro;m) wide in metal-2.
The maximum P&nbsp;and N&nbsp;transistor widths before folding
are 26&lambda; and 18&lambda; respectively.
<P>
This is a classic gate array library where each base has
four transistors and the bases are separated by field oxide.
</DIV>

<DIV CLASS="pagebox">
<P>
<A HREF="../../char_vsclib013.html">description of the vgalib characterisation methodology</A> (same as the vsclib)</P>

<P>
<A HREF="aoi21.html">aoi21 standard cell family, vgalib</A>
	<A HREF="aoi21.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 AND-NOR gates</A><BR>
<A HREF="iv1.html">iv1 standard cell family, vgalib</A>
	<A HREF="iv1.html" CLASS="nohighlight"> &nbsp;&nbsp;5&times; inverters</A><BR>
<A HREF="mxi2.html">mxi2 standard cell family, vgalib</A>
	<A HREF="mxi2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; inverting 2-way muxes</A><BR>
<A HREF="nd2.html">nd2 standard cell family, vgalib</A>
	<A HREF="nd2.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2-NAND gates</A><BR>
<A HREF="nd2a.html">nd2a standard cell family, vgalib</A>
	<A HREF="nd2a.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2-NAND gates with one inverting input</A><BR>
<A HREF="nd3.html">nd3 standard cell family, vgalib</A>
	<A HREF="nd3.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-NAND gates</A><BR>
<A HREF="nr2.html">nr2 standard cell family, vgalib</A>
	<A HREF="nr2.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2-NOR gates</A><BR>
<A HREF="nr2a.html">nr2a standard cell family, vgalib</A>
	<A HREF="nr2a.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2-NOR gates with one inverting input</A><BR>
<A HREF="nr3.html">nr3 standard cell family, vgalib</A>
	<A HREF="nr3.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-NOR gates</A><BR>
<A HREF="oai21.html">oai21 standard cell family, vgalib</A>
	<A HREF="oai21.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2/1 OR-NAND gates</A><BR>
<A HREF="xnr2.html">xnr2 standard cell family, vgalib</A>
	<A HREF="xnr2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2 input exclusive NOR gates</A><BR>
<A HREF="xor2.html">xor2 standard cell family, vgalib</A>
	<A HREF="xor2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2 input exclusive OR gates</A><BR>
<P></P>
<P></P>
<P><BR>
</DIV></DIV>
</BODY>
</HTML>