
NUCLEO TFG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004518  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800476c  0800476c  0000576c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800477c  0800477c  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  0800477c  0800477c  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800477c  0800477c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800477c  0800477c  0000577c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004780  08004780  00005780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004784  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  2000000c  08004790  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000094  08004790  00006094  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000adca  00000000  00000000  00006042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001566  00000000  00000000  00010e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  00012378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000693  00000000  00000000  00012c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aa7d  00000000  00000000  000132db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a84d  00000000  00000000  0003dd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114f46  00000000  00000000  000485a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d4eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002424  00000000  00000000  0015d530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0015f954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	2000000c 	.word	0x2000000c
 8000270:	00000000 	.word	0x00000000
 8000274:	08004754 	.word	0x08004754

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	20000010 	.word	0x20000010
 8000290:	08004754 	.word	0x08004754

08000294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029a:	f000 fa7f 	bl	800079c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f82f 	bl	8000300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a2:	f000 f8f1 	bl	8000488 <MX_GPIO_Init>
  MX_ADC1_Init();
 80002a6:	f000 f88b 	bl	80003c0 <MX_ADC1_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //GET ADC VALUE
	  HAL_ADC_Start(&hadc1);
 80002aa:	4812      	ldr	r0, [pc, #72]	@ (80002f4 <main+0x60>)
 80002ac:	f000 fefe 	bl	80010ac <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY);
 80002b0:	f04f 31ff 	mov.w	r1, #4294967295
 80002b4:	480f      	ldr	r0, [pc, #60]	@ (80002f4 <main+0x60>)
 80002b6:	f000 ffb3 	bl	8001220 <HAL_ADC_PollForConversion>
	  raw= HAL_ADC_GetValue(&hadc1);
 80002ba:	480e      	ldr	r0, [pc, #56]	@ (80002f4 <main+0x60>)
 80002bc:	f001 f888 	bl	80013d0 <HAL_ADC_GetValue>
 80002c0:	4603      	mov	r3, r0
 80002c2:	80fb      	strh	r3, [r7, #6]

	  //CONVERSION
	  volt = (raw * 3.3f) / 4095.0f;
 80002c4:	88fb      	ldrh	r3, [r7, #6]
 80002c6:	ee07 3a90 	vmov	s15, r3
 80002ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002ce:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80002f8 <main+0x64>
 80002d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80002d6:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80002fc <main+0x68>
 80002da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80002e2:	ee17 3a90 	vmov	r3, s15
 80002e6:	80bb      	strh	r3, [r7, #4]

	  HAL_Delay(50);
 80002e8:	2032      	movs	r0, #50	@ 0x32
 80002ea:	f000 fb15 	bl	8000918 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 80002ee:	bf00      	nop
 80002f0:	e7db      	b.n	80002aa <main+0x16>
 80002f2:	bf00      	nop
 80002f4:	20000028 	.word	0x20000028
 80002f8:	40533333 	.word	0x40533333
 80002fc:	457ff000 	.word	0x457ff000

08000300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b09c      	sub	sp, #112	@ 0x70
 8000304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000306:	f107 0320 	add.w	r3, r7, #32
 800030a:	2250      	movs	r2, #80	@ 0x50
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f004 f9f4 	bl	80046fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000314:	f107 0308 	add.w	r3, r7, #8
 8000318:	2200      	movs	r2, #0
 800031a:	601a      	str	r2, [r3, #0]
 800031c:	605a      	str	r2, [r3, #4]
 800031e:	609a      	str	r2, [r3, #8]
 8000320:	60da      	str	r2, [r3, #12]
 8000322:	611a      	str	r2, [r3, #16]
 8000324:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000326:	4b24      	ldr	r3, [pc, #144]	@ (80003b8 <SystemClock_Config+0xb8>)
 8000328:	691b      	ldr	r3, [r3, #16]
 800032a:	4a23      	ldr	r2, [pc, #140]	@ (80003b8 <SystemClock_Config+0xb8>)
 800032c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000330:	6113      	str	r3, [r2, #16]
 8000332:	4b21      	ldr	r3, [pc, #132]	@ (80003b8 <SystemClock_Config+0xb8>)
 8000334:	691b      	ldr	r3, [r3, #16]
 8000336:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800033e:	bf00      	nop
 8000340:	4b1d      	ldr	r3, [pc, #116]	@ (80003b8 <SystemClock_Config+0xb8>)
 8000342:	695b      	ldr	r3, [r3, #20]
 8000344:	f003 0308 	and.w	r3, r3, #8
 8000348:	2b08      	cmp	r3, #8
 800034a:	d1f9      	bne.n	8000340 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800034c:	2302      	movs	r3, #2
 800034e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000350:	2301      	movs	r3, #1
 8000352:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000354:	2308      	movs	r3, #8
 8000356:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000358:	2340      	movs	r3, #64	@ 0x40
 800035a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800035c:	2300      	movs	r3, #0
 800035e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000360:	f107 0320 	add.w	r3, r7, #32
 8000364:	4618      	mov	r0, r3
 8000366:	f001 ffa1 	bl	80022ac <HAL_RCC_OscConfig>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d001      	beq.n	8000374 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000370:	f000 f8ce 	bl	8000510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000374:	231f      	movs	r3, #31
 8000376:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000378:	2300      	movs	r3, #0
 800037a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000388:	2300      	movs	r3, #0
 800038a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800038c:	f107 0308 	add.w	r3, r7, #8
 8000390:	2101      	movs	r1, #1
 8000392:	4618      	mov	r0, r3
 8000394:	f002 fbc2 	bl	8002b1c <HAL_RCC_ClockConfig>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800039e:	f000 f8b7 	bl	8000510 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80003a2:	4b06      	ldr	r3, [pc, #24]	@ (80003bc <SystemClock_Config+0xbc>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a05      	ldr	r2, [pc, #20]	@ (80003bc <SystemClock_Config+0xbc>)
 80003a8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003ac:	6013      	str	r3, [r2, #0]
}
 80003ae:	bf00      	nop
 80003b0:	3770      	adds	r7, #112	@ 0x70
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	44020800 	.word	0x44020800
 80003bc:	40022000 	.word	0x40022000

080003c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b088      	sub	sp, #32
 80003c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003c6:	463b      	mov	r3, r7
 80003c8:	2220      	movs	r2, #32
 80003ca:	2100      	movs	r1, #0
 80003cc:	4618      	mov	r0, r3
 80003ce:	f004 f995 	bl	80046fc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80003d2:	4b2a      	ldr	r3, [pc, #168]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003d4:	4a2a      	ldr	r2, [pc, #168]	@ (8000480 <MX_ADC1_Init+0xc0>)
 80003d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003d8:	4b28      	ldr	r3, [pc, #160]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003da:	2200      	movs	r2, #0
 80003dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003de:	4b27      	ldr	r3, [pc, #156]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003e4:	4b25      	ldr	r3, [pc, #148]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003ea:	4b24      	ldr	r3, [pc, #144]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003f0:	4b22      	ldr	r3, [pc, #136]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003f2:	2204      	movs	r2, #4
 80003f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003f6:	4b21      	ldr	r3, [pc, #132]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003fc:	4b1f      	ldr	r3, [pc, #124]	@ (800047c <MX_ADC1_Init+0xbc>)
 80003fe:	2200      	movs	r2, #0
 8000400:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000402:	4b1e      	ldr	r3, [pc, #120]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000404:	2201      	movs	r2, #1
 8000406:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000408:	4b1c      	ldr	r3, [pc, #112]	@ (800047c <MX_ADC1_Init+0xbc>)
 800040a:	2200      	movs	r2, #0
 800040c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000410:	4b1a      	ldr	r3, [pc, #104]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000412:	2200      	movs	r2, #0
 8000414:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000416:	4b19      	ldr	r3, [pc, #100]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000418:	2200      	movs	r2, #0
 800041a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800041c:	4b17      	ldr	r3, [pc, #92]	@ (800047c <MX_ADC1_Init+0xbc>)
 800041e:	2200      	movs	r2, #0
 8000420:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000424:	4b15      	ldr	r3, [pc, #84]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000426:	2200      	movs	r2, #0
 8000428:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800042a:	4b14      	ldr	r3, [pc, #80]	@ (800047c <MX_ADC1_Init+0xbc>)
 800042c:	2200      	movs	r2, #0
 800042e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000430:	4b12      	ldr	r3, [pc, #72]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000432:	2200      	movs	r2, #0
 8000434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000438:	4810      	ldr	r0, [pc, #64]	@ (800047c <MX_ADC1_Init+0xbc>)
 800043a:	f000 fce3 	bl	8000e04 <HAL_ADC_Init>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000444:	f000 f864 	bl	8000510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000448:	4b0e      	ldr	r3, [pc, #56]	@ (8000484 <MX_ADC1_Init+0xc4>)
 800044a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044c:	2306      	movs	r3, #6
 800044e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000450:	2300      	movs	r3, #0
 8000452:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000454:	237f      	movs	r3, #127	@ 0x7f
 8000456:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000458:	2304      	movs	r3, #4
 800045a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800045c:	2300      	movs	r3, #0
 800045e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000460:	463b      	mov	r3, r7
 8000462:	4619      	mov	r1, r3
 8000464:	4805      	ldr	r0, [pc, #20]	@ (800047c <MX_ADC1_Init+0xbc>)
 8000466:	f000 ffc1 	bl	80013ec <HAL_ADC_ConfigChannel>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000470:	f000 f84e 	bl	8000510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000474:	bf00      	nop
 8000476:	3720      	adds	r7, #32
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	20000028 	.word	0x20000028
 8000480:	42028000 	.word	0x42028000
 8000484:	14f00020 	.word	0x14f00020

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b088      	sub	sp, #32
 800048c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	f107 030c 	add.w	r3, r7, #12
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
 8000498:	609a      	str	r2, [r3, #8]
 800049a:	60da      	str	r2, [r3, #12]
 800049c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800049e:	4b1a      	ldr	r3, [pc, #104]	@ (8000508 <MX_GPIO_Init+0x80>)
 80004a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004a4:	4a18      	ldr	r2, [pc, #96]	@ (8000508 <MX_GPIO_Init+0x80>)
 80004a6:	f043 0301 	orr.w	r3, r3, #1
 80004aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004ae:	4b16      	ldr	r3, [pc, #88]	@ (8000508 <MX_GPIO_Init+0x80>)
 80004b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	60bb      	str	r3, [r7, #8]
 80004ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004bc:	4b12      	ldr	r3, [pc, #72]	@ (8000508 <MX_GPIO_Init+0x80>)
 80004be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004c2:	4a11      	ldr	r2, [pc, #68]	@ (8000508 <MX_GPIO_Init+0x80>)
 80004c4:	f043 0302 	orr.w	r3, r3, #2
 80004c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80004cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000508 <MX_GPIO_Init+0x80>)
 80004ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80004d2:	f003 0302 	and.w	r3, r3, #2
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80004da:	2200      	movs	r2, #0
 80004dc:	2120      	movs	r1, #32
 80004de:	480b      	ldr	r0, [pc, #44]	@ (800050c <MX_GPIO_Init+0x84>)
 80004e0:	f001 fecc 	bl	800227c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80004e4:	2320      	movs	r3, #32
 80004e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e8:	2301      	movs	r3, #1
 80004ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f0:	2300      	movs	r3, #0
 80004f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80004f4:	f107 030c 	add.w	r3, r7, #12
 80004f8:	4619      	mov	r1, r3
 80004fa:	4804      	ldr	r0, [pc, #16]	@ (800050c <MX_GPIO_Init+0x84>)
 80004fc:	f001 fd6c 	bl	8001fd8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000500:	bf00      	nop
 8000502:	3720      	adds	r7, #32
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	44020c00 	.word	0x44020c00
 800050c:	42020000 	.word	0x42020000

08000510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000514:	b672      	cpsid	i
}
 8000516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000518:	bf00      	nop
 800051a:	e7fd      	b.n	8000518 <Error_Handler+0x8>

0800051c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
	...

0800052c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b0be      	sub	sp, #248	@ 0xf8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000534:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
 8000542:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	22d0      	movs	r2, #208	@ 0xd0
 800054a:	2100      	movs	r1, #0
 800054c:	4618      	mov	r0, r3
 800054e:	f004 f8d5 	bl	80046fc <memset>
  if(hadc->Instance==ADC1)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a23      	ldr	r2, [pc, #140]	@ (80005e4 <HAL_ADC_MspInit+0xb8>)
 8000558:	4293      	cmp	r3, r2
 800055a:	d13f      	bne.n	80005dc <HAL_ADC_MspInit+0xb0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800055c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000560:	f04f 0300 	mov.w	r3, #0
 8000564:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8000568:	2300      	movs	r3, #0
 800056a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	4618      	mov	r0, r3
 8000574:	f002 fdd2 	bl	800311c <HAL_RCCEx_PeriphCLKConfig>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <HAL_ADC_MspInit+0x56>
    {
      Error_Handler();
 800057e:	f7ff ffc7 	bl	8000510 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000582:	4b19      	ldr	r3, [pc, #100]	@ (80005e8 <HAL_ADC_MspInit+0xbc>)
 8000584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000588:	4a17      	ldr	r2, [pc, #92]	@ (80005e8 <HAL_ADC_MspInit+0xbc>)
 800058a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800058e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000592:	4b15      	ldr	r3, [pc, #84]	@ (80005e8 <HAL_ADC_MspInit+0xbc>)
 8000594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a0:	4b11      	ldr	r3, [pc, #68]	@ (80005e8 <HAL_ADC_MspInit+0xbc>)
 80005a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005a6:	4a10      	ldr	r2, [pc, #64]	@ (80005e8 <HAL_ADC_MspInit+0xbc>)
 80005a8:	f043 0302 	orr.w	r3, r3, #2
 80005ac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80005b0:	4b0d      	ldr	r3, [pc, #52]	@ (80005e8 <HAL_ADC_MspInit+0xbc>)
 80005b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005b6:	f003 0302 	and.w	r3, r3, #2
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005be:	2302      	movs	r3, #2
 80005c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005c4:	2303      	movs	r3, #3
 80005c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	2300      	movs	r3, #0
 80005cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80005d4:	4619      	mov	r1, r3
 80005d6:	4805      	ldr	r0, [pc, #20]	@ (80005ec <HAL_ADC_MspInit+0xc0>)
 80005d8:	f001 fcfe 	bl	8001fd8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80005dc:	bf00      	nop
 80005de:	37f8      	adds	r7, #248	@ 0xf8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	42028000 	.word	0x42028000
 80005e8:	44020c00 	.word	0x44020c00
 80005ec:	42020400 	.word	0x42020400

080005f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <NMI_Handler+0x4>

080005f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <HardFault_Handler+0x4>

08000600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000604:	bf00      	nop
 8000606:	e7fd      	b.n	8000604 <MemManage_Handler+0x4>

08000608 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <BusFault_Handler+0x4>

08000610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <UsageFault_Handler+0x4>

08000618 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr

08000626 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000626:	b480      	push	{r7}
 8000628:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr

08000634 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr

08000642 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000642:	b580      	push	{r7, lr}
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000646:	f000 f947 	bl	80008d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000656:	4b35      	ldr	r3, [pc, #212]	@ (800072c <SystemInit+0xdc>)
 8000658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800065c:	4a33      	ldr	r2, [pc, #204]	@ (800072c <SystemInit+0xdc>)
 800065e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000662:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000666:	4b32      	ldr	r3, [pc, #200]	@ (8000730 <SystemInit+0xe0>)
 8000668:	2201      	movs	r2, #1
 800066a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800066c:	4b30      	ldr	r3, [pc, #192]	@ (8000730 <SystemInit+0xe0>)
 800066e:	2200      	movs	r2, #0
 8000670:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000672:	4b2f      	ldr	r3, [pc, #188]	@ (8000730 <SystemInit+0xe0>)
 8000674:	2200      	movs	r2, #0
 8000676:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000678:	4b2d      	ldr	r3, [pc, #180]	@ (8000730 <SystemInit+0xe0>)
 800067a:	681a      	ldr	r2, [r3, #0]
 800067c:	492c      	ldr	r1, [pc, #176]	@ (8000730 <SystemInit+0xe0>)
 800067e:	4b2d      	ldr	r3, [pc, #180]	@ (8000734 <SystemInit+0xe4>)
 8000680:	4013      	ands	r3, r2
 8000682:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000684:	4b2a      	ldr	r3, [pc, #168]	@ (8000730 <SystemInit+0xe0>)
 8000686:	2200      	movs	r2, #0
 8000688:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800068a:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <SystemInit+0xe0>)
 800068c:	2200      	movs	r2, #0
 800068e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000690:	4b27      	ldr	r3, [pc, #156]	@ (8000730 <SystemInit+0xe0>)
 8000692:	2200      	movs	r2, #0
 8000694:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000696:	4b26      	ldr	r3, [pc, #152]	@ (8000730 <SystemInit+0xe0>)
 8000698:	4a27      	ldr	r2, [pc, #156]	@ (8000738 <SystemInit+0xe8>)
 800069a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800069c:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <SystemInit+0xe0>)
 800069e:	2200      	movs	r2, #0
 80006a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80006a2:	4b23      	ldr	r3, [pc, #140]	@ (8000730 <SystemInit+0xe0>)
 80006a4:	4a24      	ldr	r2, [pc, #144]	@ (8000738 <SystemInit+0xe8>)
 80006a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80006a8:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <SystemInit+0xe0>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80006ae:	4b20      	ldr	r3, [pc, #128]	@ (8000730 <SystemInit+0xe0>)
 80006b0:	4a21      	ldr	r2, [pc, #132]	@ (8000738 <SystemInit+0xe8>)
 80006b2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80006b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000730 <SystemInit+0xe0>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <SystemInit+0xe0>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a1c      	ldr	r2, [pc, #112]	@ (8000730 <SystemInit+0xe0>)
 80006c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000730 <SystemInit+0xe0>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006cc:	4b17      	ldr	r3, [pc, #92]	@ (800072c <SystemInit+0xdc>)
 80006ce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80006d2:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80006d4:	4b19      	ldr	r3, [pc, #100]	@ (800073c <SystemInit+0xec>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80006dc:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80006e4:	d003      	beq.n	80006ee <SystemInit+0x9e>
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80006ec:	d117      	bne.n	800071e <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80006ee:	4b13      	ldr	r3, [pc, #76]	@ (800073c <SystemInit+0xec>)
 80006f0:	69db      	ldr	r3, [r3, #28]
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d005      	beq.n	8000706 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80006fa:	4b10      	ldr	r3, [pc, #64]	@ (800073c <SystemInit+0xec>)
 80006fc:	4a10      	ldr	r2, [pc, #64]	@ (8000740 <SystemInit+0xf0>)
 80006fe:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000700:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <SystemInit+0xec>)
 8000702:	4a10      	ldr	r2, [pc, #64]	@ (8000744 <SystemInit+0xf4>)
 8000704:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000706:	4b0d      	ldr	r3, [pc, #52]	@ (800073c <SystemInit+0xec>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	4a0c      	ldr	r2, [pc, #48]	@ (800073c <SystemInit+0xec>)
 800070c:	f043 0302 	orr.w	r3, r3, #2
 8000710:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000712:	4b0a      	ldr	r3, [pc, #40]	@ (800073c <SystemInit+0xec>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	4a09      	ldr	r2, [pc, #36]	@ (800073c <SystemInit+0xec>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	61d3      	str	r3, [r2, #28]
  }
}
 800071e:	bf00      	nop
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	e000ed00 	.word	0xe000ed00
 8000730:	44020c00 	.word	0x44020c00
 8000734:	eae2eae3 	.word	0xeae2eae3
 8000738:	01010280 	.word	0x01010280
 800073c:	40022000 	.word	0x40022000
 8000740:	08192a3b 	.word	0x08192a3b
 8000744:	4c5d6e7f 	.word	0x4c5d6e7f

08000748 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000748:	480d      	ldr	r0, [pc, #52]	@ (8000780 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800074a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800074c:	f7ff ff80 	bl	8000650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000750:	480c      	ldr	r0, [pc, #48]	@ (8000784 <LoopForever+0x6>)
  ldr r1, =_edata
 8000752:	490d      	ldr	r1, [pc, #52]	@ (8000788 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000754:	4a0d      	ldr	r2, [pc, #52]	@ (800078c <LoopForever+0xe>)
  movs r3, #0
 8000756:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000758:	e002      	b.n	8000760 <LoopCopyDataInit>

0800075a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800075c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800075e:	3304      	adds	r3, #4

08000760 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000760:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000762:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000764:	d3f9      	bcc.n	800075a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000766:	4a0a      	ldr	r2, [pc, #40]	@ (8000790 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000768:	4c0a      	ldr	r4, [pc, #40]	@ (8000794 <LoopForever+0x16>)
  movs r3, #0
 800076a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800076c:	e001      	b.n	8000772 <LoopFillZerobss>

0800076e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800076e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000770:	3204      	adds	r2, #4

08000772 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000772:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000774:	d3fb      	bcc.n	800076e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000776:	f003 ffc9 	bl	800470c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800077a:	f7ff fd8b 	bl	8000294 <main>

0800077e <LoopForever>:

LoopForever:
    b LoopForever
 800077e:	e7fe      	b.n	800077e <LoopForever>
  ldr   r0, =_estack
 8000780:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000784:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000788:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800078c:	08004784 	.word	0x08004784
  ldr r2, =_sbss
 8000790:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000794:	20000094 	.word	0x20000094

08000798 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000798:	e7fe      	b.n	8000798 <ADC1_IRQHandler>
	...

0800079c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a0:	2003      	movs	r0, #3
 80007a2:	f001 fb44 	bl	8001e2e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80007a6:	f002 fb71 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 80007aa:	4602      	mov	r2, r0
 80007ac:	4b0c      	ldr	r3, [pc, #48]	@ (80007e0 <HAL_Init+0x44>)
 80007ae:	6a1b      	ldr	r3, [r3, #32]
 80007b0:	f003 030f 	and.w	r3, r3, #15
 80007b4:	490b      	ldr	r1, [pc, #44]	@ (80007e4 <HAL_Init+0x48>)
 80007b6:	5ccb      	ldrb	r3, [r1, r3]
 80007b8:	fa22 f303 	lsr.w	r3, r2, r3
 80007bc:	4a0a      	ldr	r2, [pc, #40]	@ (80007e8 <HAL_Init+0x4c>)
 80007be:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007c0:	2004      	movs	r0, #4
 80007c2:	f001 fb7b 	bl	8001ebc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007c6:	200f      	movs	r0, #15
 80007c8:	f000 f810 	bl	80007ec <HAL_InitTick>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	e002      	b.n	80007dc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80007d6:	f7ff fea1 	bl	800051c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007da:	2300      	movs	r3, #0
}
 80007dc:	4618      	mov	r0, r3
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	44020c00 	.word	0x44020c00
 80007e4:	0800476c 	.word	0x0800476c
 80007e8:	20000000 	.word	0x20000000

080007ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80007f4:	2300      	movs	r3, #0
 80007f6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80007f8:	4b33      	ldr	r3, [pc, #204]	@ (80008c8 <HAL_InitTick+0xdc>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d101      	bne.n	8000804 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000800:	2301      	movs	r3, #1
 8000802:	e05c      	b.n	80008be <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000804:	4b31      	ldr	r3, [pc, #196]	@ (80008cc <HAL_InitTick+0xe0>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f003 0304 	and.w	r3, r3, #4
 800080c:	2b04      	cmp	r3, #4
 800080e:	d10c      	bne.n	800082a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000810:	4b2f      	ldr	r3, [pc, #188]	@ (80008d0 <HAL_InitTick+0xe4>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	4b2c      	ldr	r3, [pc, #176]	@ (80008c8 <HAL_InitTick+0xdc>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4619      	mov	r1, r3
 800081a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800081e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000822:	fbb2 f3f3 	udiv	r3, r2, r3
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	e037      	b.n	800089a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800082a:	f001 fb9f 	bl	8001f6c <HAL_SYSTICK_GetCLKSourceConfig>
 800082e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	2b02      	cmp	r3, #2
 8000834:	d023      	beq.n	800087e <HAL_InitTick+0x92>
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	2b02      	cmp	r3, #2
 800083a:	d82d      	bhi.n	8000898 <HAL_InitTick+0xac>
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d003      	beq.n	800084a <HAL_InitTick+0x5e>
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d00d      	beq.n	8000864 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000848:	e026      	b.n	8000898 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800084a:	4b21      	ldr	r3, [pc, #132]	@ (80008d0 <HAL_InitTick+0xe4>)
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <HAL_InitTick+0xdc>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	4619      	mov	r1, r3
 8000854:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000858:	fbb3 f3f1 	udiv	r3, r3, r1
 800085c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000860:	60fb      	str	r3, [r7, #12]
        break;
 8000862:	e01a      	b.n	800089a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000864:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <HAL_InitTick+0xdc>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	461a      	mov	r2, r3
 800086a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800086e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000872:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000876:	fbb2 f3f3 	udiv	r3, r2, r3
 800087a:	60fb      	str	r3, [r7, #12]
        break;
 800087c:	e00d      	b.n	800089a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800087e:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <HAL_InitTick+0xdc>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	461a      	mov	r2, r3
 8000884:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000888:	fbb3 f3f2 	udiv	r3, r3, r2
 800088c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000890:	fbb2 f3f3 	udiv	r3, r2, r3
 8000894:	60fb      	str	r3, [r7, #12]
        break;
 8000896:	e000      	b.n	800089a <HAL_InitTick+0xae>
        break;
 8000898:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800089a:	68f8      	ldr	r0, [r7, #12]
 800089c:	f001 faec 	bl	8001e78 <HAL_SYSTICK_Config>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	e009      	b.n	80008be <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008aa:	2200      	movs	r2, #0
 80008ac:	6879      	ldr	r1, [r7, #4]
 80008ae:	f04f 30ff 	mov.w	r0, #4294967295
 80008b2:	f001 fac7 	bl	8001e44 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80008b6:	4a07      	ldr	r2, [pc, #28]	@ (80008d4 <HAL_InitTick+0xe8>)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80008bc:	2300      	movs	r3, #0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000008 	.word	0x20000008
 80008cc:	e000e010 	.word	0xe000e010
 80008d0:	20000000 	.word	0x20000000
 80008d4:	20000004 	.word	0x20000004

080008d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <HAL_IncTick+0x20>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	461a      	mov	r2, r3
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <HAL_IncTick+0x24>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4413      	add	r3, r2
 80008e8:	4a04      	ldr	r2, [pc, #16]	@ (80008fc <HAL_IncTick+0x24>)
 80008ea:	6013      	str	r3, [r2, #0]
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	20000008 	.word	0x20000008
 80008fc:	20000090 	.word	0x20000090

08000900 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  return uwTick;
 8000904:	4b03      	ldr	r3, [pc, #12]	@ (8000914 <HAL_GetTick+0x14>)
 8000906:	681b      	ldr	r3, [r3, #0]
}
 8000908:	4618      	mov	r0, r3
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	20000090 	.word	0x20000090

08000918 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000920:	f7ff ffee 	bl	8000900 <HAL_GetTick>
 8000924:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000930:	d005      	beq.n	800093e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000932:	4b0a      	ldr	r3, [pc, #40]	@ (800095c <HAL_Delay+0x44>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	461a      	mov	r2, r3
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	4413      	add	r3, r2
 800093c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800093e:	bf00      	nop
 8000940:	f7ff ffde 	bl	8000900 <HAL_GetTick>
 8000944:	4602      	mov	r2, r0
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	68fa      	ldr	r2, [r7, #12]
 800094c:	429a      	cmp	r2, r3
 800094e:	d8f7      	bhi.n	8000940 <HAL_Delay+0x28>
  {
  }
}
 8000950:	bf00      	nop
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000008 	.word	0x20000008

08000960 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	431a      	orrs	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	609a      	str	r2, [r3, #8]
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000986:	b480      	push	{r7}
 8000988:	b083      	sub	sp, #12
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
 800098e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	431a      	orrs	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	609a      	str	r2, [r3, #8]
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80009bc:	4618      	mov	r0, r3
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80009d6:	f043 0201 	orr.w	r2, r3, #1
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80009e0:	bf00      	nop
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80009f6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80009fa:	4a05      	ldr	r2, [pc, #20]	@ (8000a10 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr
 8000a10:	42028000 	.word	0x42028000

08000a14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b087      	sub	sp, #28
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
 8000a20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	3360      	adds	r3, #96	@ 0x60
 8000a26:	461a      	mov	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4413      	add	r3, r2
 8000a2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <LL_ADC_SetOffset+0x44>)
 8000a36:	4013      	ands	r3, r2
 8000a38:	687a      	ldr	r2, [r7, #4]
 8000a3a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000a3e:	683a      	ldr	r2, [r7, #0]
 8000a40:	430a      	orrs	r2, r1
 8000a42:	4313      	orrs	r3, r2
 8000a44:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000a4c:	bf00      	nop
 8000a4e:	371c      	adds	r7, #28
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	03fff000 	.word	0x03fff000

08000a5c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3360      	adds	r3, #96	@ 0x60
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	4413      	add	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b087      	sub	sp, #28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3360      	adds	r3, #96	@ 0x60
 8000a98:	461a      	mov	r2, r3
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	4413      	add	r3, r2
 8000aa0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	431a      	orrs	r2, r3
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000ab2:	bf00      	nop
 8000ab4:	371c      	adds	r7, #28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr

08000abe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	b087      	sub	sp, #28
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	60f8      	str	r0, [r7, #12]
 8000ac6:	60b9      	str	r1, [r7, #8]
 8000ac8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	3360      	adds	r3, #96	@ 0x60
 8000ace:	461a      	mov	r2, r3
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	431a      	orrs	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000ae8:	bf00      	nop
 8000aea:	371c      	adds	r7, #28
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b087      	sub	sp, #28
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	3360      	adds	r3, #96	@ 0x60
 8000b04:	461a      	mov	r2, r3
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	4413      	add	r3, r2
 8000b0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000b1e:	bf00      	nop
 8000b20:	371c      	adds	r7, #28
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr

08000b2a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	b083      	sub	sp, #12
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
 8000b32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	695b      	ldr	r3, [r3, #20]
 8000b38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	431a      	orrs	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	615a      	str	r2, [r3, #20]
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000b64:	2301      	movs	r3, #1
 8000b66:	e000      	b.n	8000b6a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b087      	sub	sp, #28
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	3330      	adds	r3, #48	@ 0x30
 8000b86:	461a      	mov	r2, r3
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	0a1b      	lsrs	r3, r3, #8
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	f003 030c 	and.w	r3, r3, #12
 8000b92:	4413      	add	r3, r2
 8000b94:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	f003 031f 	and.w	r3, r3, #31
 8000ba0:	211f      	movs	r1, #31
 8000ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	401a      	ands	r2, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	0e9b      	lsrs	r3, r3, #26
 8000bae:	f003 011f 	and.w	r1, r3, #31
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	f003 031f 	and.w	r3, r3, #31
 8000bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbc:	431a      	orrs	r2, r3
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000bc2:	bf00      	nop
 8000bc4:	371c      	adds	r7, #28
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	b087      	sub	sp, #28
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	60f8      	str	r0, [r7, #12]
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3314      	adds	r3, #20
 8000bde:	461a      	mov	r2, r3
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	0e5b      	lsrs	r3, r3, #25
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	f003 0304 	and.w	r3, r3, #4
 8000bea:	4413      	add	r3, r2
 8000bec:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	0d1b      	lsrs	r3, r3, #20
 8000bf6:	f003 031f 	and.w	r3, r3, #31
 8000bfa:	2107      	movs	r1, #7
 8000bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000c00:	43db      	mvns	r3, r3
 8000c02:	401a      	ands	r2, r3
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	0d1b      	lsrs	r3, r3, #20
 8000c08:	f003 031f 	and.w	r3, r3, #31
 8000c0c:	6879      	ldr	r1, [r7, #4]
 8000c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c12:	431a      	orrs	r2, r3
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000c18:	bf00      	nop
 8000c1a:	371c      	adds	r7, #28
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	401a      	ands	r2, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f003 0318 	and.w	r3, r3, #24
 8000c46:	4908      	ldr	r1, [pc, #32]	@ (8000c68 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000c48:	40d9      	lsrs	r1, r3
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	400b      	ands	r3, r1
 8000c4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000c52:	431a      	orrs	r2, r3
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	000fffff 	.word	0x000fffff

08000c6c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	689b      	ldr	r3, [r3, #8]
 8000c78:	f003 031f 	and.w	r3, r3, #31
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000cb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	6093      	str	r3, [r2, #8]
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000cd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cdc:	d101      	bne.n	8000ce2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e000      	b.n	8000ce4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000ce2:	2300      	movs	r3, #0
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000d00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000d2c:	d101      	bne.n	8000d32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e000      	b.n	8000d34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000d50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d54:	f043 0201 	orr.w	r2, r3, #1
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d101      	bne.n	8000d80 <LL_ADC_IsEnabled+0x18>
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e000      	b.n	8000d82 <LL_ADC_IsEnabled+0x1a>
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b083      	sub	sp, #12
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000d9e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000da2:	f043 0204 	orr.w	r2, r3, #4
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f003 0304 	and.w	r3, r3, #4
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	d101      	bne.n	8000dce <LL_ADC_REG_IsConversionOngoing+0x18>
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e000      	b.n	8000dd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000dce:	2300      	movs	r3, #0
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f003 0308 	and.w	r3, r3, #8
 8000dec:	2b08      	cmp	r3, #8
 8000dee:	d101      	bne.n	8000df4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000df0:	2301      	movs	r3, #1
 8000df2:	e000      	b.n	8000df6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000df4:	2300      	movs	r3, #0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
	...

08000e04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e04:	b590      	push	{r4, r7, lr}
 8000e06:	b089      	sub	sp, #36	@ 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e136      	b.n	800108c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	691b      	ldr	r3, [r3, #16]
 8000e22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d109      	bne.n	8000e40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff fb7d 	bl	800052c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2200      	movs	r2, #0
 8000e36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff ff3f 	bl	8000cc8 <LL_ADC_IsDeepPowerDownEnabled>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d004      	beq.n	8000e5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ff25 	bl	8000ca4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ff5a 	bl	8000d18 <LL_ADC_IsInternalRegulatorEnabled>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d115      	bne.n	8000e96 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff ff3e 	bl	8000cf0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000e74:	4b87      	ldr	r3, [pc, #540]	@ (8001094 <HAL_ADC_Init+0x290>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	099b      	lsrs	r3, r3, #6
 8000e7a:	4a87      	ldr	r2, [pc, #540]	@ (8001098 <HAL_ADC_Init+0x294>)
 8000e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e80:	099b      	lsrs	r3, r3, #6
 8000e82:	3301      	adds	r3, #1
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000e88:	e002      	b.n	8000e90 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1f9      	bne.n	8000e8a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff ff3c 	bl	8000d18 <LL_ADC_IsInternalRegulatorEnabled>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10d      	bne.n	8000ec2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eaa:	f043 0210 	orr.w	r2, r3, #16
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000eb6:	f043 0201 	orr.w	r2, r3, #1
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff75 	bl	8000db6 <LL_ADC_REG_IsConversionOngoing>
 8000ecc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed2:	f003 0310 	and.w	r3, r3, #16
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	f040 80cf 	bne.w	800107a <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f040 80cb 	bne.w	800107a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000eec:	f043 0202 	orr.w	r2, r3, #2
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff35 	bl	8000d68 <LL_ADC_IsEnabled>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d110      	bne.n	8000f26 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000f04:	4865      	ldr	r0, [pc, #404]	@ (800109c <HAL_ADC_Init+0x298>)
 8000f06:	f7ff ff2f 	bl	8000d68 <LL_ADC_IsEnabled>
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	4864      	ldr	r0, [pc, #400]	@ (80010a0 <HAL_ADC_Init+0x29c>)
 8000f0e:	f7ff ff2b 	bl	8000d68 <LL_ADC_IsEnabled>
 8000f12:	4603      	mov	r3, r0
 8000f14:	4323      	orrs	r3, r4
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d105      	bne.n	8000f26 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4860      	ldr	r0, [pc, #384]	@ (80010a4 <HAL_ADC_Init+0x2a0>)
 8000f22:	f7ff fd1d 	bl	8000960 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	7e5b      	ldrb	r3, [r3, #25]
 8000f2a:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000f30:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000f36:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000f3c:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f44:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d106      	bne.n	8000f62 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	045b      	lsls	r3, r3, #17
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d009      	beq.n	8000f7e <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f6e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f76:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	68da      	ldr	r2, [r3, #12]
 8000f84:	4b48      	ldr	r3, [pc, #288]	@ (80010a8 <HAL_ADC_Init+0x2a4>)
 8000f86:	4013      	ands	r3, r2
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	69b9      	ldr	r1, [r7, #24]
 8000f8e:	430b      	orrs	r3, r1
 8000f90:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff ff15 	bl	8000ddc <LL_ADC_INJ_IsConversionOngoing>
 8000fb2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d13d      	bne.n	8001036 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d13a      	bne.n	8001036 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	7e1b      	ldrb	r3, [r3, #24]
 8000fc4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000fcc:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000fdc:	f023 0302 	bic.w	r3, r3, #2
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	69b9      	ldr	r1, [r7, #24]
 8000fe6:	430b      	orrs	r3, r1
 8000fe8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d118      	bne.n	8001026 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000ffe:	f023 0304 	bic.w	r3, r3, #4
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800100a:	4311      	orrs	r1, r2
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001010:	4311      	orrs	r1, r2
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001016:	430a      	orrs	r2, r1
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f042 0201 	orr.w	r2, r2, #1
 8001022:	611a      	str	r2, [r3, #16]
 8001024:	e007      	b.n	8001036 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	691a      	ldr	r2, [r3, #16]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f022 0201 	bic.w	r2, r2, #1
 8001034:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	691b      	ldr	r3, [r3, #16]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d10c      	bne.n	8001058 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001044:	f023 010f 	bic.w	r1, r3, #15
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	69db      	ldr	r3, [r3, #28]
 800104c:	1e5a      	subs	r2, r3, #1
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	430a      	orrs	r2, r1
 8001054:	631a      	str	r2, [r3, #48]	@ 0x30
 8001056:	e007      	b.n	8001068 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f022 020f 	bic.w	r2, r2, #15
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106c:	f023 0303 	bic.w	r3, r3, #3
 8001070:	f043 0201 	orr.w	r2, r3, #1
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	659a      	str	r2, [r3, #88]	@ 0x58
 8001078:	e007      	b.n	800108a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	f043 0210 	orr.w	r2, r3, #16
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800108a:	7ffb      	ldrb	r3, [r7, #31]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3724      	adds	r7, #36	@ 0x24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd90      	pop	{r4, r7, pc}
 8001094:	20000000 	.word	0x20000000
 8001098:	053e2d63 	.word	0x053e2d63
 800109c:	42028000 	.word	0x42028000
 80010a0:	42028100 	.word	0x42028100
 80010a4:	42028300 	.word	0x42028300
 80010a8:	fff04007 	.word	0xfff04007

080010ac <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80010b4:	4857      	ldr	r0, [pc, #348]	@ (8001214 <HAL_ADC_Start+0x168>)
 80010b6:	f7ff fdd9 	bl	8000c6c <LL_ADC_GetMultimode>
 80010ba:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fe78 	bl	8000db6 <LL_ADC_REG_IsConversionOngoing>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	f040 809c 	bne.w	8001206 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d101      	bne.n	80010dc <HAL_ADC_Start+0x30>
 80010d8:	2302      	movs	r3, #2
 80010da:	e097      	b.n	800120c <HAL_ADC_Start+0x160>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2201      	movs	r2, #1
 80010e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f000 fd91 	bl	8001c0c <ADC_Enable>
 80010ea:	4603      	mov	r3, r0
 80010ec:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80010ee:	7dfb      	ldrb	r3, [r7, #23]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f040 8083 	bne.w	80011fc <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80010fe:	f023 0301 	bic.w	r3, r3, #1
 8001102:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a42      	ldr	r2, [pc, #264]	@ (8001218 <HAL_ADC_Start+0x16c>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d002      	beq.n	800111a <HAL_ADC_Start+0x6e>
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	e000      	b.n	800111c <HAL_ADC_Start+0x70>
 800111a:	4b40      	ldr	r3, [pc, #256]	@ (800121c <HAL_ADC_Start+0x170>)
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	4293      	cmp	r3, r2
 8001122:	d002      	beq.n	800112a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d105      	bne.n	8001136 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800113e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001142:	d106      	bne.n	8001152 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001148:	f023 0206 	bic.w	r2, r3, #6
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001150:	e002      	b.n	8001158 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	221c      	movs	r2, #28
 800115e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a2a      	ldr	r2, [pc, #168]	@ (8001218 <HAL_ADC_Start+0x16c>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d002      	beq.n	8001178 <HAL_ADC_Start+0xcc>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	e000      	b.n	800117a <HAL_ADC_Start+0xce>
 8001178:	4b28      	ldr	r3, [pc, #160]	@ (800121c <HAL_ADC_Start+0x170>)
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	6812      	ldr	r2, [r2, #0]
 800117e:	4293      	cmp	r3, r2
 8001180:	d008      	beq.n	8001194 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d005      	beq.n	8001194 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	2b05      	cmp	r3, #5
 800118c:	d002      	beq.n	8001194 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	2b09      	cmp	r3, #9
 8001192:	d114      	bne.n	80011be <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d007      	beq.n	80011b2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fde9 	bl	8000d8e <LL_ADC_REG_StartConversion>
 80011bc:	e025      	b.n	800120a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a12      	ldr	r2, [pc, #72]	@ (8001218 <HAL_ADC_Start+0x16c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d002      	beq.n	80011da <HAL_ADC_Start+0x12e>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	e000      	b.n	80011dc <HAL_ADC_Start+0x130>
 80011da:	4b10      	ldr	r3, [pc, #64]	@ (800121c <HAL_ADC_Start+0x170>)
 80011dc:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d00f      	beq.n	800120a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80011fa:	e006      	b.n	800120a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001204:	e001      	b.n	800120a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001206:	2302      	movs	r3, #2
 8001208:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800120a:	7dfb      	ldrb	r3, [r7, #23]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	42028300 	.word	0x42028300
 8001218:	42028100 	.word	0x42028100
 800121c:	42028000 	.word	0x42028000

08001220 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800122a:	4866      	ldr	r0, [pc, #408]	@ (80013c4 <HAL_ADC_PollForConversion+0x1a4>)
 800122c:	f7ff fd1e 	bl	8000c6c <LL_ADC_GetMultimode>
 8001230:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	2b08      	cmp	r3, #8
 8001238:	d102      	bne.n	8001240 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800123a:	2308      	movs	r3, #8
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	e02a      	b.n	8001296 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d005      	beq.n	8001252 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	2b05      	cmp	r3, #5
 800124a:	d002      	beq.n	8001252 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	2b09      	cmp	r3, #9
 8001250:	d111      	bne.n	8001276 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	2b00      	cmp	r3, #0
 800125e:	d007      	beq.n	8001270 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001264:	f043 0220 	orr.w	r2, r3, #32
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e0a4      	b.n	80013ba <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001270:	2304      	movs	r3, #4
 8001272:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001274:	e00f      	b.n	8001296 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001276:	4853      	ldr	r0, [pc, #332]	@ (80013c4 <HAL_ADC_PollForConversion+0x1a4>)
 8001278:	f7ff fd06 	bl	8000c88 <LL_ADC_GetMultiDMATransfer>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d007      	beq.n	8001292 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001286:	f043 0220 	orr.w	r2, r3, #32
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e093      	b.n	80013ba <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001292:	2304      	movs	r3, #4
 8001294:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001296:	f7ff fb33 	bl	8000900 <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800129c:	e021      	b.n	80012e2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a4:	d01d      	beq.n	80012e2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80012a6:	f7ff fb2b 	bl	8000900 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d302      	bcc.n	80012bc <HAL_ADC_PollForConversion+0x9c>
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d112      	bne.n	80012e2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10b      	bne.n	80012e2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ce:	f043 0204 	orr.w	r2, r3, #4
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e06b      	b.n	80013ba <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d0d6      	beq.n	800129e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fc25 	bl	8000b50 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d01c      	beq.n	8001346 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	7e5b      	ldrb	r3, [r3, #25]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d118      	bne.n	8001346 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	2b08      	cmp	r3, #8
 8001320:	d111      	bne.n	8001346 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001326:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001332:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d105      	bne.n	8001346 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800133e:	f043 0201 	orr.w	r2, r3, #1
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a1f      	ldr	r2, [pc, #124]	@ (80013c8 <HAL_ADC_PollForConversion+0x1a8>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d002      	beq.n	8001356 <HAL_ADC_PollForConversion+0x136>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	e000      	b.n	8001358 <HAL_ADC_PollForConversion+0x138>
 8001356:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <HAL_ADC_PollForConversion+0x1ac>)
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	6812      	ldr	r2, [r2, #0]
 800135c:	4293      	cmp	r3, r2
 800135e:	d008      	beq.n	8001372 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d005      	beq.n	8001372 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	2b05      	cmp	r3, #5
 800136a:	d002      	beq.n	8001372 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	2b09      	cmp	r3, #9
 8001370:	d104      	bne.n	800137c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	61bb      	str	r3, [r7, #24]
 800137a:	e00c      	b.n	8001396 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a11      	ldr	r2, [pc, #68]	@ (80013c8 <HAL_ADC_PollForConversion+0x1a8>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d002      	beq.n	800138c <HAL_ADC_PollForConversion+0x16c>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	e000      	b.n	800138e <HAL_ADC_PollForConversion+0x16e>
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <HAL_ADC_PollForConversion+0x1ac>)
 800138e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	2b08      	cmp	r3, #8
 800139a:	d104      	bne.n	80013a6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2208      	movs	r2, #8
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	e008      	b.n	80013b8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d103      	bne.n	80013b8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	220c      	movs	r2, #12
 80013b6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3720      	adds	r7, #32
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	42028300 	.word	0x42028300
 80013c8:	42028100 	.word	0x42028100
 80013cc:	42028000 	.word	0x42028000

080013d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80013de:	4618      	mov	r0, r3
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b0b6      	sub	sp, #216	@ 0xd8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013f6:	2300      	movs	r3, #0
 80013f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001406:	2b01      	cmp	r3, #1
 8001408:	d101      	bne.n	800140e <HAL_ADC_ConfigChannel+0x22>
 800140a:	2302      	movs	r3, #2
 800140c:	e3e6      	b.n	8001bdc <HAL_ADC_ConfigChannel+0x7f0>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fccb 	bl	8000db6 <LL_ADC_REG_IsConversionOngoing>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	f040 83cb 	bne.w	8001bbe <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d009      	beq.n	8001444 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4ab0      	ldr	r2, [pc, #704]	@ (80016f8 <HAL_ADC_ConfigChannel+0x30c>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d109      	bne.n	800144e <HAL_ADC_ConfigChannel+0x62>
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	4aaf      	ldr	r2, [pc, #700]	@ (80016fc <HAL_ADC_ConfigChannel+0x310>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d104      	bne.n	800144e <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff facf 	bl	80009ec <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	6859      	ldr	r1, [r3, #4]
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	461a      	mov	r2, r3
 800145c:	f7ff fb8b 	bl	8000b76 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fca6 	bl	8000db6 <LL_ADC_REG_IsConversionOngoing>
 800146a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fcb2 	bl	8000ddc <LL_ADC_INJ_IsConversionOngoing>
 8001478:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800147c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001480:	2b00      	cmp	r3, #0
 8001482:	f040 81dd 	bne.w	8001840 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001486:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800148a:	2b00      	cmp	r3, #0
 800148c:	f040 81d8 	bne.w	8001840 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001498:	d10f      	bne.n	80014ba <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2200      	movs	r2, #0
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7ff fb92 	bl	8000bce <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fb39 	bl	8000b2a <LL_ADC_SetSamplingTimeCommonConfig>
 80014b8:	e00e      	b.n	80014d8 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6818      	ldr	r0, [r3, #0]
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	6819      	ldr	r1, [r3, #0]
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	461a      	mov	r2, r3
 80014c8:	f7ff fb81 	bl	8000bce <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2100      	movs	r1, #0
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fb29 	bl	8000b2a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	695a      	ldr	r2, [r3, #20]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	08db      	lsrs	r3, r3, #3
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	d022      	beq.n	8001540 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6818      	ldr	r0, [r3, #0]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	6919      	ldr	r1, [r3, #16]
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800150a:	f7ff fa83 	bl	8000a14 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6818      	ldr	r0, [r3, #0]
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	6919      	ldr	r1, [r3, #16]
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	461a      	mov	r2, r3
 800151c:	f7ff facf 	bl	8000abe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6818      	ldr	r0, [r3, #0]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800152c:	2b01      	cmp	r3, #1
 800152e:	d102      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x14a>
 8001530:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001534:	e000      	b.n	8001538 <HAL_ADC_ConfigChannel+0x14c>
 8001536:	2300      	movs	r3, #0
 8001538:	461a      	mov	r2, r3
 800153a:	f7ff fadb 	bl	8000af4 <LL_ADC_SetOffsetSaturation>
 800153e:	e17f      	b.n	8001840 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fa88 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 800154c:	4603      	mov	r3, r0
 800154e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10a      	bne.n	800156c <HAL_ADC_ConfigChannel+0x180>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2100      	movs	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fa7d 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 8001562:	4603      	mov	r3, r0
 8001564:	0e9b      	lsrs	r3, r3, #26
 8001566:	f003 021f 	and.w	r2, r3, #31
 800156a:	e01e      	b.n	80015aa <HAL_ADC_ConfigChannel+0x1be>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff fa72 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 8001578:	4603      	mov	r3, r0
 800157a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001582:	fa93 f3a3 	rbit	r3, r3
 8001586:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 800158a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800158e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 8001592:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 800159a:	2320      	movs	r3, #32
 800159c:	e004      	b.n	80015a8 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 800159e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015a2:	fab3 f383 	clz	r3, r3
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d105      	bne.n	80015c2 <HAL_ADC_ConfigChannel+0x1d6>
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	0e9b      	lsrs	r3, r3, #26
 80015bc:	f003 031f 	and.w	r3, r3, #31
 80015c0:	e018      	b.n	80015f4 <HAL_ADC_ConfigChannel+0x208>
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015ce:	fa93 f3a3 	rbit	r3, r3
 80015d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80015d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80015de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d101      	bne.n	80015ea <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 80015e6:	2320      	movs	r3, #32
 80015e8:	e004      	b.n	80015f4 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 80015ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80015ee:	fab3 f383 	clz	r3, r3
 80015f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d106      	bne.n	8001606 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2200      	movs	r2, #0
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fa41 	bl	8000a88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2101      	movs	r1, #1
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fa25 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 8001612:	4603      	mov	r3, r0
 8001614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001618:	2b00      	cmp	r3, #0
 800161a:	d10a      	bne.n	8001632 <HAL_ADC_ConfigChannel+0x246>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2101      	movs	r1, #1
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fa1a 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 8001628:	4603      	mov	r3, r0
 800162a:	0e9b      	lsrs	r3, r3, #26
 800162c:	f003 021f 	and.w	r2, r3, #31
 8001630:	e01e      	b.n	8001670 <HAL_ADC_ConfigChannel+0x284>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2101      	movs	r1, #1
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fa0f 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 800163e:	4603      	mov	r3, r0
 8001640:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001644:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001648:	fa93 f3a3 	rbit	r3, r3
 800164c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001650:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001654:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001658:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800165c:	2b00      	cmp	r3, #0
 800165e:	d101      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8001660:	2320      	movs	r3, #32
 8001662:	e004      	b.n	800166e <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8001664:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001668:	fab3 f383 	clz	r3, r3
 800166c:	b2db      	uxtb	r3, r3
 800166e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001678:	2b00      	cmp	r3, #0
 800167a:	d105      	bne.n	8001688 <HAL_ADC_ConfigChannel+0x29c>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	0e9b      	lsrs	r3, r3, #26
 8001682:	f003 031f 	and.w	r3, r3, #31
 8001686:	e018      	b.n	80016ba <HAL_ADC_ConfigChannel+0x2ce>
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001694:	fa93 f3a3 	rbit	r3, r3
 8001698:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800169c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80016a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 80016ac:	2320      	movs	r3, #32
 80016ae:	e004      	b.n	80016ba <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 80016b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016b4:	fab3 f383 	clz	r3, r3
 80016b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d106      	bne.n	80016cc <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2200      	movs	r2, #0
 80016c4:	2101      	movs	r1, #1
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff f9de 	bl	8000a88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2102      	movs	r1, #2
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff f9c2 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 80016d8:	4603      	mov	r3, r0
 80016da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d10e      	bne.n	8001700 <HAL_ADC_ConfigChannel+0x314>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2102      	movs	r1, #2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff f9b7 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 80016ee:	4603      	mov	r3, r0
 80016f0:	0e9b      	lsrs	r3, r3, #26
 80016f2:	f003 021f 	and.w	r2, r3, #31
 80016f6:	e022      	b.n	800173e <HAL_ADC_ConfigChannel+0x352>
 80016f8:	04300002 	.word	0x04300002
 80016fc:	407f0000 	.word	0x407f0000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2102      	movs	r1, #2
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff f9a8 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001712:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001716:	fa93 f3a3 	rbit	r3, r3
 800171a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800171e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001722:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001726:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 800172e:	2320      	movs	r3, #32
 8001730:	e004      	b.n	800173c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8001732:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001736:	fab3 f383 	clz	r3, r3
 800173a:	b2db      	uxtb	r3, r3
 800173c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001746:	2b00      	cmp	r3, #0
 8001748:	d105      	bne.n	8001756 <HAL_ADC_ConfigChannel+0x36a>
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	0e9b      	lsrs	r3, r3, #26
 8001750:	f003 031f 	and.w	r3, r3, #31
 8001754:	e016      	b.n	8001784 <HAL_ADC_ConfigChannel+0x398>
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001762:	fa93 f3a3 	rbit	r3, r3
 8001766:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001768:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800176a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800176e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8001776:	2320      	movs	r3, #32
 8001778:	e004      	b.n	8001784 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 800177a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800177e:	fab3 f383 	clz	r3, r3
 8001782:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001784:	429a      	cmp	r2, r3
 8001786:	d106      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2200      	movs	r2, #0
 800178e:	2102      	movs	r1, #2
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff f979 	bl	8000a88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2103      	movs	r1, #3
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff f95d 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 80017a2:	4603      	mov	r3, r0
 80017a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d10a      	bne.n	80017c2 <HAL_ADC_ConfigChannel+0x3d6>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2103      	movs	r1, #3
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff f952 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 80017b8:	4603      	mov	r3, r0
 80017ba:	0e9b      	lsrs	r3, r3, #26
 80017bc:	f003 021f 	and.w	r2, r3, #31
 80017c0:	e017      	b.n	80017f2 <HAL_ADC_ConfigChannel+0x406>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2103      	movs	r1, #3
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff f947 	bl	8000a5c <LL_ADC_GetOffsetChannel>
 80017ce:	4603      	mov	r3, r0
 80017d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017d4:	fa93 f3a3 	rbit	r3, r3
 80017d8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80017da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017dc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80017de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d101      	bne.n	80017e8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80017e4:	2320      	movs	r3, #32
 80017e6:	e003      	b.n	80017f0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80017e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80017ea:	fab3 f383 	clz	r3, r3
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d105      	bne.n	800180a <HAL_ADC_ConfigChannel+0x41e>
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	0e9b      	lsrs	r3, r3, #26
 8001804:	f003 031f 	and.w	r3, r3, #31
 8001808:	e011      	b.n	800182e <HAL_ADC_ConfigChannel+0x442>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001810:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001812:	fa93 f3a3 	rbit	r3, r3
 8001816:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001818:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800181a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800181c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 8001822:	2320      	movs	r3, #32
 8001824:	e003      	b.n	800182e <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8001826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001828:	fab3 f383 	clz	r3, r3
 800182c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800182e:	429a      	cmp	r2, r3
 8001830:	d106      	bne.n	8001840 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2200      	movs	r2, #0
 8001838:	2103      	movs	r1, #3
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff f924 	bl	8000a88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fa8f 	bl	8000d68 <LL_ADC_IsEnabled>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	f040 813f 	bne.w	8001ad0 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6818      	ldr	r0, [r3, #0]
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	6819      	ldr	r1, [r3, #0]
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	461a      	mov	r2, r3
 8001860:	f7ff f9e0 	bl	8000c24 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4a8e      	ldr	r2, [pc, #568]	@ (8001aa4 <HAL_ADC_ConfigChannel+0x6b8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	f040 8130 	bne.w	8001ad0 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10b      	bne.n	8001898 <HAL_ADC_ConfigChannel+0x4ac>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	0e9b      	lsrs	r3, r3, #26
 8001886:	3301      	adds	r3, #1
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	2b09      	cmp	r3, #9
 800188e:	bf94      	ite	ls
 8001890:	2301      	movls	r3, #1
 8001892:	2300      	movhi	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	e019      	b.n	80018cc <HAL_ADC_ConfigChannel+0x4e0>
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018a0:	fa93 f3a3 	rbit	r3, r3
 80018a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80018a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018a8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80018aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 80018b0:	2320      	movs	r3, #32
 80018b2:	e003      	b.n	80018bc <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80018b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80018b6:	fab3 f383 	clz	r3, r3
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	3301      	adds	r3, #1
 80018be:	f003 031f 	and.w	r3, r3, #31
 80018c2:	2b09      	cmp	r3, #9
 80018c4:	bf94      	ite	ls
 80018c6:	2301      	movls	r3, #1
 80018c8:	2300      	movhi	r3, #0
 80018ca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d079      	beq.n	80019c4 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d107      	bne.n	80018ec <HAL_ADC_ConfigChannel+0x500>
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	0e9b      	lsrs	r3, r3, #26
 80018e2:	3301      	adds	r3, #1
 80018e4:	069b      	lsls	r3, r3, #26
 80018e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018ea:	e015      	b.n	8001918 <HAL_ADC_ConfigChannel+0x52c>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018f4:	fa93 f3a3 	rbit	r3, r3
 80018f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80018fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018fc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80018fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001900:	2b00      	cmp	r3, #0
 8001902:	d101      	bne.n	8001908 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 8001904:	2320      	movs	r3, #32
 8001906:	e003      	b.n	8001910 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8001908:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800190a:	fab3 f383 	clz	r3, r3
 800190e:	b2db      	uxtb	r3, r3
 8001910:	3301      	adds	r3, #1
 8001912:	069b      	lsls	r3, r3, #26
 8001914:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001920:	2b00      	cmp	r3, #0
 8001922:	d109      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x54c>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	0e9b      	lsrs	r3, r3, #26
 800192a:	3301      	adds	r3, #1
 800192c:	f003 031f 	and.w	r3, r3, #31
 8001930:	2101      	movs	r1, #1
 8001932:	fa01 f303 	lsl.w	r3, r1, r3
 8001936:	e017      	b.n	8001968 <HAL_ADC_ConfigChannel+0x57c>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001940:	fa93 f3a3 	rbit	r3, r3
 8001944:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001946:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001948:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800194a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800194c:	2b00      	cmp	r3, #0
 800194e:	d101      	bne.n	8001954 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8001950:	2320      	movs	r3, #32
 8001952:	e003      	b.n	800195c <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8001954:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001956:	fab3 f383 	clz	r3, r3
 800195a:	b2db      	uxtb	r3, r3
 800195c:	3301      	adds	r3, #1
 800195e:	f003 031f 	and.w	r3, r3, #31
 8001962:	2101      	movs	r1, #1
 8001964:	fa01 f303 	lsl.w	r3, r1, r3
 8001968:	ea42 0103 	orr.w	r1, r2, r3
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001974:	2b00      	cmp	r3, #0
 8001976:	d10a      	bne.n	800198e <HAL_ADC_ConfigChannel+0x5a2>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	0e9b      	lsrs	r3, r3, #26
 800197e:	3301      	adds	r3, #1
 8001980:	f003 021f 	and.w	r2, r3, #31
 8001984:	4613      	mov	r3, r2
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	4413      	add	r3, r2
 800198a:	051b      	lsls	r3, r3, #20
 800198c:	e018      	b.n	80019c0 <HAL_ADC_ConfigChannel+0x5d4>
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001996:	fa93 f3a3 	rbit	r3, r3
 800199a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800199c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800199e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80019a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d101      	bne.n	80019aa <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 80019a6:	2320      	movs	r3, #32
 80019a8:	e003      	b.n	80019b2 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 80019aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ac:	fab3 f383 	clz	r3, r3
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	3301      	adds	r3, #1
 80019b4:	f003 021f 	and.w	r2, r3, #31
 80019b8:	4613      	mov	r3, r2
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	4413      	add	r3, r2
 80019be:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019c0:	430b      	orrs	r3, r1
 80019c2:	e080      	b.n	8001ac6 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d107      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x5f4>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	0e9b      	lsrs	r3, r3, #26
 80019d6:	3301      	adds	r3, #1
 80019d8:	069b      	lsls	r3, r3, #26
 80019da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80019de:	e015      	b.n	8001a0c <HAL_ADC_ConfigChannel+0x620>
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019e8:	fa93 f3a3 	rbit	r3, r3
 80019ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80019ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019f0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80019f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80019f8:	2320      	movs	r3, #32
 80019fa:	e003      	b.n	8001a04 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80019fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	3301      	adds	r3, #1
 8001a06:	069b      	lsls	r3, r3, #26
 8001a08:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d109      	bne.n	8001a2c <HAL_ADC_ConfigChannel+0x640>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	0e9b      	lsrs	r3, r3, #26
 8001a1e:	3301      	adds	r3, #1
 8001a20:	f003 031f 	and.w	r3, r3, #31
 8001a24:	2101      	movs	r1, #1
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	e017      	b.n	8001a5c <HAL_ADC_ConfigChannel+0x670>
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a32:	6a3b      	ldr	r3, [r7, #32]
 8001a34:	fa93 f3a3 	rbit	r3, r3
 8001a38:	61fb      	str	r3, [r7, #28]
  return result;
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8001a44:	2320      	movs	r3, #32
 8001a46:	e003      	b.n	8001a50 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8001a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4a:	fab3 f383 	clz	r3, r3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	3301      	adds	r3, #1
 8001a52:	f003 031f 	and.w	r3, r3, #31
 8001a56:	2101      	movs	r1, #1
 8001a58:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5c:	ea42 0103 	orr.w	r1, r2, r3
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d10d      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0x69c>
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	0e9b      	lsrs	r3, r3, #26
 8001a72:	3301      	adds	r3, #1
 8001a74:	f003 021f 	and.w	r2, r3, #31
 8001a78:	4613      	mov	r3, r2
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	4413      	add	r3, r2
 8001a7e:	3b1e      	subs	r3, #30
 8001a80:	051b      	lsls	r3, r3, #20
 8001a82:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a86:	e01d      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x6d8>
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	fa93 f3a3 	rbit	r3, r3
 8001a94:	613b      	str	r3, [r7, #16]
  return result;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d103      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8001aa0:	2320      	movs	r3, #32
 8001aa2:	e005      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x6c4>
 8001aa4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	f003 021f 	and.w	r2, r3, #31
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	3b1e      	subs	r3, #30
 8001abe:	051b      	lsls	r3, r3, #20
 8001ac0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ac4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001aca:	4619      	mov	r1, r3
 8001acc:	f7ff f87f 	bl	8000bce <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4b43      	ldr	r3, [pc, #268]	@ (8001be4 <HAL_ADC_ConfigChannel+0x7f8>)
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d079      	beq.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001adc:	4842      	ldr	r0, [pc, #264]	@ (8001be8 <HAL_ADC_ConfigChannel+0x7fc>)
 8001ade:	f7fe ff65 	bl	80009ac <LL_ADC_GetCommonPathInternalCh>
 8001ae2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a40      	ldr	r2, [pc, #256]	@ (8001bec <HAL_ADC_ConfigChannel+0x800>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d124      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001af0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001af4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d11e      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a3b      	ldr	r2, [pc, #236]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x804>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d164      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b0a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4835      	ldr	r0, [pc, #212]	@ (8001be8 <HAL_ADC_ConfigChannel+0x7fc>)
 8001b12:	f7fe ff38 	bl	8000986 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b16:	4b37      	ldr	r3, [pc, #220]	@ (8001bf4 <HAL_ADC_ConfigChannel+0x808>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	099b      	lsrs	r3, r3, #6
 8001b1c:	4a36      	ldr	r2, [pc, #216]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x80c>)
 8001b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b22:	099b      	lsrs	r3, r3, #6
 8001b24:	3301      	adds	r3, #1
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b2a:	e002      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1f9      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b38:	e04a      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a2f      	ldr	r2, [pc, #188]	@ (8001bfc <HAL_ADC_ConfigChannel+0x810>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d113      	bne.n	8001b6c <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d10d      	bne.n	8001b6c <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a2a      	ldr	r2, [pc, #168]	@ (8001c00 <HAL_ADC_ConfigChannel+0x814>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d13a      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b62:	4619      	mov	r1, r3
 8001b64:	4820      	ldr	r0, [pc, #128]	@ (8001be8 <HAL_ADC_ConfigChannel+0x7fc>)
 8001b66:	f7fe ff0e 	bl	8000986 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b6a:	e031      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a24      	ldr	r2, [pc, #144]	@ (8001c04 <HAL_ADC_ConfigChannel+0x818>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d113      	bne.n	8001b9e <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d10d      	bne.n	8001b9e <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x804>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d121      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b94:	4619      	mov	r1, r3
 8001b96:	4814      	ldr	r0, [pc, #80]	@ (8001be8 <HAL_ADC_ConfigChannel+0x7fc>)
 8001b98:	f7fe fef5 	bl	8000986 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8001b9c:	e018      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a19      	ldr	r2, [pc, #100]	@ (8001c08 <HAL_ADC_ConfigChannel+0x81c>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d113      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a10      	ldr	r2, [pc, #64]	@ (8001bf0 <HAL_ADC_ConfigChannel+0x804>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d00e      	beq.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7fe ff06 	bl	80009c8 <LL_ADC_EnableChannelVDDcore>
 8001bbc:	e008      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc2:	f043 0220 	orr.w	r2, r3, #32
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001bd8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	37d8      	adds	r7, #216	@ 0xd8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	80080000 	.word	0x80080000
 8001be8:	42028300 	.word	0x42028300
 8001bec:	c3210000 	.word	0xc3210000
 8001bf0:	42028000 	.word	0x42028000
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	053e2d63 	.word	0x053e2d63
 8001bfc:	43290000 	.word	0x43290000
 8001c00:	42028100 	.word	0x42028100
 8001c04:	c7520000 	.word	0xc7520000
 8001c08:	475a0000 	.word	0x475a0000

08001c0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff f8a3 	bl	8000d68 <LL_ADC_IsEnabled>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d166      	bne.n	8001cf6 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	4b34      	ldr	r3, [pc, #208]	@ (8001d00 <ADC_Enable+0xf4>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00d      	beq.n	8001c52 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	f043 0210 	orr.w	r2, r3, #16
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c46:	f043 0201 	orr.w	r2, r3, #1
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e052      	b.n	8001cf8 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff f872 	bl	8000d40 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c5c:	4829      	ldr	r0, [pc, #164]	@ (8001d04 <ADC_Enable+0xf8>)
 8001c5e:	f7fe fea5 	bl	80009ac <LL_ADC_GetCommonPathInternalCh>
 8001c62:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001c64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d010      	beq.n	8001c8e <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c6c:	4b26      	ldr	r3, [pc, #152]	@ (8001d08 <ADC_Enable+0xfc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	099b      	lsrs	r3, r3, #6
 8001c72:	4a26      	ldr	r2, [pc, #152]	@ (8001d0c <ADC_Enable+0x100>)
 8001c74:	fba2 2303 	umull	r2, r3, r2, r3
 8001c78:	099b      	lsrs	r3, r3, #6
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c80:	e002      	b.n	8001c88 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f9      	bne.n	8001c82 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001c8e:	f7fe fe37 	bl	8000900 <HAL_GetTick>
 8001c92:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c94:	e028      	b.n	8001ce8 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff f864 	bl	8000d68 <LL_ADC_IsEnabled>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d104      	bne.n	8001cb0 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f848 	bl	8000d40 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cb0:	f7fe fe26 	bl	8000900 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d914      	bls.n	8001ce8 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d00d      	beq.n	8001ce8 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd0:	f043 0210 	orr.w	r2, r3, #16
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cdc:	f043 0201 	orr.w	r2, r3, #1
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e007      	b.n	8001cf8 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d1cf      	bne.n	8001c96 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	8000003f 	.word	0x8000003f
 8001d04:	42028300 	.word	0x42028300
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	053e2d63 	.word	0x053e2d63

08001d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d20:	4b0c      	ldr	r3, [pc, #48]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x44>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d42:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x44>)
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	60d3      	str	r3, [r2, #12]
}
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d5c:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <__NVIC_GetPriorityGrouping+0x18>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	f003 0307 	and.w	r3, r3, #7
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	6039      	str	r1, [r7, #0]
 8001d7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	db0a      	blt.n	8001d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	490c      	ldr	r1, [pc, #48]	@ (8001dc0 <__NVIC_SetPriority+0x4c>)
 8001d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d92:	0112      	lsls	r2, r2, #4
 8001d94:	b2d2      	uxtb	r2, r2
 8001d96:	440b      	add	r3, r1
 8001d98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d9c:	e00a      	b.n	8001db4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	4908      	ldr	r1, [pc, #32]	@ (8001dc4 <__NVIC_SetPriority+0x50>)
 8001da4:	88fb      	ldrh	r3, [r7, #6]
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	3b04      	subs	r3, #4
 8001dac:	0112      	lsls	r2, r2, #4
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	440b      	add	r3, r1
 8001db2:	761a      	strb	r2, [r3, #24]
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	e000e100 	.word	0xe000e100
 8001dc4:	e000ed00 	.word	0xe000ed00

08001dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b089      	sub	sp, #36	@ 0x24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f1c3 0307 	rsb	r3, r3, #7
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	bf28      	it	cs
 8001de6:	2304      	movcs	r3, #4
 8001de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	3304      	adds	r3, #4
 8001dee:	2b06      	cmp	r3, #6
 8001df0:	d902      	bls.n	8001df8 <NVIC_EncodePriority+0x30>
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	3b03      	subs	r3, #3
 8001df6:	e000      	b.n	8001dfa <NVIC_EncodePriority+0x32>
 8001df8:	2300      	movs	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	fa02 f303 	lsl.w	r3, r2, r3
 8001e06:	43da      	mvns	r2, r3
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e10:	f04f 31ff 	mov.w	r1, #4294967295
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1a:	43d9      	mvns	r1, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e20:	4313      	orrs	r3, r2
         );
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3724      	adds	r7, #36	@ 0x24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff ff6a 	bl	8001d10 <__NVIC_SetPriorityGrouping>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
 8001e50:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e52:	f7ff ff81 	bl	8001d58 <__NVIC_GetPriorityGrouping>
 8001e56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	68b9      	ldr	r1, [r7, #8]
 8001e5c:	6978      	ldr	r0, [r7, #20]
 8001e5e:	f7ff ffb3 	bl	8001dc8 <NVIC_EncodePriority>
 8001e62:	4602      	mov	r2, r0
 8001e64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e68:	4611      	mov	r1, r2
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff ff82 	bl	8001d74 <__NVIC_SetPriority>
}
 8001e70:	bf00      	nop
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e88:	d301      	bcc.n	8001e8e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e00d      	b.n	8001eaa <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb8 <HAL_SYSTICK_Config+0x40>)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001e96:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <HAL_SYSTICK_Config+0x40>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001e9c:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <HAL_SYSTICK_Config+0x40>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a05      	ldr	r2, [pc, #20]	@ (8001eb8 <HAL_SYSTICK_Config+0x40>)
 8001ea2:	f043 0303 	orr.w	r3, r3, #3
 8001ea6:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	e000e010 	.word	0xe000e010

08001ebc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	d844      	bhi.n	8001f54 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001eca:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed0:	08001ef3 	.word	0x08001ef3
 8001ed4:	08001f11 	.word	0x08001f11
 8001ed8:	08001f33 	.word	0x08001f33
 8001edc:	08001f55 	.word	0x08001f55
 8001ee0:	08001ee5 	.word	0x08001ee5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001ee4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a1e      	ldr	r2, [pc, #120]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001eea:	f043 0304 	orr.w	r3, r3, #4
 8001eee:	6013      	str	r3, [r2, #0]
      break;
 8001ef0:	e031      	b.n	8001f56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a1b      	ldr	r2, [pc, #108]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ef8:	f023 0304 	bic.w	r3, r3, #4
 8001efc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001efe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f04:	4a18      	ldr	r2, [pc, #96]	@ (8001f68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f06:	f023 030c 	bic.w	r3, r3, #12
 8001f0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001f0e:	e022      	b.n	8001f56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001f10:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a13      	ldr	r2, [pc, #76]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f16:	f023 0304 	bic.w	r3, r3, #4
 8001f1a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001f1c:	4b12      	ldr	r3, [pc, #72]	@ (8001f68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f1e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f22:	f023 030c 	bic.w	r3, r3, #12
 8001f26:	4a10      	ldr	r2, [pc, #64]	@ (8001f68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f28:	f043 0304 	orr.w	r3, r3, #4
 8001f2c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001f30:	e011      	b.n	8001f56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a0b      	ldr	r2, [pc, #44]	@ (8001f64 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f38:	f023 0304 	bic.w	r3, r3, #4
 8001f3c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f44:	f023 030c 	bic.w	r3, r3, #12
 8001f48:	4a07      	ldr	r2, [pc, #28]	@ (8001f68 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f4a:	f043 0308 	orr.w	r3, r3, #8
 8001f4e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001f52:	e000      	b.n	8001f56 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001f54:	bf00      	nop
  }
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000e010 	.word	0xe000e010
 8001f68:	44020c00 	.word	0x44020c00

08001f6c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001f72:	4b17      	ldr	r3, [pc, #92]	@ (8001fd0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d002      	beq.n	8001f84 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001f7e:	2304      	movs	r3, #4
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	e01e      	b.n	8001fc2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001f84:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001f86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f8a:	f003 030c 	and.w	r3, r3, #12
 8001f8e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d00f      	beq.n	8001fb6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	2b08      	cmp	r3, #8
 8001f9a:	d80f      	bhi.n	8001fbc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d003      	beq.n	8001fb0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001fa8:	e008      	b.n	8001fbc <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
        break;
 8001fae:	e008      	b.n	8001fc2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	607b      	str	r3, [r7, #4]
        break;
 8001fb4:	e005      	b.n	8001fc2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	607b      	str	r3, [r7, #4]
        break;
 8001fba:	e002      	b.n	8001fc2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	607b      	str	r3, [r7, #4]
        break;
 8001fc0:	bf00      	nop
    }
  }
  return systick_source;
 8001fc2:	687b      	ldr	r3, [r7, #4]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000e010 	.word	0xe000e010
 8001fd4:	44020c00 	.word	0x44020c00

08001fd8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b087      	sub	sp, #28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fe6:	e136      	b.n	8002256 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	2101      	movs	r1, #1
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 8128 	beq.w	8002250 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b02      	cmp	r3, #2
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x38>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	2b12      	cmp	r3, #18
 800200e:	d125      	bne.n	800205c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	08da      	lsrs	r2, r3, #3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3208      	adds	r2, #8
 8002018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800201c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	220f      	movs	r2, #15
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	43db      	mvns	r3, r3
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	4013      	ands	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f003 020f 	and.w	r2, r3, #15
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	4313      	orrs	r3, r2
 800204c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	08da      	lsrs	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3208      	adds	r2, #8
 8002056:	6979      	ldr	r1, [r7, #20]
 8002058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2203      	movs	r2, #3
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	4013      	ands	r3, r2
 8002072:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0203 	and.w	r2, r3, #3
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	4313      	orrs	r3, r2
 8002088:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d00b      	beq.n	80020b0 <HAL_GPIO_Init+0xd8>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d007      	beq.n	80020b0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020a4:	2b11      	cmp	r3, #17
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b12      	cmp	r3, #18
 80020ae:	d130      	bne.n	8002112 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	2203      	movs	r2, #3
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	4013      	ands	r3, r2
 80020c6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020e6:	2201      	movs	r2, #1
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	4013      	ands	r3, r2
 80020f4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	091b      	lsrs	r3, r3, #4
 80020fc:	f003 0201 	and.w	r2, r3, #1
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	4313      	orrs	r3, r2
 800210a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b03      	cmp	r3, #3
 8002118:	d017      	beq.n	800214a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	2203      	movs	r2, #3
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	4013      	ands	r3, r2
 8002130:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	4313      	orrs	r3, r2
 8002142:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d07c      	beq.n	8002250 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002156:	4a47      	ldr	r2, [pc, #284]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	089b      	lsrs	r3, r3, #2
 800215c:	3318      	adds	r3, #24
 800215e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002162:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	f003 0303 	and.w	r3, r3, #3
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	220f      	movs	r2, #15
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	4013      	ands	r3, r2
 8002178:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	0a9a      	lsrs	r2, r3, #10
 800217e:	4b3e      	ldr	r3, [pc, #248]	@ (8002278 <HAL_GPIO_Init+0x2a0>)
 8002180:	4013      	ands	r3, r2
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	f002 0203 	and.w	r2, r2, #3
 8002188:	00d2      	lsls	r2, r2, #3
 800218a:	4093      	lsls	r3, r2
 800218c:	697a      	ldr	r2, [r7, #20]
 800218e:	4313      	orrs	r3, r2
 8002190:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002192:	4938      	ldr	r1, [pc, #224]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	089b      	lsrs	r3, r3, #2
 8002198:	3318      	adds	r3, #24
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80021a0:	4b34      	ldr	r3, [pc, #208]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	4013      	ands	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80021c4:	4a2b      	ldr	r2, [pc, #172]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80021ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	43db      	mvns	r3, r3
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	4013      	ands	r3, r2
 80021d8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80021ee:	4a21      	ldr	r2, [pc, #132]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80021f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 80021f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021fa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	43db      	mvns	r3, r3
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	4013      	ands	r3, r2
 8002204:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4313      	orrs	r3, r2
 8002218:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800221a:	4a16      	ldr	r2, [pc, #88]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002222:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 8002224:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002228:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	43db      	mvns	r3, r3
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	4013      	ands	r3, r2
 8002232:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d003      	beq.n	8002248 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4313      	orrs	r3, r2
 8002246:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002248:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <HAL_GPIO_Init+0x29c>)
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	3301      	adds	r3, #1
 8002254:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	fa22 f303 	lsr.w	r3, r2, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	f47f aec1 	bne.w	8001fe8 <HAL_GPIO_Init+0x10>
  }
}
 8002266:	bf00      	nop
 8002268:	bf00      	nop
 800226a:	371c      	adds	r7, #28
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	44022000 	.word	0x44022000
 8002278:	002f7f7f 	.word	0x002f7f7f

0800227c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	807b      	strh	r3, [r7, #2]
 8002288:	4613      	mov	r3, r2
 800228a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800228c:	787b      	ldrb	r3, [r7, #1]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002292:	887a      	ldrh	r2, [r7, #2]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002298:	e002      	b.n	80022a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800229a:	887a      	ldrh	r2, [r7, #2]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d102      	bne.n	80022c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	f000 bc28 	b.w	8002b10 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022c0:	4b94      	ldr	r3, [pc, #592]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80022c2:	69db      	ldr	r3, [r3, #28]
 80022c4:	f003 0318 	and.w	r3, r3, #24
 80022c8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80022ca:	4b92      	ldr	r3, [pc, #584]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80022cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0310 	and.w	r3, r3, #16
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d05b      	beq.n	8002398 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d005      	beq.n	80022f2 <HAL_RCC_OscConfig+0x46>
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	2b18      	cmp	r3, #24
 80022ea:	d114      	bne.n	8002316 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d111      	bne.n	8002316 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d102      	bne.n	8002300 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	f000 bc08 	b.w	8002b10 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002300:	4b84      	ldr	r3, [pc, #528]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	041b      	lsls	r3, r3, #16
 800230e:	4981      	ldr	r1, [pc, #516]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002310:	4313      	orrs	r3, r2
 8002312:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002314:	e040      	b.n	8002398 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d023      	beq.n	8002366 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800231e:	4b7d      	ldr	r3, [pc, #500]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a7c      	ldr	r2, [pc, #496]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232a:	f7fe fae9 	bl	8000900 <HAL_GetTick>
 800232e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002332:	f7fe fae5 	bl	8000900 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e3e5      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002344:	4b73      	ldr	r3, [pc, #460]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002350:	4b70      	ldr	r3, [pc, #448]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	041b      	lsls	r3, r3, #16
 800235e:	496d      	ldr	r1, [pc, #436]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002360:	4313      	orrs	r3, r2
 8002362:	618b      	str	r3, [r1, #24]
 8002364:	e018      	b.n	8002398 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002366:	4b6b      	ldr	r3, [pc, #428]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a6a      	ldr	r2, [pc, #424]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800236c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002370:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002372:	f7fe fac5 	bl	8000900 <HAL_GetTick>
 8002376:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002378:	e008      	b.n	800238c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800237a:	f7fe fac1 	bl	8000900 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e3c1      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800238c:	4b61      	ldr	r3, [pc, #388]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f0      	bne.n	800237a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 80a0 	beq.w	80024e6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	2b10      	cmp	r3, #16
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_OscConfig+0x10c>
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b18      	cmp	r3, #24
 80023b0:	d109      	bne.n	80023c6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	2b03      	cmp	r3, #3
 80023b6:	d106      	bne.n	80023c6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f040 8092 	bne.w	80024e6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e3a4      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ce:	d106      	bne.n	80023de <HAL_RCC_OscConfig+0x132>
 80023d0:	4b50      	ldr	r3, [pc, #320]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80023d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	e058      	b.n	8002490 <HAL_RCC_OscConfig+0x1e4>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d112      	bne.n	800240c <HAL_RCC_OscConfig+0x160>
 80023e6:	4b4b      	ldr	r3, [pc, #300]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a4a      	ldr	r2, [pc, #296]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80023ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	4b48      	ldr	r3, [pc, #288]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a47      	ldr	r2, [pc, #284]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80023f8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	4b45      	ldr	r3, [pc, #276]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a44      	ldr	r2, [pc, #272]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002404:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	e041      	b.n	8002490 <HAL_RCC_OscConfig+0x1e4>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002414:	d112      	bne.n	800243c <HAL_RCC_OscConfig+0x190>
 8002416:	4b3f      	ldr	r3, [pc, #252]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a3e      	ldr	r2, [pc, #248]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800241c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	4b3c      	ldr	r3, [pc, #240]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a3b      	ldr	r2, [pc, #236]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002428:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800242c:	6013      	str	r3, [r2, #0]
 800242e:	4b39      	ldr	r3, [pc, #228]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a38      	ldr	r2, [pc, #224]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002438:	6013      	str	r3, [r2, #0]
 800243a:	e029      	b.n	8002490 <HAL_RCC_OscConfig+0x1e4>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002444:	d112      	bne.n	800246c <HAL_RCC_OscConfig+0x1c0>
 8002446:	4b33      	ldr	r3, [pc, #204]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a32      	ldr	r2, [pc, #200]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800244c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	4b30      	ldr	r3, [pc, #192]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a2f      	ldr	r2, [pc, #188]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002458:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	4b2d      	ldr	r3, [pc, #180]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a2c      	ldr	r2, [pc, #176]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002468:	6013      	str	r3, [r2, #0]
 800246a:	e011      	b.n	8002490 <HAL_RCC_OscConfig+0x1e4>
 800246c:	4b29      	ldr	r3, [pc, #164]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a28      	ldr	r2, [pc, #160]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002476:	6013      	str	r3, [r2, #0]
 8002478:	4b26      	ldr	r3, [pc, #152]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a25      	ldr	r2, [pc, #148]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800247e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	4b23      	ldr	r3, [pc, #140]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a22      	ldr	r2, [pc, #136]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 800248a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800248e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d013      	beq.n	80024c0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7fe fa32 	bl	8000900 <HAL_GetTick>
 800249c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80024a0:	f7fe fa2e 	bl	8000900 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b64      	cmp	r3, #100	@ 0x64
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e32e      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024b2:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d0f0      	beq.n	80024a0 <HAL_RCC_OscConfig+0x1f4>
 80024be:	e012      	b.n	80024e6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c0:	f7fe fa1e 	bl	8000900 <HAL_GetTick>
 80024c4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80024c8:	f7fe fa1a 	bl	8000900 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b64      	cmp	r3, #100	@ 0x64
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e31a      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024da:	4b0e      	ldr	r3, [pc, #56]	@ (8002514 <HAL_RCC_OscConfig+0x268>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1f0      	bne.n	80024c8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 809a 	beq.w	8002628 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d005      	beq.n	8002506 <HAL_RCC_OscConfig+0x25a>
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	2b18      	cmp	r3, #24
 80024fe:	d149      	bne.n	8002594 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d146      	bne.n	8002594 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d104      	bne.n	8002518 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e2fe      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
 8002512:	bf00      	nop
 8002514:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d11c      	bne.n	8002558 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800251e:	4b9a      	ldr	r3, [pc, #616]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0218 	and.w	r2, r3, #24
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	429a      	cmp	r2, r3
 800252c:	d014      	beq.n	8002558 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800252e:	4b96      	ldr	r3, [pc, #600]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 0218 	bic.w	r2, r3, #24
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	4993      	ldr	r1, [pc, #588]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800253c:	4313      	orrs	r3, r2
 800253e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002540:	f000 fdd0 	bl	80030e4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002544:	4b91      	ldr	r3, [pc, #580]	@ (800278c <HAL_RCC_OscConfig+0x4e0>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7fe f94f 	bl	80007ec <HAL_InitTick>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e2db      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002558:	f7fe f9d2 	bl	8000900 <HAL_GetTick>
 800255c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002560:	f7fe f9ce 	bl	8000900 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e2ce      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002572:	4b85      	ldr	r3, [pc, #532]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800257e:	4b82      	ldr	r3, [pc, #520]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	041b      	lsls	r3, r3, #16
 800258c:	497e      	ldr	r1, [pc, #504]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800258e:	4313      	orrs	r3, r2
 8002590:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002592:	e049      	b.n	8002628 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d02c      	beq.n	80025f6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800259c:	4b7a      	ldr	r3, [pc, #488]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f023 0218 	bic.w	r2, r3, #24
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	4977      	ldr	r1, [pc, #476]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80025ae:	4b76      	ldr	r3, [pc, #472]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a75      	ldr	r2, [pc, #468]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ba:	f7fe f9a1 	bl	8000900 <HAL_GetTick>
 80025be:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80025c2:	f7fe f99d 	bl	8000900 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e29d      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025d4:	4b6c      	ldr	r3, [pc, #432]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d0f0      	beq.n	80025c2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80025e0:	4b69      	ldr	r3, [pc, #420]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	695b      	ldr	r3, [r3, #20]
 80025ec:	041b      	lsls	r3, r3, #16
 80025ee:	4966      	ldr	r1, [pc, #408]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	610b      	str	r3, [r1, #16]
 80025f4:	e018      	b.n	8002628 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025f6:	4b64      	ldr	r3, [pc, #400]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a63      	ldr	r2, [pc, #396]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80025fc:	f023 0301 	bic.w	r3, r3, #1
 8002600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002602:	f7fe f97d 	bl	8000900 <HAL_GetTick>
 8002606:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002608:	e008      	b.n	800261c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800260a:	f7fe f979 	bl	8000900 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e279      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800261c:	4b5a      	ldr	r3, [pc, #360]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1f0      	bne.n	800260a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0308 	and.w	r3, r3, #8
 8002630:	2b00      	cmp	r3, #0
 8002632:	d03c      	beq.n	80026ae <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d01c      	beq.n	8002676 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800263c:	4b52      	ldr	r3, [pc, #328]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800263e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002642:	4a51      	ldr	r2, [pc, #324]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002644:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002648:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800264c:	f7fe f958 	bl	8000900 <HAL_GetTick>
 8002650:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002654:	f7fe f954 	bl	8000900 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e254      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002666:	4b48      	ldr	r3, [pc, #288]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002668:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800266c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0ef      	beq.n	8002654 <HAL_RCC_OscConfig+0x3a8>
 8002674:	e01b      	b.n	80026ae <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002676:	4b44      	ldr	r3, [pc, #272]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800267c:	4a42      	ldr	r2, [pc, #264]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800267e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002682:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002686:	f7fe f93b 	bl	8000900 <HAL_GetTick>
 800268a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800268e:	f7fe f937 	bl	8000900 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e237      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80026a0:	4b39      	ldr	r3, [pc, #228]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 80026a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1ef      	bne.n	800268e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 80d2 	beq.w	8002860 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026bc:	4b34      	ldr	r3, [pc, #208]	@ (8002790 <HAL_RCC_OscConfig+0x4e4>)
 80026be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d118      	bne.n	80026fa <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80026c8:	4b31      	ldr	r3, [pc, #196]	@ (8002790 <HAL_RCC_OscConfig+0x4e4>)
 80026ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026cc:	4a30      	ldr	r2, [pc, #192]	@ (8002790 <HAL_RCC_OscConfig+0x4e4>)
 80026ce:	f043 0301 	orr.w	r3, r3, #1
 80026d2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026d4:	f7fe f914 	bl	8000900 <HAL_GetTick>
 80026d8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026dc:	f7fe f910 	bl	8000900 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e210      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026ee:	4b28      	ldr	r3, [pc, #160]	@ (8002790 <HAL_RCC_OscConfig+0x4e4>)
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d0f0      	beq.n	80026dc <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d108      	bne.n	8002714 <HAL_RCC_OscConfig+0x468>
 8002702:	4b21      	ldr	r3, [pc, #132]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002704:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002708:	4a1f      	ldr	r2, [pc, #124]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002712:	e074      	b.n	80027fe <HAL_RCC_OscConfig+0x552>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d118      	bne.n	800274e <HAL_RCC_OscConfig+0x4a2>
 800271c:	4b1a      	ldr	r3, [pc, #104]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800271e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002722:	4a19      	ldr	r2, [pc, #100]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002724:	f023 0301 	bic.w	r3, r3, #1
 8002728:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800272c:	4b16      	ldr	r3, [pc, #88]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800272e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002732:	4a15      	ldr	r2, [pc, #84]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002734:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002738:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800273c:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800273e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002742:	4a11      	ldr	r2, [pc, #68]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002744:	f023 0304 	bic.w	r3, r3, #4
 8002748:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800274c:	e057      	b.n	80027fe <HAL_RCC_OscConfig+0x552>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	2b05      	cmp	r3, #5
 8002754:	d11e      	bne.n	8002794 <HAL_RCC_OscConfig+0x4e8>
 8002756:	4b0c      	ldr	r3, [pc, #48]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800275c:	4a0a      	ldr	r2, [pc, #40]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800275e:	f043 0304 	orr.w	r3, r3, #4
 8002762:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002766:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002768:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800276c:	4a06      	ldr	r2, [pc, #24]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800276e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002772:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002776:	4b04      	ldr	r3, [pc, #16]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 8002778:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800277c:	4a02      	ldr	r2, [pc, #8]	@ (8002788 <HAL_RCC_OscConfig+0x4dc>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002786:	e03a      	b.n	80027fe <HAL_RCC_OscConfig+0x552>
 8002788:	44020c00 	.word	0x44020c00
 800278c:	20000004 	.word	0x20000004
 8002790:	44020800 	.word	0x44020800
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b85      	cmp	r3, #133	@ 0x85
 800279a:	d118      	bne.n	80027ce <HAL_RCC_OscConfig+0x522>
 800279c:	4ba2      	ldr	r3, [pc, #648]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800279e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027a2:	4aa1      	ldr	r2, [pc, #644]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027a4:	f043 0304 	orr.w	r3, r3, #4
 80027a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027ac:	4b9e      	ldr	r3, [pc, #632]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027b2:	4a9d      	ldr	r2, [pc, #628]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027bc:	4b9a      	ldr	r3, [pc, #616]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027c2:	4a99      	ldr	r2, [pc, #612]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027cc:	e017      	b.n	80027fe <HAL_RCC_OscConfig+0x552>
 80027ce:	4b96      	ldr	r3, [pc, #600]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027d4:	4a94      	ldr	r2, [pc, #592]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027d6:	f023 0301 	bic.w	r3, r3, #1
 80027da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027de:	4b92      	ldr	r3, [pc, #584]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027e4:	4a90      	ldr	r2, [pc, #576]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027e6:	f023 0304 	bic.w	r3, r3, #4
 80027ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027ee:	4b8e      	ldr	r3, [pc, #568]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027f4:	4a8c      	ldr	r2, [pc, #560]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80027f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d016      	beq.n	8002834 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002806:	f7fe f87b 	bl	8000900 <HAL_GetTick>
 800280a:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800280c:	e00a      	b.n	8002824 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280e:	f7fe f877 	bl	8000900 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281c:	4293      	cmp	r3, r2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e175      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002824:	4b80      	ldr	r3, [pc, #512]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002826:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0ed      	beq.n	800280e <HAL_RCC_OscConfig+0x562>
 8002832:	e015      	b.n	8002860 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002834:	f7fe f864 	bl	8000900 <HAL_GetTick>
 8002838:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800283a:	e00a      	b.n	8002852 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800283c:	f7fe f860 	bl	8000900 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e15e      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002852:	4b75      	ldr	r3, [pc, #468]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002854:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1ed      	bne.n	800283c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0320 	and.w	r3, r3, #32
 8002868:	2b00      	cmp	r3, #0
 800286a:	d036      	beq.n	80028da <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	2b00      	cmp	r3, #0
 8002872:	d019      	beq.n	80028a8 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002874:	4b6c      	ldr	r3, [pc, #432]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a6b      	ldr	r2, [pc, #428]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800287a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800287e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002880:	f7fe f83e 	bl	8000900 <HAL_GetTick>
 8002884:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002888:	f7fe f83a 	bl	8000900 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e13a      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800289a:	4b63      	ldr	r3, [pc, #396]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x5dc>
 80028a6:	e018      	b.n	80028da <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028a8:	4b5f      	ldr	r3, [pc, #380]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a5e      	ldr	r2, [pc, #376]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80028ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b4:	f7fe f824 	bl	8000900 <HAL_GetTick>
 80028b8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80028bc:	f7fe f820 	bl	8000900 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e120      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80028ce:	4b56      	ldr	r3, [pc, #344]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 8115 	beq.w	8002b0e <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	2b18      	cmp	r3, #24
 80028e8:	f000 80af 	beq.w	8002a4a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	f040 8086 	bne.w	8002a02 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80028f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a4b      	ldr	r2, [pc, #300]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80028fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7fd fffd 	bl	8000900 <HAL_GetTick>
 8002906:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800290a:	f7fd fff9 	bl	8000900 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e0f9      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800291c:	4b42      	ldr	r3, [pc, #264]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f0      	bne.n	800290a <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002928:	4b3f      	ldr	r3, [pc, #252]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800292a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002930:	f023 0303 	bic.w	r3, r3, #3
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800293c:	0212      	lsls	r2, r2, #8
 800293e:	430a      	orrs	r2, r1
 8002940:	4939      	ldr	r1, [pc, #228]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002942:	4313      	orrs	r3, r2
 8002944:	628b      	str	r3, [r1, #40]	@ 0x28
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800294a:	3b01      	subs	r3, #1
 800294c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002954:	3b01      	subs	r3, #1
 8002956:	025b      	lsls	r3, r3, #9
 8002958:	b29b      	uxth	r3, r3
 800295a:	431a      	orrs	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002960:	3b01      	subs	r3, #1
 8002962:	041b      	lsls	r3, r3, #16
 8002964:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002968:	431a      	orrs	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	3b01      	subs	r3, #1
 8002970:	061b      	lsls	r3, r3, #24
 8002972:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002976:	492c      	ldr	r1, [pc, #176]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002978:	4313      	orrs	r3, r2
 800297a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800297c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	4a29      	ldr	r2, [pc, #164]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002982:	f023 0310 	bic.w	r3, r3, #16
 8002986:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298c:	4a26      	ldr	r2, [pc, #152]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002992:	4b25      	ldr	r3, [pc, #148]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002996:	4a24      	ldr	r2, [pc, #144]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002998:	f043 0310 	orr.w	r3, r3, #16
 800299c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800299e:	4b22      	ldr	r3, [pc, #136]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a2:	f023 020c 	bic.w	r2, r3, #12
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029aa:	491f      	ldr	r1, [pc, #124]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80029b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b4:	f023 0220 	bic.w	r2, r3, #32
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029bc:	491a      	ldr	r1, [pc, #104]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029c2:	4b19      	ldr	r3, [pc, #100]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c6:	4a18      	ldr	r2, [pc, #96]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029cc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80029ce:	4b16      	ldr	r3, [pc, #88]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a15      	ldr	r2, [pc, #84]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029da:	f7fd ff91 	bl	8000900 <HAL_GetTick>
 80029de:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80029e2:	f7fd ff8d 	bl	8000900 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e08d      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80029f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0f0      	beq.n	80029e2 <HAL_RCC_OscConfig+0x736>
 8002a00:	e085      	b.n	8002b0e <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002a02:	4b09      	ldr	r3, [pc, #36]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a08      	ldr	r2, [pc, #32]	@ (8002a28 <HAL_RCC_OscConfig+0x77c>)
 8002a08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0e:	f7fd ff77 	bl	8000900 <HAL_GetTick>
 8002a12:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002a16:	f7fd ff73 	bl	8000900 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d903      	bls.n	8002a2c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e073      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
 8002a28:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1ee      	bne.n	8002a16 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002a38:	4b37      	ldr	r3, [pc, #220]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3c:	4a36      	ldr	r2, [pc, #216]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002a3e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002a42:	f023 0303 	bic.w	r3, r3, #3
 8002a46:	6293      	str	r3, [r2, #40]	@ 0x28
 8002a48:	e061      	b.n	8002b0e <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002a4a:	4b33      	ldr	r3, [pc, #204]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a50:	4b31      	ldr	r3, [pc, #196]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a54:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d031      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	f003 0203 	and.w	r2, r3, #3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d12a      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	0a1b      	lsrs	r3, r3, #8
 8002a70:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d122      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a86:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d11a      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	0a5b      	lsrs	r3, r3, #9
 8002a90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a98:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d111      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	0c1b      	lsrs	r3, r3, #16
 8002aa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aaa:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d108      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	0e1b      	lsrs	r3, r3, #24
 8002ab4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d001      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e024      	b.n	8002b10 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ac6:	4b14      	ldr	r3, [pc, #80]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aca:	08db      	lsrs	r3, r3, #3
 8002acc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d01a      	beq.n	8002b0e <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002adc:	4a0e      	ldr	r2, [pc, #56]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002ade:	f023 0310 	bic.w	r3, r3, #16
 8002ae2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7fd ff0c 	bl	8000900 <HAL_GetTick>
 8002ae8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002aea:	bf00      	nop
 8002aec:	f7fd ff08 	bl	8000900 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d0f9      	beq.n	8002aec <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afc:	4a06      	ldr	r2, [pc, #24]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002b02:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b06:	4a04      	ldr	r2, [pc, #16]	@ (8002b18 <HAL_RCC_OscConfig+0x86c>)
 8002b08:	f043 0310 	orr.w	r3, r3, #16
 8002b0c:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3720      	adds	r7, #32
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	44020c00 	.word	0x44020c00

08002b1c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e19e      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b30:	4b83      	ldr	r3, [pc, #524]	@ (8002d40 <HAL_RCC_ClockConfig+0x224>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 030f 	and.w	r3, r3, #15
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d910      	bls.n	8002b60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b80      	ldr	r3, [pc, #512]	@ (8002d40 <HAL_RCC_ClockConfig+0x224>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f023 020f 	bic.w	r2, r3, #15
 8002b46:	497e      	ldr	r1, [pc, #504]	@ (8002d40 <HAL_RCC_ClockConfig+0x224>)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4e:	4b7c      	ldr	r3, [pc, #496]	@ (8002d40 <HAL_RCC_ClockConfig+0x224>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e186      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0310 	and.w	r3, r3, #16
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d012      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	695a      	ldr	r2, [r3, #20]
 8002b70:	4b74      	ldr	r3, [pc, #464]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	0a1b      	lsrs	r3, r3, #8
 8002b76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d909      	bls.n	8002b92 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002b7e:	4b71      	ldr	r3, [pc, #452]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	496d      	ldr	r1, [pc, #436]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d012      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691a      	ldr	r2, [r3, #16]
 8002ba2:	4b68      	ldr	r3, [pc, #416]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
 8002ba6:	091b      	lsrs	r3, r3, #4
 8002ba8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d909      	bls.n	8002bc4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002bb0:	4b64      	ldr	r3, [pc, #400]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	011b      	lsls	r3, r3, #4
 8002bbe:	4961      	ldr	r1, [pc, #388]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d010      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	4b5b      	ldr	r3, [pc, #364]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d908      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002be0:	4b58      	ldr	r3, [pc, #352]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	4955      	ldr	r1, [pc, #340]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d010      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	4b50      	ldr	r3, [pc, #320]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d908      	bls.n	8002c20 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002c0e:	4b4d      	ldr	r3, [pc, #308]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	f023 020f 	bic.w	r2, r3, #15
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	494a      	ldr	r1, [pc, #296]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f000 8093 	beq.w	8002d54 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d107      	bne.n	8002c46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002c36:	4b43      	ldr	r3, [pc, #268]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d121      	bne.n	8002c86 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e113      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d115      	bne.n	8002c86 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e107      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d107      	bne.n	8002c76 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002c66:	4b37      	ldr	r3, [pc, #220]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d109      	bne.n	8002c86 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e0fb      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c76:	4b33      	ldr	r3, [pc, #204]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e0f3      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002c86:	4b2f      	ldr	r3, [pc, #188]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f023 0203 	bic.w	r2, r3, #3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	492c      	ldr	r1, [pc, #176]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c98:	f7fd fe32 	bl	8000900 <HAL_GetTick>
 8002c9c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b03      	cmp	r3, #3
 8002ca4:	d112      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ca6:	e00a      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002ca8:	f7fd fe2a 	bl	8000900 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e0d7      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cbe:	4b21      	ldr	r3, [pc, #132]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f003 0318 	and.w	r3, r3, #24
 8002cc6:	2b18      	cmp	r3, #24
 8002cc8:	d1ee      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0x18c>
 8002cca:	e043      	b.n	8002d54 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d112      	bne.n	8002cfa <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cd4:	e00a      	b.n	8002cec <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd6:	f7fd fe13 	bl	8000900 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e0c0      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cec:	4b15      	ldr	r3, [pc, #84]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	f003 0318 	and.w	r3, r3, #24
 8002cf4:	2b10      	cmp	r3, #16
 8002cf6:	d1ee      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0x1ba>
 8002cf8:	e02c      	b.n	8002d54 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d122      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d02:	e00a      	b.n	8002d1a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d04:	f7fd fdfc 	bl	8000900 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e0a9      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d44 <HAL_RCC_ClockConfig+0x228>)
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 0318 	and.w	r3, r3, #24
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d1ee      	bne.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
 8002d26:	e015      	b.n	8002d54 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d28:	f7fd fdea 	bl	8000900 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d906      	bls.n	8002d48 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e097      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
 8002d3e:	bf00      	nop
 8002d40:	40022000 	.word	0x40022000
 8002d44:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d48:	4b4b      	ldr	r3, [pc, #300]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	f003 0318 	and.w	r3, r3, #24
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1e9      	bne.n	8002d28 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d010      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	4b44      	ldr	r3, [pc, #272]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f003 030f 	and.w	r3, r3, #15
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d208      	bcs.n	8002d82 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002d70:	4b41      	ldr	r3, [pc, #260]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f023 020f 	bic.w	r2, r3, #15
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	493e      	ldr	r1, [pc, #248]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d82:	4b3e      	ldr	r3, [pc, #248]	@ (8002e7c <HAL_RCC_ClockConfig+0x360>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d210      	bcs.n	8002db2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d90:	4b3a      	ldr	r3, [pc, #232]	@ (8002e7c <HAL_RCC_ClockConfig+0x360>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f023 020f 	bic.w	r2, r3, #15
 8002d98:	4938      	ldr	r1, [pc, #224]	@ (8002e7c <HAL_RCC_ClockConfig+0x360>)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da0:	4b36      	ldr	r3, [pc, #216]	@ (8002e7c <HAL_RCC_ClockConfig+0x360>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d001      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e05d      	b.n	8002e6e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0304 	and.w	r3, r3, #4
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d010      	beq.n	8002de0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d208      	bcs.n	8002de0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002dce:	4b2a      	ldr	r3, [pc, #168]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	4927      	ldr	r1, [pc, #156]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d012      	beq.n	8002e12 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691a      	ldr	r2, [r3, #16]
 8002df0:	4b21      	ldr	r3, [pc, #132]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	091b      	lsrs	r3, r3, #4
 8002df6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d209      	bcs.n	8002e12 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002e00:	6a1b      	ldr	r3, [r3, #32]
 8002e02:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	491a      	ldr	r1, [pc, #104]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0310 	and.w	r3, r3, #16
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d012      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	695a      	ldr	r2, [r3, #20]
 8002e22:	4b15      	ldr	r3, [pc, #84]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	0a1b      	lsrs	r3, r3, #8
 8002e28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d209      	bcs.n	8002e44 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	490e      	ldr	r1, [pc, #56]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002e44:	f000 f822 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_RCC_ClockConfig+0x35c>)
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	490b      	ldr	r1, [pc, #44]	@ (8002e80 <HAL_RCC_ClockConfig+0x364>)
 8002e54:	5ccb      	ldrb	r3, [r1, r3]
 8002e56:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e84 <HAL_RCC_ClockConfig+0x368>)
 8002e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e88 <HAL_RCC_ClockConfig+0x36c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fd fcc2 	bl	80007ec <HAL_InitTick>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002e6c:	7afb      	ldrb	r3, [r7, #11]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	44020c00 	.word	0x44020c00
 8002e7c:	40022000 	.word	0x40022000
 8002e80:	0800476c 	.word	0x0800476c
 8002e84:	20000000 	.word	0x20000000
 8002e88:	20000004 	.word	0x20000004

08002e8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b089      	sub	sp, #36	@ 0x24
 8002e90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002e92:	4b8c      	ldr	r3, [pc, #560]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	f003 0318 	and.w	r3, r3, #24
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d102      	bne.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002e9e:	4b8a      	ldr	r3, [pc, #552]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002ea0:	61fb      	str	r3, [r7, #28]
 8002ea2:	e107      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ea4:	4b87      	ldr	r3, [pc, #540]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	f003 0318 	and.w	r3, r3, #24
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d112      	bne.n	8002ed6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002eb0:	4b84      	ldr	r3, [pc, #528]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0320 	and.w	r3, r3, #32
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d009      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002ebc:	4b81      	ldr	r3, [pc, #516]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	08db      	lsrs	r3, r3, #3
 8002ec2:	f003 0303 	and.w	r3, r3, #3
 8002ec6:	4a81      	ldr	r2, [pc, #516]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x240>)
 8002ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ecc:	61fb      	str	r3, [r7, #28]
 8002ece:	e0f1      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002ed0:	4b7e      	ldr	r3, [pc, #504]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x240>)
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	e0ee      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ed6:	4b7b      	ldr	r3, [pc, #492]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f003 0318 	and.w	r3, r3, #24
 8002ede:	2b10      	cmp	r3, #16
 8002ee0:	d102      	bne.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ee2:	4b7b      	ldr	r3, [pc, #492]	@ (80030d0 <HAL_RCC_GetSysClockFreq+0x244>)
 8002ee4:	61fb      	str	r3, [r7, #28]
 8002ee6:	e0e5      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee8:	4b76      	ldr	r3, [pc, #472]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	f003 0318 	and.w	r3, r3, #24
 8002ef0:	2b18      	cmp	r3, #24
 8002ef2:	f040 80dd 	bne.w	80030b0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002ef6:	4b73      	ldr	r3, [pc, #460]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efa:	f003 0303 	and.w	r3, r3, #3
 8002efe:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002f00:	4b70      	ldr	r3, [pc, #448]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f0a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002f0c:	4b6d      	ldr	r3, [pc, #436]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f18:	4b6a      	ldr	r3, [pc, #424]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002f1c:	08db      	lsrs	r3, r3, #3
 8002f1e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	fb02 f303 	mul.w	r3, r2, r3
 8002f28:	ee07 3a90 	vmov	s15, r3
 8002f2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f30:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 80b7 	beq.w	80030aa <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d003      	beq.n	8002f4a <HAL_RCC_GetSysClockFreq+0xbe>
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b03      	cmp	r3, #3
 8002f46:	d056      	beq.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x16a>
 8002f48:	e077      	b.n	800303a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002f4a:	4b5e      	ldr	r3, [pc, #376]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0320 	and.w	r3, r3, #32
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d02d      	beq.n	8002fb2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002f56:	4b5b      	ldr	r3, [pc, #364]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	08db      	lsrs	r3, r3, #3
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	4a5a      	ldr	r2, [pc, #360]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x240>)
 8002f62:	fa22 f303 	lsr.w	r3, r2, r3
 8002f66:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	ee07 3a90 	vmov	s15, r3
 8002f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	ee07 3a90 	vmov	s15, r3
 8002f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f80:	4b50      	ldr	r3, [pc, #320]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f88:	ee07 3a90 	vmov	s15, r3
 8002f8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f90:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f94:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80030d4 <HAL_RCC_GetSysClockFreq+0x248>
 8002f98:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fa0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fa4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fac:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002fb0:	e065      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	ee07 3a90 	vmov	s15, r3
 8002fb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fbc:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80030d8 <HAL_RCC_GetSysClockFreq+0x24c>
 8002fc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fc4:	4b3f      	ldr	r3, [pc, #252]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fcc:	ee07 3a90 	vmov	s15, r3
 8002fd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fd4:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fd8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80030d4 <HAL_RCC_GetSysClockFreq+0x248>
 8002fdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fe4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002ff4:	e043      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	ee07 3a90 	vmov	s15, r3
 8002ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003000:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80030dc <HAL_RCC_GetSysClockFreq+0x250>
 8003004:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003008:	4b2e      	ldr	r3, [pc, #184]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800300a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003010:	ee07 3a90 	vmov	s15, r3
 8003014:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003018:	ed97 6a02 	vldr	s12, [r7, #8]
 800301c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80030d4 <HAL_RCC_GetSysClockFreq+0x248>
 8003020:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003024:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003028:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800302c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003034:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003038:	e021      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	ee07 3a90 	vmov	s15, r3
 8003040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003044:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80030e0 <HAL_RCC_GetSysClockFreq+0x254>
 8003048:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800304c:	4b1d      	ldr	r3, [pc, #116]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 800304e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003054:	ee07 3a90 	vmov	s15, r3
 8003058:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800305c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003060:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80030d4 <HAL_RCC_GetSysClockFreq+0x248>
 8003064:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003068:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800306c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003070:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003078:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800307c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800307e:	4b11      	ldr	r3, [pc, #68]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x238>)
 8003080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003082:	0a5b      	lsrs	r3, r3, #9
 8003084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003088:	3301      	adds	r3, #1
 800308a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	ee07 3a90 	vmov	s15, r3
 8003092:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003096:	edd7 6a06 	vldr	s13, [r7, #24]
 800309a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800309e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a2:	ee17 3a90 	vmov	r3, s15
 80030a6:	61fb      	str	r3, [r7, #28]
 80030a8:	e004      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61fb      	str	r3, [r7, #28]
 80030ae:	e001      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80030b0:	4b06      	ldr	r3, [pc, #24]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x240>)
 80030b2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80030b4:	69fb      	ldr	r3, [r7, #28]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3724      	adds	r7, #36	@ 0x24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	44020c00 	.word	0x44020c00
 80030c8:	003d0900 	.word	0x003d0900
 80030cc:	03d09000 	.word	0x03d09000
 80030d0:	017d7840 	.word	0x017d7840
 80030d4:	46000000 	.word	0x46000000
 80030d8:	4c742400 	.word	0x4c742400
 80030dc:	4bbebc20 	.word	0x4bbebc20
 80030e0:	4a742400 	.word	0x4a742400

080030e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80030e8:	f7ff fed0 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 80030ec:	4602      	mov	r2, r0
 80030ee:	4b08      	ldr	r3, [pc, #32]	@ (8003110 <HAL_RCC_GetHCLKFreq+0x2c>)
 80030f0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80030f2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80030f6:	4907      	ldr	r1, [pc, #28]	@ (8003114 <HAL_RCC_GetHCLKFreq+0x30>)
 80030f8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80030fa:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80030fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003102:	4a05      	ldr	r2, [pc, #20]	@ (8003118 <HAL_RCC_GetHCLKFreq+0x34>)
 8003104:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003106:	4b04      	ldr	r3, [pc, #16]	@ (8003118 <HAL_RCC_GetHCLKFreq+0x34>)
 8003108:	681b      	ldr	r3, [r3, #0]
}
 800310a:	4618      	mov	r0, r3
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	44020c00 	.word	0x44020c00
 8003114:	0800476c 	.word	0x0800476c
 8003118:	20000000 	.word	0x20000000

0800311c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800311c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003120:	b0ba      	sub	sp, #232	@ 0xe8
 8003122:	af00      	add	r7, sp, #0
 8003124:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003128:	2300      	movs	r3, #0
 800312a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800312e:	2300      	movs	r3, #0
 8003130:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003134:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003140:	2500      	movs	r5, #0
 8003142:	ea54 0305 	orrs.w	r3, r4, r5
 8003146:	d00b      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003148:	4bcd      	ldr	r3, [pc, #820]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800314a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800314e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003158:	4ac9      	ldr	r2, [pc, #804]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800315a:	430b      	orrs	r3, r1
 800315c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003160:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003168:	f002 0801 	and.w	r8, r2, #1
 800316c:	f04f 0900 	mov.w	r9, #0
 8003170:	ea58 0309 	orrs.w	r3, r8, r9
 8003174:	d042      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800317a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317c:	2b05      	cmp	r3, #5
 800317e:	d823      	bhi.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8003180:	a201      	add	r2, pc, #4	@ (adr r2, 8003188 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8003182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003186:	bf00      	nop
 8003188:	080031d1 	.word	0x080031d1
 800318c:	080031a1 	.word	0x080031a1
 8003190:	080031b5 	.word	0x080031b5
 8003194:	080031d1 	.word	0x080031d1
 8003198:	080031d1 	.word	0x080031d1
 800319c:	080031d1 	.word	0x080031d1
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031a4:	3308      	adds	r3, #8
 80031a6:	4618      	mov	r0, r3
 80031a8:	f001 f978 	bl	800449c <RCCEx_PLL2_Config>
 80031ac:	4603      	mov	r3, r0
 80031ae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80031b2:	e00e      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031b8:	3330      	adds	r3, #48	@ 0x30
 80031ba:	4618      	mov	r0, r3
 80031bc:	f001 fa06 	bl	80045cc <RCCEx_PLL3_Config>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 80031c6:	e004      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80031ce:	e000      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 80031d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031d2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80031da:	4ba9      	ldr	r3, [pc, #676]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80031dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80031e0:	f023 0107 	bic.w	r1, r3, #7
 80031e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ea:	4aa5      	ldr	r2, [pc, #660]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80031ec:	430b      	orrs	r3, r1
 80031ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80031f2:	e003      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80031f8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003204:	f002 0a02 	and.w	sl, r2, #2
 8003208:	f04f 0b00 	mov.w	fp, #0
 800320c:	ea5a 030b 	orrs.w	r3, sl, fp
 8003210:	f000 8088 	beq.w	8003324 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003214:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800321a:	2b28      	cmp	r3, #40	@ 0x28
 800321c:	d868      	bhi.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800321e:	a201      	add	r2, pc, #4	@ (adr r2, 8003224 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003224:	080032f9 	.word	0x080032f9
 8003228:	080032f1 	.word	0x080032f1
 800322c:	080032f1 	.word	0x080032f1
 8003230:	080032f1 	.word	0x080032f1
 8003234:	080032f1 	.word	0x080032f1
 8003238:	080032f1 	.word	0x080032f1
 800323c:	080032f1 	.word	0x080032f1
 8003240:	080032f1 	.word	0x080032f1
 8003244:	080032c9 	.word	0x080032c9
 8003248:	080032f1 	.word	0x080032f1
 800324c:	080032f1 	.word	0x080032f1
 8003250:	080032f1 	.word	0x080032f1
 8003254:	080032f1 	.word	0x080032f1
 8003258:	080032f1 	.word	0x080032f1
 800325c:	080032f1 	.word	0x080032f1
 8003260:	080032f1 	.word	0x080032f1
 8003264:	080032dd 	.word	0x080032dd
 8003268:	080032f1 	.word	0x080032f1
 800326c:	080032f1 	.word	0x080032f1
 8003270:	080032f1 	.word	0x080032f1
 8003274:	080032f1 	.word	0x080032f1
 8003278:	080032f1 	.word	0x080032f1
 800327c:	080032f1 	.word	0x080032f1
 8003280:	080032f1 	.word	0x080032f1
 8003284:	080032f9 	.word	0x080032f9
 8003288:	080032f1 	.word	0x080032f1
 800328c:	080032f1 	.word	0x080032f1
 8003290:	080032f1 	.word	0x080032f1
 8003294:	080032f1 	.word	0x080032f1
 8003298:	080032f1 	.word	0x080032f1
 800329c:	080032f1 	.word	0x080032f1
 80032a0:	080032f1 	.word	0x080032f1
 80032a4:	080032f9 	.word	0x080032f9
 80032a8:	080032f1 	.word	0x080032f1
 80032ac:	080032f1 	.word	0x080032f1
 80032b0:	080032f1 	.word	0x080032f1
 80032b4:	080032f1 	.word	0x080032f1
 80032b8:	080032f1 	.word	0x080032f1
 80032bc:	080032f1 	.word	0x080032f1
 80032c0:	080032f1 	.word	0x080032f1
 80032c4:	080032f9 	.word	0x080032f9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032cc:	3308      	adds	r3, #8
 80032ce:	4618      	mov	r0, r3
 80032d0:	f001 f8e4 	bl	800449c <RCCEx_PLL2_Config>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 80032da:	e00e      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80032dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032e0:	3330      	adds	r3, #48	@ 0x30
 80032e2:	4618      	mov	r0, r3
 80032e4:	f001 f972 	bl	80045cc <RCCEx_PLL3_Config>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 80032ee:	e004      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80032f6:	e000      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80032f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10c      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003302:	4b5f      	ldr	r3, [pc, #380]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003304:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003308:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800330c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003312:	4a5b      	ldr	r2, [pc, #364]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003314:	430b      	orrs	r3, r1
 8003316:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800331a:	e003      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800331c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003320:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003324:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332c:	f002 0304 	and.w	r3, r2, #4
 8003330:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003334:	2300      	movs	r3, #0
 8003336:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800333a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800333e:	460b      	mov	r3, r1
 8003340:	4313      	orrs	r3, r2
 8003342:	d04e      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8003344:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003348:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800334a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800334e:	d02c      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8003350:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003354:	d825      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800335a:	d028      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x292>
 800335c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003360:	d81f      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003362:	2bc0      	cmp	r3, #192	@ 0xc0
 8003364:	d025      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003366:	2bc0      	cmp	r3, #192	@ 0xc0
 8003368:	d81b      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800336a:	2b80      	cmp	r3, #128	@ 0x80
 800336c:	d00f      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x272>
 800336e:	2b80      	cmp	r3, #128	@ 0x80
 8003370:	d817      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003372:	2b00      	cmp	r3, #0
 8003374:	d01f      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8003376:	2b40      	cmp	r3, #64	@ 0x40
 8003378:	d113      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800337a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800337e:	3308      	adds	r3, #8
 8003380:	4618      	mov	r0, r3
 8003382:	f001 f88b 	bl	800449c <RCCEx_PLL2_Config>
 8003386:	4603      	mov	r3, r0
 8003388:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 800338c:	e014      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800338e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003392:	3330      	adds	r3, #48	@ 0x30
 8003394:	4618      	mov	r0, r3
 8003396:	f001 f919 	bl	80045cc <RCCEx_PLL3_Config>
 800339a:	4603      	mov	r3, r0
 800339c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 80033a0:	e00a      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80033a8:	e006      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80033aa:	bf00      	nop
 80033ac:	e004      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80033ae:	bf00      	nop
 80033b0:	e002      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80033b2:	bf00      	nop
 80033b4:	e000      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80033b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033b8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10c      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80033c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80033c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80033c6:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80033ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003480 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80033d2:	430b      	orrs	r3, r1
 80033d4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80033d8:	e003      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033da:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80033de:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80033e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ea:	f002 0308 	and.w	r3, r2, #8
 80033ee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033f2:	2300      	movs	r3, #0
 80033f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80033f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4313      	orrs	r3, r2
 8003400:	d056      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8003402:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003406:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003408:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800340c:	d031      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x356>
 800340e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003412:	d82a      	bhi.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003414:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003418:	d02d      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800341a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800341e:	d824      	bhi.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003420:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003424:	d029      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8003426:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800342a:	d81e      	bhi.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800342c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003430:	d011      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8003432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003436:	d818      	bhi.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d023      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800343c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003440:	d113      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003442:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003446:	3308      	adds	r3, #8
 8003448:	4618      	mov	r0, r3
 800344a:	f001 f827 	bl	800449c <RCCEx_PLL2_Config>
 800344e:	4603      	mov	r3, r0
 8003450:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8003454:	e017      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800345a:	3330      	adds	r3, #48	@ 0x30
 800345c:	4618      	mov	r0, r3
 800345e:	f001 f8b5 	bl	80045cc <RCCEx_PLL3_Config>
 8003462:	4603      	mov	r3, r0
 8003464:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8003468:	e00d      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003470:	e009      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003472:	bf00      	nop
 8003474:	e007      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8003476:	bf00      	nop
 8003478:	e005      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800347a:	bf00      	nop
 800347c:	e003      	b.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800347e:	bf00      	nop
 8003480:	44020c00 	.word	0x44020c00
        break;
 8003484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003486:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10c      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800348e:	4bb9      	ldr	r3, [pc, #740]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003490:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003494:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003498:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800349c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800349e:	4ab5      	ldr	r2, [pc, #724]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80034a0:	430b      	orrs	r3, r1
 80034a2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80034a6:	e003      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80034ac:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b8:	f002 0310 	and.w	r3, r2, #16
 80034bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034c0:	2300      	movs	r3, #0
 80034c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80034c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80034ca:	460b      	mov	r3, r1
 80034cc:	4313      	orrs	r3, r2
 80034ce:	d053      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 80034d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80034da:	d031      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80034dc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80034e0:	d82a      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80034e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034e6:	d02d      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x428>
 80034e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034ec:	d824      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80034ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034f2:	d029      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80034f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034f8:	d81e      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80034fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034fe:	d011      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8003500:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003504:	d818      	bhi.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003506:	2b00      	cmp	r3, #0
 8003508:	d020      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x430>
 800350a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800350e:	d113      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003510:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003514:	3308      	adds	r3, #8
 8003516:	4618      	mov	r0, r3
 8003518:	f000 ffc0 	bl	800449c <RCCEx_PLL2_Config>
 800351c:	4603      	mov	r3, r0
 800351e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8003522:	e014      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003524:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003528:	3330      	adds	r3, #48	@ 0x30
 800352a:	4618      	mov	r0, r3
 800352c:	f001 f84e 	bl	80045cc <RCCEx_PLL3_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8003536:	e00a      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800353e:	e006      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003540:	bf00      	nop
 8003542:	e004      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003544:	bf00      	nop
 8003546:	e002      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8003548:	bf00      	nop
 800354a:	e000      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800354c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800354e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10c      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8003556:	4b87      	ldr	r3, [pc, #540]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003558:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800355c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003560:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003564:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003566:	4a83      	ldr	r2, [pc, #524]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003568:	430b      	orrs	r3, r1
 800356a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800356e:	e003      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003570:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003574:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003578:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800357c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003580:	f002 0320 	and.w	r3, r2, #32
 8003584:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003588:	2300      	movs	r3, #0
 800358a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800358e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003592:	460b      	mov	r3, r1
 8003594:	4313      	orrs	r3, r2
 8003596:	d053      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8003598:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800359c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800359e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80035a2:	d031      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80035a4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80035a8:	d82a      	bhi.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80035aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035ae:	d02d      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80035b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035b4:	d824      	bhi.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80035b6:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80035ba:	d029      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80035bc:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80035c0:	d81e      	bhi.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80035c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c6:	d011      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035cc:	d818      	bhi.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d020      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 80035d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035d6:	d113      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035dc:	3308      	adds	r3, #8
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 ff5c 	bl	800449c <RCCEx_PLL2_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 80035ea:	e014      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80035ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035f0:	3330      	adds	r3, #48	@ 0x30
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 ffea 	bl	80045cc <RCCEx_PLL3_Config>
 80035f8:	4603      	mov	r3, r0
 80035fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 80035fe:	e00a      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003606:	e006      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003608:	bf00      	nop
 800360a:	e004      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800360c:	bf00      	nop
 800360e:	e002      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003610:	bf00      	nop
 8003612:	e000      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8003614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003616:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10c      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800361e:	4b55      	ldr	r3, [pc, #340]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003620:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003624:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8003628:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800362c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800362e:	4a51      	ldr	r2, [pc, #324]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003630:	430b      	orrs	r3, r1
 8003632:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003636:	e003      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003638:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800363c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003640:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800364c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003650:	2300      	movs	r3, #0
 8003652:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003656:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800365a:	460b      	mov	r3, r1
 800365c:	4313      	orrs	r3, r2
 800365e:	d053      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003660:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003666:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800366a:	d031      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800366c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003670:	d82a      	bhi.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003672:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003676:	d02d      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003678:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800367c:	d824      	bhi.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800367e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003682:	d029      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003684:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003688:	d81e      	bhi.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800368a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800368e:	d011      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8003690:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003694:	d818      	bhi.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8003696:	2b00      	cmp	r3, #0
 8003698:	d020      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800369a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800369e:	d113      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036a4:	3308      	adds	r3, #8
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 fef8 	bl	800449c <RCCEx_PLL2_Config>
 80036ac:	4603      	mov	r3, r0
 80036ae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80036b2:	e014      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036b8:	3330      	adds	r3, #48	@ 0x30
 80036ba:	4618      	mov	r0, r3
 80036bc:	f000 ff86 	bl	80045cc <RCCEx_PLL3_Config>
 80036c0:	4603      	mov	r3, r0
 80036c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80036c6:	e00a      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80036ce:	e006      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80036d0:	bf00      	nop
 80036d2:	e004      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80036d4:	bf00      	nop
 80036d6:	e002      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80036d8:	bf00      	nop
 80036da:	e000      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80036dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10c      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80036e6:	4b23      	ldr	r3, [pc, #140]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80036e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036ec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80036f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80036f8:	430b      	orrs	r3, r1
 80036fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80036fe:	e003      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003700:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003704:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003708:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800370c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003710:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003714:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003718:	2300      	movs	r3, #0
 800371a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800371e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003722:	460b      	mov	r3, r1
 8003724:	4313      	orrs	r3, r2
 8003726:	d03d      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003728:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800372c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800372e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003732:	d01b      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003734:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003738:	d814      	bhi.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800373a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800373e:	d017      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8003740:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003744:	d80e      	bhi.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8003746:	2b00      	cmp	r3, #0
 8003748:	d016      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 800374a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800374e:	d109      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003750:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003754:	3330      	adds	r3, #48	@ 0x30
 8003756:	4618      	mov	r0, r3
 8003758:	f000 ff38 	bl	80045cc <RCCEx_PLL3_Config>
 800375c:	4603      	mov	r3, r0
 800375e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003762:	e00a      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800376a:	e006      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 800376c:	bf00      	nop
 800376e:	e004      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8003770:	bf00      	nop
 8003772:	e002      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8003774:	44020c00 	.word	0x44020c00
        break;
 8003778:	bf00      	nop
    }

    if (ret == HAL_OK)
 800377a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10c      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003782:	4b99      	ldr	r3, [pc, #612]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003784:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003788:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800378c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003790:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003792:	4a95      	ldr	r2, [pc, #596]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003794:	430b      	orrs	r3, r1
 8003796:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800379a:	e003      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800379c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037a0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80037b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037b4:	2300      	movs	r3, #0
 80037b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80037be:	460b      	mov	r3, r1
 80037c0:	4313      	orrs	r3, r2
 80037c2:	d03b      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80037c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037ca:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80037ce:	d01b      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 80037d0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80037d4:	d814      	bhi.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 80037d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80037da:	d017      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 80037dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80037e0:	d80e      	bhi.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d014      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 80037e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037ea:	d109      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037f0:	3330      	adds	r3, #48	@ 0x30
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 feea 	bl	80045cc <RCCEx_PLL3_Config>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80037fe:	e008      	b.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003806:	e004      	b.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003808:	bf00      	nop
 800380a:	e002      	b.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 800380c:	bf00      	nop
 800380e:	e000      	b.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8003810:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003812:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10c      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800381a:	4b73      	ldr	r3, [pc, #460]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800381c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003820:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003824:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003828:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800382a:	4a6f      	ldr	r2, [pc, #444]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800382c:	430b      	orrs	r3, r1
 800382e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003832:	e003      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003834:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003838:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800383c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003844:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003848:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800384c:	2300      	movs	r3, #0
 800384e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003852:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003856:	460b      	mov	r3, r1
 8003858:	4313      	orrs	r3, r2
 800385a:	d03d      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800385c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003860:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003864:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003868:	d01b      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x786>
 800386a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800386e:	d814      	bhi.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8003870:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003874:	d017      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8003876:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800387a:	d80e      	bhi.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x77e>
 800387c:	2b00      	cmp	r3, #0
 800387e:	d014      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8003880:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003884:	d109      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003886:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800388a:	3330      	adds	r3, #48	@ 0x30
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fe9d 	bl	80045cc <RCCEx_PLL3_Config>
 8003892:	4603      	mov	r3, r0
 8003894:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8003898:	e008      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80038a0:	e004      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80038a2:	bf00      	nop
 80038a4:	e002      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80038a6:	bf00      	nop
 80038a8:	e000      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 80038aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10d      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80038b4:	4b4c      	ldr	r3, [pc, #304]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80038be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038c6:	4a48      	ldr	r2, [pc, #288]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038c8:	430b      	orrs	r3, r1
 80038ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80038ce:	e003      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80038d4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80038d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80038e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038e8:	2300      	movs	r3, #0
 80038ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038ee:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80038f2:	460b      	mov	r3, r1
 80038f4:	4313      	orrs	r3, r2
 80038f6:	d035      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80038f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003900:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003904:	d015      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003906:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800390a:	d80e      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x80e>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d012      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8003910:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003914:	d109      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003916:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800391a:	3330      	adds	r3, #48	@ 0x30
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fe55 	bl	80045cc <RCCEx_PLL3_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003928:	e006      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003930:	e002      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8003932:	bf00      	nop
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8003936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003938:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10d      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003940:	4b29      	ldr	r3, [pc, #164]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003942:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003946:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800394a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800394e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003952:	4a25      	ldr	r2, [pc, #148]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003954:	430b      	orrs	r3, r1
 8003956:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800395a:	e003      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003960:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003964:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	2100      	movs	r1, #0
 800396e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8003972:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003976:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800397a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800397e:	460b      	mov	r3, r1
 8003980:	4313      	orrs	r3, r2
 8003982:	d037      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003984:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800398c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003990:	d015      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8003992:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003996:	d80e      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8003998:	2b00      	cmp	r3, #0
 800399a:	d012      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 800399c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039a0:	d109      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80039a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039a6:	3330      	adds	r3, #48	@ 0x30
 80039a8:	4618      	mov	r0, r3
 80039aa:	f000 fe0f 	bl	80045cc <RCCEx_PLL3_Config>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80039b4:	e006      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80039bc:	e002      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80039be:	bf00      	nop
 80039c0:	e000      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 80039c2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80039c4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10f      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80039cc:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80039ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039d2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80039d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039de:	4a02      	ldr	r2, [pc, #8]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80039e0:	430b      	orrs	r3, r1
 80039e2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80039e6:	e005      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 80039e8:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80039f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80039f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80039f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fc:	2100      	movs	r1, #0
 80039fe:	67b9      	str	r1, [r7, #120]	@ 0x78
 8003a00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a04:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a06:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	d00e      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003a10:	4bb8      	ldr	r3, [pc, #736]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003a12:	69db      	ldr	r3, [r3, #28]
 8003a14:	4ab7      	ldr	r2, [pc, #732]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003a16:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003a1a:	61d3      	str	r3, [r2, #28]
 8003a1c:	4bb5      	ldr	r3, [pc, #724]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003a1e:	69d9      	ldr	r1, [r3, #28]
 8003a20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a24:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003a28:	4ab2      	ldr	r2, [pc, #712]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003a2a:	430b      	orrs	r3, r1
 8003a2c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a36:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003a3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a40:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a44:	460b      	mov	r3, r1
 8003a46:	4313      	orrs	r3, r2
 8003a48:	d055      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003a4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a52:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003a56:	d031      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8003a58:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003a5c:	d82a      	bhi.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8003a5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a62:	d02d      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8003a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a68:	d824      	bhi.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8003a6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a6e:	d029      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8003a70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a74:	d81e      	bhi.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8003a76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a7a:	d011      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a80:	d818      	bhi.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x998>
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d020      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 8003a86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a8a:	d113      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a90:	3308      	adds	r3, #8
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 fd02 	bl	800449c <RCCEx_PLL2_Config>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003a9e:	e014      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003aa0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003aa4:	3330      	adds	r3, #48	@ 0x30
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fd90 	bl	80045cc <RCCEx_PLL3_Config>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003ab2:	e00a      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003aba:	e006      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003abc:	bf00      	nop
 8003abe:	e004      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003ac0:	bf00      	nop
 8003ac2:	e002      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003ac4:	bf00      	nop
 8003ac6:	e000      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8003ac8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10d      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003ad2:	4b88      	ldr	r3, [pc, #544]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003ad4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ad8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003adc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ae0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ae4:	4a83      	ldr	r2, [pc, #524]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003ae6:	430b      	orrs	r3, r1
 8003ae8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003aec:	e003      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aee:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003af2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003af6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003b02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b04:	2300      	movs	r3, #0
 8003b06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b08:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	d055      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003b12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b1e:	d031      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8003b20:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003b24:	d82a      	bhi.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003b26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b2a:	d02d      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8003b2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b30:	d824      	bhi.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003b32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b36:	d029      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003b38:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b3c:	d81e      	bhi.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003b3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b42:	d011      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003b44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b48:	d818      	bhi.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d020      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003b4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b52:	d113      	bne.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b58:	3308      	adds	r3, #8
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fc9e 	bl	800449c <RCCEx_PLL2_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003b66:	e014      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003b68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b6c:	3330      	adds	r3, #48	@ 0x30
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 fd2c 	bl	80045cc <RCCEx_PLL3_Config>
 8003b74:	4603      	mov	r3, r0
 8003b76:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003b82:	e006      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003b84:	bf00      	nop
 8003b86:	e004      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003b88:	bf00      	nop
 8003b8a:	e002      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003b8c:	bf00      	nop
 8003b8e:	e000      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10d      	bne.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003b9a:	4b56      	ldr	r3, [pc, #344]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003b9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ba0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003ba4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bac:	4a51      	ldr	r2, [pc, #324]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003bae:	430b      	orrs	r3, r1
 8003bb0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003bb4:	e003      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003bba:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003bbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003bca:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bcc:	2300      	movs	r3, #0
 8003bce:	667b      	str	r3, [r7, #100]	@ 0x64
 8003bd0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	d032      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003be2:	2b05      	cmp	r3, #5
 8003be4:	d80f      	bhi.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	d211      	bcs.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d911      	bls.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d109      	bne.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bf6:	3308      	adds	r3, #8
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f000 fc4f 	bl	800449c <RCCEx_PLL2_Config>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003c04:	e006      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003c0c:	e002      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8003c0e:	bf00      	nop
 8003c10:	e000      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8003c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c14:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10d      	bne.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003c1c:	4b35      	ldr	r3, [pc, #212]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003c1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c22:	f023 0107 	bic.w	r1, r3, #7
 8003c26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003c2e:	4a31      	ldr	r2, [pc, #196]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003c30:	430b      	orrs	r3, r1
 8003c32:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c36:	e003      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c38:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c3c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003c40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c48:	2100      	movs	r1, #0
 8003c4a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c52:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003c56:	460b      	mov	r3, r1
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	d024      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003c5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c60:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8003c68:	2b08      	cmp	r3, #8
 8003c6a:	d005      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003c72:	e002      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8003c74:	bf00      	nop
 8003c76:	e000      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8003c78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c7a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10d      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003c82:	4b1c      	ldr	r3, [pc, #112]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003c84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c88:	f023 0108 	bic.w	r1, r3, #8
 8003c8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c90:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c94:	4a17      	ldr	r2, [pc, #92]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003c96:	430b      	orrs	r3, r1
 8003c98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c9c:	e003      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003ca2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cae:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003cb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cb8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	f000 80b9 	beq.w	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc8:	4a0b      	ldr	r2, [pc, #44]	@ (8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cd0:	f7fc fe16 	bl	8000900 <HAL_GetTick>
 8003cd4:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003cd8:	e010      	b.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cda:	f7fc fe11 	bl	8000900 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d908      	bls.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003cf0:	e00a      	b.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8003cf2:	bf00      	nop
 8003cf4:	44020c00 	.word	0x44020c00
 8003cf8:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003cfc:	4bba      	ldr	r3, [pc, #744]	@ (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0e8      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8003d08:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f040 808e 	bne.w	8003e2e <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d12:	4bb6      	ldr	r3, [pc, #728]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d023      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8003d28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d2c:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8003d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d01b      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d38:	4bac      	ldr	r3, [pc, #688]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d46:	4ba9      	ldr	r3, [pc, #676]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d4c:	4aa7      	ldr	r2, [pc, #668]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d56:	4ba5      	ldr	r3, [pc, #660]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d5c:	4aa3      	ldr	r2, [pc, #652]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d66:	4aa1      	ldr	r2, [pc, #644]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d019      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7c:	f7fc fdc0 	bl	8000900 <HAL_GetTick>
 8003d80:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d84:	e00d      	b.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d86:	f7fc fdbb 	bl	8000900 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d90:	1ad2      	subs	r2, r2, r3
 8003d92:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d903      	bls.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8003da0:	e006      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da2:	4b92      	ldr	r3, [pc, #584]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0ea      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8003db0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d135      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003db8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dbc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003dc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dc8:	d110      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 8003dca:	4b88      	ldr	r3, [pc, #544]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003dd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dd6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003dda:	091b      	lsrs	r3, r3, #4
 8003ddc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003de0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003de4:	4a81      	ldr	r2, [pc, #516]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003de6:	430b      	orrs	r3, r1
 8003de8:	61d3      	str	r3, [r2, #28]
 8003dea:	e005      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8003dec:	4b7f      	ldr	r3, [pc, #508]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	4a7e      	ldr	r2, [pc, #504]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003df2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003df6:	61d3      	str	r3, [r2, #28]
 8003df8:	4b7c      	ldr	r3, [pc, #496]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003dfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dfe:	4a7b      	ldr	r2, [pc, #492]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003e00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e08:	4b78      	ldr	r3, [pc, #480]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003e0a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003e0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e12:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e1a:	4a74      	ldr	r2, [pc, #464]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e22:	e008      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e24:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003e28:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8003e2c:	e003      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003e32:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003e42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e44:	2300      	movs	r3, #0
 8003e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e48:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	d035      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003e52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e5a:	2b30      	cmp	r3, #48	@ 0x30
 8003e5c:	d014      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8003e5e:	2b30      	cmp	r3, #48	@ 0x30
 8003e60:	d80e      	bhi.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	d012      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8003e66:	2b20      	cmp	r3, #32
 8003e68:	d80a      	bhi.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d010      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8003e6e:	2b10      	cmp	r3, #16
 8003e70:	d106      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e72:	4b5e      	ldr	r3, [pc, #376]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e76:	4a5d      	ldr	r2, [pc, #372]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e7c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003e7e:	e008      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003e86:	e004      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003e88:	bf00      	nop
 8003e8a:	e002      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003e8c:	bf00      	nop
 8003e8e:	e000      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003e90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10d      	bne.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003e9a:	4b54      	ldr	r3, [pc, #336]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003e9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ea0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ea4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ea8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003eac:	4a4f      	ldr	r2, [pc, #316]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003eae:	430b      	orrs	r3, r1
 8003eb0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003eb4:	e003      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003eba:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec6:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003eca:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ecc:	2300      	movs	r3, #0
 8003ece:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ed0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	d033      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003eda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ede:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8003ee6:	2b40      	cmp	r3, #64	@ 0x40
 8003ee8:	d007      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003eea:	e010      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eec:	4b3f      	ldr	r3, [pc, #252]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef0:	4a3e      	ldr	r2, [pc, #248]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ef6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003ef8:	e00d      	b.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003efe:	3308      	adds	r3, #8
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 facb 	bl	800449c <RCCEx_PLL2_Config>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003f0c:	e003      	b.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f16:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10d      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003f1e:	4b33      	ldr	r3, [pc, #204]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003f20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f24:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f30:	4a2e      	ldr	r2, [pc, #184]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003f32:	430b      	orrs	r3, r1
 8003f34:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003f38:	e003      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003f3e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003f42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f50:	2300      	movs	r3, #0
 8003f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f54:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	d04c      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003f5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	d827      	bhi.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8003f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f70 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8003f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f70:	08003f85 	.word	0x08003f85
 8003f74:	08003f93 	.word	0x08003f93
 8003f78:	08003fa7 	.word	0x08003fa7
 8003f7c:	08003fc3 	.word	0x08003fc3
 8003f80:	08003fc3 	.word	0x08003fc3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f84:	4b19      	ldr	r3, [pc, #100]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f88:	4a18      	ldr	r2, [pc, #96]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f8e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f90:	e018      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f96:	3308      	adds	r3, #8
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fa7f 	bl	800449c <RCCEx_PLL2_Config>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003fa4:	e00e      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003fa6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003faa:	3330      	adds	r3, #48	@ 0x30
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 fb0d 	bl	80045cc <RCCEx_PLL3_Config>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003fb8:	e004      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003fc0:	e000      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8003fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d111      	bne.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003fcc:	4b07      	ldr	r3, [pc, #28]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fd2:	f023 0107 	bic.w	r1, r3, #7
 8003fd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fda:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003fde:	4a03      	ldr	r2, [pc, #12]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003fe6:	e007      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8003fe8:	44020800 	.word	0x44020800
 8003fec:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003ff4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003ff8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004000:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004004:	633b      	str	r3, [r7, #48]	@ 0x30
 8004006:	2300      	movs	r3, #0
 8004008:	637b      	str	r3, [r7, #52]	@ 0x34
 800400a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800400e:	460b      	mov	r3, r1
 8004010:	4313      	orrs	r3, r2
 8004012:	f000 8081 	beq.w	8004118 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004016:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800401a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800401e:	2b20      	cmp	r3, #32
 8004020:	d85f      	bhi.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8004022:	a201      	add	r2, pc, #4	@ (adr r2, 8004028 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8004024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004028:	080040ad 	.word	0x080040ad
 800402c:	080040e3 	.word	0x080040e3
 8004030:	080040e3 	.word	0x080040e3
 8004034:	080040e3 	.word	0x080040e3
 8004038:	080040e3 	.word	0x080040e3
 800403c:	080040e3 	.word	0x080040e3
 8004040:	080040e3 	.word	0x080040e3
 8004044:	080040e3 	.word	0x080040e3
 8004048:	080040bb 	.word	0x080040bb
 800404c:	080040e3 	.word	0x080040e3
 8004050:	080040e3 	.word	0x080040e3
 8004054:	080040e3 	.word	0x080040e3
 8004058:	080040e3 	.word	0x080040e3
 800405c:	080040e3 	.word	0x080040e3
 8004060:	080040e3 	.word	0x080040e3
 8004064:	080040e3 	.word	0x080040e3
 8004068:	080040cf 	.word	0x080040cf
 800406c:	080040e3 	.word	0x080040e3
 8004070:	080040e3 	.word	0x080040e3
 8004074:	080040e3 	.word	0x080040e3
 8004078:	080040e3 	.word	0x080040e3
 800407c:	080040e3 	.word	0x080040e3
 8004080:	080040e3 	.word	0x080040e3
 8004084:	080040e3 	.word	0x080040e3
 8004088:	080040eb 	.word	0x080040eb
 800408c:	080040e3 	.word	0x080040e3
 8004090:	080040e3 	.word	0x080040e3
 8004094:	080040e3 	.word	0x080040e3
 8004098:	080040e3 	.word	0x080040e3
 800409c:	080040e3 	.word	0x080040e3
 80040a0:	080040e3 	.word	0x080040e3
 80040a4:	080040e3 	.word	0x080040e3
 80040a8:	080040eb 	.word	0x080040eb
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040ac:	4bb9      	ldr	r3, [pc, #740]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	4ab8      	ldr	r2, [pc, #736]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80040b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040b6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80040b8:	e018      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040be:	3308      	adds	r3, #8
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 f9eb 	bl	800449c <RCCEx_PLL2_Config>
 80040c6:	4603      	mov	r3, r0
 80040c8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80040cc:	e00e      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040d2:	3330      	adds	r3, #48	@ 0x30
 80040d4:	4618      	mov	r0, r3
 80040d6:	f000 fa79 	bl	80045cc <RCCEx_PLL3_Config>
 80040da:	4603      	mov	r3, r0
 80040dc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80040e0:	e004      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80040e8:	e000      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 80040ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d10d      	bne.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80040f4:	4ba7      	ldr	r3, [pc, #668]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80040f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80040fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004102:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004106:	4aa3      	ldr	r2, [pc, #652]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004108:	430b      	orrs	r3, r1
 800410a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800410e:	e003      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004110:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004114:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8004118:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800411c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004120:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004124:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004126:	2300      	movs	r3, #0
 8004128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800412a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800412e:	460b      	mov	r3, r1
 8004130:	4313      	orrs	r3, r2
 8004132:	d04e      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8004134:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004138:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800413c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004140:	d02e      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004146:	d827      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004148:	2bc0      	cmp	r3, #192	@ 0xc0
 800414a:	d02b      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 800414c:	2bc0      	cmp	r3, #192	@ 0xc0
 800414e:	d823      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004150:	2b80      	cmp	r3, #128	@ 0x80
 8004152:	d017      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 8004154:	2b80      	cmp	r3, #128	@ 0x80
 8004156:	d81f      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 800415c:	2b40      	cmp	r3, #64	@ 0x40
 800415e:	d007      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8004160:	e01a      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004162:	4b8c      	ldr	r3, [pc, #560]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004166:	4a8b      	ldr	r2, [pc, #556]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800416c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800416e:	e01a      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004170:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004174:	3308      	adds	r3, #8
 8004176:	4618      	mov	r0, r3
 8004178:	f000 f990 	bl	800449c <RCCEx_PLL2_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004182:	e010      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004184:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004188:	3330      	adds	r3, #48	@ 0x30
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fa1e 	bl	80045cc <RCCEx_PLL3_Config>
 8004190:	4603      	mov	r3, r0
 8004192:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004196:	e006      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800419e:	e002      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 80041a0:	bf00      	nop
 80041a2:	e000      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 80041a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041a6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10d      	bne.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80041ae:	4b79      	ldr	r3, [pc, #484]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80041b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041b4:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 80041b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041c0:	4974      	ldr	r1, [pc, #464]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80041c8:	e003      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041ce:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 80041d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041da:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80041de:	623b      	str	r3, [r7, #32]
 80041e0:	2300      	movs	r3, #0
 80041e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80041e8:	460b      	mov	r3, r1
 80041ea:	4313      	orrs	r3, r2
 80041ec:	d055      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80041ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80041f6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80041fa:	d031      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 80041fc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004200:	d82a      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8004202:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004206:	d02d      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8004208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800420c:	d824      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800420e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004212:	d029      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8004214:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004218:	d81e      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800421a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421e:	d011      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8004220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004224:	d818      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8004226:	2b00      	cmp	r3, #0
 8004228:	d020      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x1150>
 800422a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800422e:	d113      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004230:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004234:	3308      	adds	r3, #8
 8004236:	4618      	mov	r0, r3
 8004238:	f000 f930 	bl	800449c <RCCEx_PLL2_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004242:	e014      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004244:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004248:	3330      	adds	r3, #48	@ 0x30
 800424a:	4618      	mov	r0, r3
 800424c:	f000 f9be 	bl	80045cc <RCCEx_PLL3_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004256:	e00a      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800425e:	e006      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004260:	bf00      	nop
 8004262:	e004      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004264:	bf00      	nop
 8004266:	e002      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8004268:	bf00      	nop
 800426a:	e000      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 800426c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10d      	bne.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8004276:	4b47      	ldr	r3, [pc, #284]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800427c:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8004280:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004284:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004288:	4942      	ldr	r1, [pc, #264]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800428a:	4313      	orrs	r3, r2
 800428c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004290:	e003      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004292:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004296:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800429a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800429e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a2:	2100      	movs	r1, #0
 80042a4:	61b9      	str	r1, [r7, #24]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	61fb      	str	r3, [r7, #28]
 80042ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80042b0:	460b      	mov	r3, r1
 80042b2:	4313      	orrs	r3, r2
 80042b4:	d03c      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80042b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d81b      	bhi.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x11de>
 80042c2:	a201      	add	r2, pc, #4	@ (adr r2, 80042c8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 80042c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c8:	08004303 	.word	0x08004303
 80042cc:	080042d9 	.word	0x080042d9
 80042d0:	080042e7 	.word	0x080042e7
 80042d4:	08004303 	.word	0x08004303
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042d8:	4b2e      	ldr	r3, [pc, #184]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	4a2d      	ldr	r2, [pc, #180]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80042de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042e2:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80042e4:	e00e      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042ea:	3308      	adds	r3, #8
 80042ec:	4618      	mov	r0, r3
 80042ee:	f000 f8d5 	bl	800449c <RCCEx_PLL2_Config>
 80042f2:	4603      	mov	r3, r0
 80042f4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80042f8:	e004      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004300:	e000      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8004302:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004304:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10d      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800430c:	4b21      	ldr	r3, [pc, #132]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800430e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004312:	f023 0203 	bic.w	r2, r3, #3
 8004316:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800431a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800431e:	491d      	ldr	r1, [pc, #116]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004326:	e003      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004328:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800432c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004330:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004338:	2100      	movs	r1, #0
 800433a:	6139      	str	r1, [r7, #16]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	617b      	str	r3, [r7, #20]
 8004342:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004346:	460b      	mov	r3, r1
 8004348:	4313      	orrs	r3, r2
 800434a:	d03c      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800434c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004354:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004358:	d00e      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 800435a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800435e:	d815      	bhi.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8004360:	2b00      	cmp	r3, #0
 8004362:	d019      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 8004364:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004368:	d110      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800436a:	4b0a      	ldr	r3, [pc, #40]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800436c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436e:	4a09      	ldr	r2, [pc, #36]	@ (8004394 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8004370:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004374:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004376:	e010      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004378:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800437c:	3308      	adds	r3, #8
 800437e:	4618      	mov	r0, r3
 8004380:	f000 f88c 	bl	800449c <RCCEx_PLL2_Config>
 8004384:	4603      	mov	r3, r0
 8004386:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800438a:	e006      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004392:	e002      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x127e>
 8004394:	44020c00 	.word	0x44020c00
        break;
 8004398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800439a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10d      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80043a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80043a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043b4:	4938      	ldr	r1, [pc, #224]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80043bc:	e003      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043be:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80043c2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ce:	2100      	movs	r1, #0
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80043dc:	460b      	mov	r3, r1
 80043de:	4313      	orrs	r3, r2
 80043e0:	d038      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80043e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043e6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80043ea:	2b30      	cmp	r3, #48	@ 0x30
 80043ec:	d01b      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x130a>
 80043ee:	2b30      	cmp	r3, #48	@ 0x30
 80043f0:	d815      	bhi.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1302>
 80043f2:	2b10      	cmp	r3, #16
 80043f4:	d002      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 80043f6:	2b20      	cmp	r3, #32
 80043f8:	d007      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 80043fa:	e010      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043fc:	4b26      	ldr	r3, [pc, #152]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80043fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004400:	4a25      	ldr	r2, [pc, #148]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004402:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004406:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004408:	e00e      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800440a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800440e:	3330      	adds	r3, #48	@ 0x30
 8004410:	4618      	mov	r0, r3
 8004412:	f000 f8db 	bl	80045cc <RCCEx_PLL3_Config>
 8004416:	4603      	mov	r3, r0
 8004418:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800441c:	e004      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004424:	e000      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8004426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004428:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10d      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004430:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004432:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004436:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800443a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800443e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004442:	4915      	ldr	r1, [pc, #84]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004444:	4313      	orrs	r3, r2
 8004446:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800444a:	e003      	b.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800444c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004450:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004454:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445c:	2100      	movs	r1, #0
 800445e:	6039      	str	r1, [r7, #0]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	607b      	str	r3, [r7, #4]
 8004466:	e9d7 1200 	ldrd	r1, r2, [r7]
 800446a:	460b      	mov	r3, r1
 800446c:	4313      	orrs	r3, r2
 800446e:	d00c      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8004470:	4b09      	ldr	r3, [pc, #36]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004476:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800447a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800447e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004482:	4905      	ldr	r1, [pc, #20]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800448a:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800448e:	4618      	mov	r0, r3
 8004490:	37e8      	adds	r7, #232	@ 0xe8
 8004492:	46bd      	mov	sp, r7
 8004494:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004498:	44020c00 	.word	0x44020c00

0800449c <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80044a4:	4b48      	ldr	r3, [pc, #288]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a47      	ldr	r2, [pc, #284]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 80044aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80044ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80044b0:	f7fc fa26 	bl	8000900 <HAL_GetTick>
 80044b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80044b6:	e008      	b.n	80044ca <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80044b8:	f7fc fa22 	bl	8000900 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e07a      	b.n	80045c0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80044ca:	4b3f      	ldr	r3, [pc, #252]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80044d6:	4b3c      	ldr	r3, [pc, #240]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 80044d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044da:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	6811      	ldr	r1, [r2, #0]
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6852      	ldr	r2, [r2, #4]
 80044ea:	0212      	lsls	r2, r2, #8
 80044ec:	430a      	orrs	r2, r1
 80044ee:	4936      	ldr	r1, [pc, #216]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	3b01      	subs	r3, #1
 80044fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	3b01      	subs	r3, #1
 8004504:	025b      	lsls	r3, r3, #9
 8004506:	b29b      	uxth	r3, r3
 8004508:	431a      	orrs	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	3b01      	subs	r3, #1
 8004510:	041b      	lsls	r3, r3, #16
 8004512:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	3b01      	subs	r3, #1
 800451e:	061b      	lsls	r3, r3, #24
 8004520:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004524:	4928      	ldr	r1, [pc, #160]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004526:	4313      	orrs	r3, r2
 8004528:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800452a:	4b27      	ldr	r3, [pc, #156]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800452c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800452e:	f023 020c 	bic.w	r2, r3, #12
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	4924      	ldr	r1, [pc, #144]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004538:	4313      	orrs	r3, r2
 800453a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800453c:	4b22      	ldr	r3, [pc, #136]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800453e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004540:	f023 0220 	bic.w	r2, r3, #32
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	491f      	ldr	r1, [pc, #124]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800454a:	4313      	orrs	r3, r2
 800454c:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800454e:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	491c      	ldr	r1, [pc, #112]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004558:	4313      	orrs	r3, r2
 800455a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800455c:	4b1a      	ldr	r3, [pc, #104]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800455e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004560:	4a19      	ldr	r2, [pc, #100]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004562:	f023 0310 	bic.w	r3, r3, #16
 8004566:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8004568:	4b17      	ldr	r3, [pc, #92]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800456a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004570:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6a12      	ldr	r2, [r2, #32]
 8004578:	00d2      	lsls	r2, r2, #3
 800457a:	4913      	ldr	r1, [pc, #76]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800457c:	4313      	orrs	r3, r2
 800457e:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8004580:	4b11      	ldr	r3, [pc, #68]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	4a10      	ldr	r2, [pc, #64]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004586:	f043 0310 	orr.w	r3, r3, #16
 800458a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800458c:	4b0e      	ldr	r3, [pc, #56]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a0d      	ldr	r2, [pc, #52]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 8004592:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004596:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004598:	f7fc f9b2 	bl	8000900 <HAL_GetTick>
 800459c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800459e:	e008      	b.n	80045b2 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80045a0:	f7fc f9ae 	bl	8000900 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d901      	bls.n	80045b2 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e006      	b.n	80045c0 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80045b2:	4b05      	ldr	r3, [pc, #20]	@ (80045c8 <RCCEx_PLL2_Config+0x12c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d0f0      	beq.n	80045a0 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80045be:	2300      	movs	r3, #0

}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	44020c00 	.word	0x44020c00

080045cc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 80045d4:	4b48      	ldr	r3, [pc, #288]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a47      	ldr	r2, [pc, #284]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80045da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80045e0:	f7fc f98e 	bl	8000900 <HAL_GetTick>
 80045e4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045e6:	e008      	b.n	80045fa <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80045e8:	f7fc f98a 	bl	8000900 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e07a      	b.n	80046f0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045fa:	4b3f      	ldr	r3, [pc, #252]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f0      	bne.n	80045e8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8004606:	4b3c      	ldr	r3, [pc, #240]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800460e:	f023 0303 	bic.w	r3, r3, #3
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6811      	ldr	r1, [r2, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6852      	ldr	r2, [r2, #4]
 800461a:	0212      	lsls	r2, r2, #8
 800461c:	430a      	orrs	r2, r1
 800461e:	4936      	ldr	r1, [pc, #216]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004620:	4313      	orrs	r3, r2
 8004622:	630b      	str	r3, [r1, #48]	@ 0x30
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	3b01      	subs	r3, #1
 800462a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	3b01      	subs	r3, #1
 8004634:	025b      	lsls	r3, r3, #9
 8004636:	b29b      	uxth	r3, r3
 8004638:	431a      	orrs	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	3b01      	subs	r3, #1
 8004640:	041b      	lsls	r3, r3, #16
 8004642:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	3b01      	subs	r3, #1
 800464e:	061b      	lsls	r3, r3, #24
 8004650:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004654:	4928      	ldr	r1, [pc, #160]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004656:	4313      	orrs	r3, r2
 8004658:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800465a:	4b27      	ldr	r3, [pc, #156]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 800465c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465e:	f023 020c 	bic.w	r2, r3, #12
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	4924      	ldr	r1, [pc, #144]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004668:	4313      	orrs	r3, r2
 800466a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800466c:	4b22      	ldr	r3, [pc, #136]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 800466e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004670:	f023 0220 	bic.w	r2, r3, #32
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	491f      	ldr	r1, [pc, #124]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 800467a:	4313      	orrs	r3, r2
 800467c:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800467e:	4b1e      	ldr	r3, [pc, #120]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004680:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	491c      	ldr	r1, [pc, #112]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004688:	4313      	orrs	r3, r2
 800468a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800468c:	4b1a      	ldr	r3, [pc, #104]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 800468e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004690:	4a19      	ldr	r2, [pc, #100]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 8004692:	f023 0310 	bic.w	r3, r3, #16
 8004696:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8004698:	4b17      	ldr	r3, [pc, #92]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 800469a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800469c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046a0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6a12      	ldr	r2, [r2, #32]
 80046a8:	00d2      	lsls	r2, r2, #3
 80046aa:	4913      	ldr	r1, [pc, #76]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80046b0:	4b11      	ldr	r3, [pc, #68]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80046b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b4:	4a10      	ldr	r2, [pc, #64]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80046b6:	f043 0310 	orr.w	r3, r3, #16
 80046ba:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 80046bc:	4b0e      	ldr	r3, [pc, #56]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0d      	ldr	r2, [pc, #52]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80046c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80046c8:	f7fc f91a 	bl	8000900 <HAL_GetTick>
 80046cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046ce:	e008      	b.n	80046e2 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80046d0:	f7fc f916 	bl	8000900 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e006      	b.n	80046f0 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046e2:	4b05      	ldr	r3, [pc, #20]	@ (80046f8 <RCCEx_PLL3_Config+0x12c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f0      	beq.n	80046d0 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	44020c00 	.word	0x44020c00

080046fc <memset>:
 80046fc:	4402      	add	r2, r0
 80046fe:	4603      	mov	r3, r0
 8004700:	4293      	cmp	r3, r2
 8004702:	d100      	bne.n	8004706 <memset+0xa>
 8004704:	4770      	bx	lr
 8004706:	f803 1b01 	strb.w	r1, [r3], #1
 800470a:	e7f9      	b.n	8004700 <memset+0x4>

0800470c <__libc_init_array>:
 800470c:	b570      	push	{r4, r5, r6, lr}
 800470e:	4d0d      	ldr	r5, [pc, #52]	@ (8004744 <__libc_init_array+0x38>)
 8004710:	2600      	movs	r6, #0
 8004712:	4c0d      	ldr	r4, [pc, #52]	@ (8004748 <__libc_init_array+0x3c>)
 8004714:	1b64      	subs	r4, r4, r5
 8004716:	10a4      	asrs	r4, r4, #2
 8004718:	42a6      	cmp	r6, r4
 800471a:	d109      	bne.n	8004730 <__libc_init_array+0x24>
 800471c:	4d0b      	ldr	r5, [pc, #44]	@ (800474c <__libc_init_array+0x40>)
 800471e:	2600      	movs	r6, #0
 8004720:	4c0b      	ldr	r4, [pc, #44]	@ (8004750 <__libc_init_array+0x44>)
 8004722:	f000 f817 	bl	8004754 <_init>
 8004726:	1b64      	subs	r4, r4, r5
 8004728:	10a4      	asrs	r4, r4, #2
 800472a:	42a6      	cmp	r6, r4
 800472c:	d105      	bne.n	800473a <__libc_init_array+0x2e>
 800472e:	bd70      	pop	{r4, r5, r6, pc}
 8004730:	f855 3b04 	ldr.w	r3, [r5], #4
 8004734:	3601      	adds	r6, #1
 8004736:	4798      	blx	r3
 8004738:	e7ee      	b.n	8004718 <__libc_init_array+0xc>
 800473a:	f855 3b04 	ldr.w	r3, [r5], #4
 800473e:	3601      	adds	r6, #1
 8004740:	4798      	blx	r3
 8004742:	e7f2      	b.n	800472a <__libc_init_array+0x1e>
 8004744:	0800477c 	.word	0x0800477c
 8004748:	0800477c 	.word	0x0800477c
 800474c:	0800477c 	.word	0x0800477c
 8004750:	08004780 	.word	0x08004780

08004754 <_init>:
 8004754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004756:	bf00      	nop
 8004758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800475a:	bc08      	pop	{r3}
 800475c:	469e      	mov	lr, r3
 800475e:	4770      	bx	lr

08004760 <_fini>:
 8004760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004762:	bf00      	nop
 8004764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004766:	bc08      	pop	{r3}
 8004768:	469e      	mov	lr, r3
 800476a:	4770      	bx	lr
