library ieee;
USE ieee.std_logic_1164.all;

ENTITY one_counter IS
	port (clock : in std_logic;
			resetn : in std_logic;
			w : in std_logic;
			z : out std_logic);
END one_counter;

