
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
     2    3.87    0.01    0.08    0.08 v shift_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
                                         shift_reg[2] (net)
                  0.01    0.00    0.08 v _100_/A2 (NAND2_X1)
     1    1.68    0.01    0.02    0.10 ^ _100_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.10 ^ _101_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.11 v _101_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v shift_reg[2]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load_pattern (input port clocked by core_clock)
Endpoint: pattern_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ load_pattern (in)
                                         load_pattern (net)
                  0.00    0.00    0.20 ^ _065_/A (BUF_X1)
     5   10.97    0.03    0.04    0.24 ^ _065_/Z (BUF_X1)
                                         _012_ (net)
                  0.03    0.00    0.24 ^ _104_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.30 v _104_/Z (MUX2_X1)
                                         _043_ (net)
                  0.01    0.00    0.30 v _105_/A2 (OR2_X1)
     1    1.06    0.01    0.05    0.35 v _105_/ZN (OR2_X1)
                                         _004_ (net)
                  0.01    0.00    0.35 v pattern_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pattern_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load_pattern (input port clocked by core_clock)
Endpoint: pattern_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ load_pattern (in)
                                         load_pattern (net)
                  0.00    0.00    0.20 ^ _065_/A (BUF_X1)
     5   10.97    0.03    0.04    0.24 ^ _065_/Z (BUF_X1)
                                         _012_ (net)
                  0.03    0.00    0.24 ^ _104_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.30 v _104_/Z (MUX2_X1)
                                         _043_ (net)
                  0.01    0.00    0.30 v _105_/A2 (OR2_X1)
     1    1.06    0.01    0.05    0.35 v _105_/ZN (OR2_X1)
                                         _004_ (net)
                  0.01    0.00    0.35 v pattern_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pattern_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.86e-05   1.71e-06   9.28e-07   8.13e-05  81.3%
Combinational          9.35e-06   7.80e-06   1.49e-06   1.86e-05  18.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.80e-05   9.51e-06   2.42e-06   9.99e-05 100.0%
                          88.1%       9.5%       2.4%
