Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Sep 11 12:46:55 2019
| Host         : DESKTOP-GG6LOIC running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 33628 |     0 |    230400 | 14.60 |
|   LUT as Logic             | 30895 |     0 |    230400 | 13.41 |
|   LUT as Memory            |  2733 |     0 |    101760 |  2.69 |
|     LUT as Distributed RAM |  2678 |     0 |           |       |
|     LUT as Shift Register  |    55 |     0 |           |       |
| CLB Registers              | 33623 |     0 |    460800 |  7.30 |
|   Register as Flip Flop    | 33623 |     0 |    460800 |  7.30 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   380 |     0 |     28800 |  1.32 |
| F7 Muxes                   |  1728 |     0 |    115200 |  1.50 |
| F8 Muxes                   |   451 |     0 |     57600 |  0.78 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 271   |          Yes |           - |          Set |
| 654   |          Yes |           - |        Reset |
| 104   |          Yes |         Set |            - |
| 32594 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7458 |     0 |     28800 | 25.90 |
|   CLBL                                     |  3751 |     0 |           |       |
|   CLBM                                     |  3707 |     0 |           |       |
| LUT as Logic                               | 30895 |     0 |    230400 | 13.41 |
|   using O5 output only                     |   313 |       |           |       |
|   using O6 output only                     | 25799 |       |           |       |
|   using O5 and O6                          |  4783 |       |           |       |
| LUT as Memory                              |  2733 |     0 |    101760 |  2.69 |
|   LUT as Distributed RAM                   |  2678 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  2188 |       |           |       |
|     using O5 and O6                        |   490 |       |           |       |
|   LUT as Shift Register                    |    55 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    55 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
| CLB Registers                              | 33623 |     0 |    460800 |  7.30 |
|   Register driven from within the CLB      | 14204 |       |           |       |
|   Register driven from outside the CLB     | 19419 |       |           |       |
|     LUT in front of the register is unused | 10998 |       |           |       |
|     LUT in front of the register is used   |  8421 |       |           |       |
| Unique Control Sets                        |  1456 |       |     57600 |  2.53 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+--------+
|     Site Type     | Used | Fixed | Available |  Util% |
+-------------------+------+-------+-----------+--------+
| Block RAM Tile    |  279 |     0 |       312 |  89.42 |
|   RAMB36/FIFO*    |  276 |     0 |       312 |  88.46 |
|     RAMB36E2 only |  276 |       |           |        |
|   RAMB18          |    6 |     0 |       624 |   0.96 |
|     RAMB18E2 only |    6 |       |           |        |
| URAM              |   96 |     0 |        96 | 100.00 |
+-------------------+------+-------+-----------+--------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   11 |     0 |      1728 |  0.64 |
|   DSP48E2 only |   11 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       360 |  0.83 |
| HPIOB_M          |    1 |     1 |       144 |  0.69 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |       144 |  0.69 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    1 |     1 |        24 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       544 |  0.74 |
|   BUFGCE             |    3 |     0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 32594 |            Register |
| LUT6       | 15046 |                 CLB |
| LUT3       |  7166 |                 CLB |
| LUT5       |  6961 |                 CLB |
| LUT4       |  3514 |                 CLB |
| LUT2       |  2593 |                 CLB |
| RAMD64E    |  2160 |                 CLB |
| MUXF7      |  1728 |                 CLB |
| RAMD32     |   870 |                 CLB |
| FDCE       |   654 |            Register |
| MUXF8      |   451 |                 CLB |
| LUT1       |   398 |                 CLB |
| CARRY8     |   380 |                 CLB |
| RAMB36E2   |   276 |           Block Ram |
| FDPE       |   271 |            Register |
| RAMS32     |   138 |                 CLB |
| FDSE       |   104 |            Register |
| URAM288    |    96 |           Block Ram |
| SRLC32E    |    35 |                 CLB |
| SRL16E     |    20 |                 CLB |
| DSP48E2    |    11 |          Arithmetic |
| RAMB18E2   |     6 |           Block Ram |
| BUFGCE     |     3 |               Clock |
| IBUFCTRL   |     2 |              Others |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| INBUF      |     1 |                 I/O |
| DIFFINBUF  |     1 |                 I/O |
| BUFG_PS    |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0   |    1 |
| design_1_xbar_2                |    1 |
| design_1_xbar_0                |    1 |
| design_1_vio_0_1               |    1 |
| design_1_rst_ps8_0_100M_1      |    1 |
| design_1_clk_wiz_0_0           |    1 |
| design_1_blk_mem_gen_9_0       |    1 |
| design_1_blk_mem_gen_8_0       |    1 |
| design_1_blk_mem_gen_7_0       |    1 |
| design_1_blk_mem_gen_6_0       |    1 |
| design_1_blk_mem_gen_5_0       |    1 |
| design_1_blk_mem_gen_4_0       |    1 |
| design_1_blk_mem_gen_3_0       |    1 |
| design_1_blk_mem_gen_2_1       |    1 |
| design_1_blk_mem_gen_1_0       |    1 |
| design_1_blk_mem_gen_0_0       |    1 |
| design_1_axi_bram_ctrl_5_0     |    1 |
| design_1_axi_bram_ctrl_4_0     |    1 |
| design_1_axi_bram_ctrl_3_0     |    1 |
| design_1_axi_bram_ctrl_2_0     |    1 |
| design_1_axi_bram_ctrl_1_0     |    1 |
| design_1_axi_bram_ctrl_0_0     |    1 |
| design_1_auto_pc_0             |    1 |
| design_1_auto_ds_6             |    1 |
| design_1_auto_ds_5             |    1 |
| design_1_auto_ds_4             |    1 |
| design_1_auto_ds_3             |    1 |
| design_1_auto_ds_2             |    1 |
| design_1_auto_ds_1             |    1 |
| design_1_auto_ds_0             |    1 |
| design_1_SubsetCoordsMulti_0_0 |    1 |
| design_1_Results_0_0           |    1 |
| design_1_ParametersMulti_0_1   |    1 |
| design_1_Interface_1_0         |    1 |
| design_1_GradientsMulti_1_0    |    1 |
| design_1_Gamma_Aff_0_0         |    1 |
| design_1_Gam_Interface_0_0     |    1 |
| design_1_Counter_0_0           |    1 |
| design_1_Coords_Interface_0_0  |    1 |
| dbg_hub                        |    1 |
+--------------------------------+------+


