PC: 0x0
Control signals:
  ALU_op: 3
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 1 [R1]
rd: 0 [R0]
shamt: 0
funct: 1 (0x1)
immediate: 1 (0x1)
address: 0x10001

CYCLE 0
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x4
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 0
  mem_read: 0
  mem_write: 1
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 1 [R1]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x10000

CYCLE 1
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x8
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 1
  reg_write: 1
  mem_read: 1
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 2 [R2]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x20000

CYCLE 2
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0xc
Control signals:
  ALU_op: 2
  reg_dest: 1
  ALU_src: 0
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 2 [R2]
rt: 2 [R2]
rd: 3 [R3]
shamt: 0
funct: 32 (0x20)
immediate: 6176 (0x1820)
address: 0x421820

CYCLE 3
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x10
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 0
  mem_read: 0
  mem_write: 1
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 3 [R3]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x30000

CYCLE 4
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x14
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 1
  reg_write: 1
  mem_read: 1
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 4 [R4]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x40000

CYCLE 5
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x18
Control signals:
  ALU_op: 3
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 4 [R4]
rt: 5 [R5]
rd: 0 [R0]
shamt: 0
funct: 1 (0x1)
immediate: 1 (0x1)
address: 0x850001

CYCLE 6
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x1c
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 0
  mem_read: 0
  mem_write: 1
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 5 [R5]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x50000

CYCLE 7
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x20
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 1
  reg_write: 1
  mem_read: 1
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 6 [R6]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x60000

CYCLE 8
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 3
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x24
Control signals:
  ALU_op: 3
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 5 [R5]
rt: 6 [R6]
rd: 0 [R0]
shamt: 0
funct: 1 (0x1)
immediate: 1 (0x1)
address: 0xa60001

CYCLE 9
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x28
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 0
  mem_read: 0
  mem_write: 1
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 6 [R6]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x60000

CYCLE 10
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x2c
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 1
  reg_write: 1
  mem_read: 1
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 7 [R7]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x70000

CYCLE 11
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x30
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 0
  reg_write: 0
  mem_read: 0
  mem_write: 1
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 7 [R7]
rt: 6 [R6]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0xe60000

CYCLE 12
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x34
Control signals:
  ALU_op: 0
  reg_dest: 0
  ALU_src: 1
  mem_to_reg: 1
  reg_write: 1
  mem_read: 1
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 7 [R7]
rt: 8 [R8]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0xe80000

CYCLE 13
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 4
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x38
Control signals:
  ALU_op: 1
  reg_dest: 0
  ALU_src: 0
  mem_to_reg: 0
  reg_write: 0
  mem_read: 0
  mem_write: 0
  branch: 1
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 0
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 8 [R8]
rt: 8 [R8]
rd: 0 [R0]
shamt: 0
funct: 2 (0x2)
immediate: 2 (0x2)
address: 0x1080002

CYCLE 14
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 4
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x44
Control signals:
  ALU_op: 2
  reg_dest: 1
  ALU_src: 0
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 1
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 0 [R0]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x0

CYCLE 15
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 4
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x48
Control signals:
  ALU_op: 2
  reg_dest: 1
  ALU_src: 0
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 1
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 0 [R0]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x0

CYCLE 16
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 4
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x4c
Control signals:
  ALU_op: 2
  reg_dest: 1
  ALU_src: 0
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 1
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 0 [R0]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x0

CYCLE 17
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 4
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
PC: 0x50
Control signals:
  ALU_op: 2
  reg_dest: 1
  ALU_src: 0
  mem_to_reg: 0
  reg_write: 1
  mem_read: 0
  mem_write: 0
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  shift: 1
  byte: 0
  halfword: 0
  zero_extend: 0
rs: 0 [R0]
rt: 0 [R0]
rd: 0 [R0]
shamt: 0
funct: 0 (0x0)
immediate: 0 (0x0)
address: 0x0

CYCLE 18
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 2
R[4]: 2
R[5]: 3
R[6]: 4
R[7]: 4
R[8]: 4
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 1187.5 nanoseconds.
