Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.1_sda (lin64) Build 1570731 Tue May 24 17:23:33 MDT 2016
| Date              : Thu May 26 05:35:57 2016
| Host              : xsjrdevl54 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file xcl_design_wrapper_timing_summary_routed.rpt -rpx xcl_design_wrapper_timing_summary_routed.rpx
| Design            : xcl_design_wrapper
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.20 04-04-2016
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 422 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0               315856        0.016        0.000                      0               314949        0.000        0.000                       0                132163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                  ------------           ----------      --------------
S_AXI_ACLK                                                             {0.000 2.500}          5.000           200.000         
c1_sys_clk_p                                                           {0.000 1.250}          2.500           400.000         
  mmcm_clkout0                                                         {0.000 2.500}          5.000           200.000         
    pll_clk[0]                                                         {0.000 0.312}          0.625           1600.000        
      pll_clk[0]_DIV                                                   {0.000 2.500}          5.000           200.000         
    pll_clk[1]                                                         {0.000 0.312}          0.625           1600.000        
      pll_clk[1]_DIV                                                   {0.000 2.500}          5.000           200.000         
    pll_clk[2]                                                         {0.000 0.312}          0.625           1600.000        
      pll_clk[2]_DIV                                                   {0.000 2.500}          5.000           200.000         
    pll_fb_0                                                           {1.250 3.750}          5.000           200.000         
    pll_fb_1                                                           {1.250 3.750}          5.000           200.000         
    pll_fb_2                                                           {1.250 3.750}          5.000           200.000         
  mmcm_clkout5                                                         {0.000 10.000}         20.000          50.000          
  mmcm_clkout6                                                         {0.000 5.000}          10.000          100.000         
  mmcm_fb                                                              {0.000 2.500}          5.000           200.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}         30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}         60.000          16.667          
flash_clk                                                              {0.000 5.000}          10.000          100.000         
ref_clk                                                                {0.000 5.000}          10.000          100.000         
  clk_out1_xcl_design_clkwiz_system_0                                  {0.000 2.500}          5.000           200.000         
  clk_out2_xcl_design_clkwiz_system_0                                  {0.000 5.000}          10.000          100.000         
  clk_out3_xcl_design_clkwiz_system_0                                  {0.000 25.000}         50.000          20.000          
  clkfbout_xcl_design_clkwiz_system_0                                  {0.000 5.000}          10.000          100.000         
xcl_design_i/static_region/clkwiz_kernel/inst/clk_in1                  {0.000 5.000}          10.000          100.000         
  clk_out1_xcl_design_clkwiz_kernel_0                                  {0.000 2.500}          5.000           200.000         
  clkfbout_xcl_design_clkwiz_kernel_0                                  {0.000 5.000}          10.000          100.000         
xcl_design_i/static_region/dma_pcie/inst/sys_clk                       {0.000 5.000}          10.000          100.000         
xcl_design_i/static_region/dma_pcie/inst/sys_clk_gt                    {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                   {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                                                 {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                                              {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]                                                      {0.000 1.000}          2.000           500.000         
    dma_pcie_axi_aclk                                                  {0.000 2.000}          4.000           250.000         
    mcap_clk                                                           {0.000 4.000}          8.000           125.000         
    pipe_clk                                                           {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
S_AXI_ACLK                                                                   0.137        0.000                      0                66791        0.031        0.000                      0                66791        0.000        0.000                       0                 26024  
c1_sys_clk_p                                                                                                                                                                                                             0.361        0.000                       0                     1  
  mmcm_clkout0                                                               0.177        0.000                      0                61765        0.032        0.000                      0                61765        1.100        0.000                       0                 29626  
    pll_clk[0]                                                                                                                                                                                                           0.135        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                     1.078        0.000                       0                    36  
    pll_clk[1]                                                                                                                                                                                                           0.135        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                     1.078        0.000                       0                    39  
    pll_clk[2]                                                                                                                                                                                                           0.134        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                     1.078        0.000                       0                    36  
    pll_fb_0                                                                                                                                                                                                             3.929        0.000                       0                     2  
    pll_fb_1                                                                                                                                                                                                             3.929        0.000                       0                     2  
    pll_fb_2                                                                                                                                                                                                             3.929        0.000                       0                     2  
  mmcm_clkout5                                                              16.725        0.000                      0                  706        0.033        0.000                      0                  706        9.146        0.000                       0                   357  
  mmcm_clkout6                                                               2.940        0.000                      0                 3742        0.046        0.000                      0                 3214        2.750        0.000                       0                  1130  
  mmcm_fb                                                                                                                                                                                                                3.929        0.000                       0                     2  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           26.771        0.000                      0                  571        0.038        0.000                      0                  571       14.332        0.000                       0                   278  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.904        0.000                      0                    1        0.461        0.000                      0                    1       29.725        0.000                       0                     2  
flash_clk                                                                    1.722        0.000                      0                  564        0.051        0.000                      0                  564        4.442        0.000                       0                   266  
ref_clk                                                                                                                                                                                                                  3.000        0.000                       0                     3  
  clk_out1_xcl_design_clkwiz_system_0                                                                                                                                                                                    3.621        0.000                       0                     2  
  clk_out2_xcl_design_clkwiz_system_0                                        5.722        0.000                      0                  769        0.034        0.000                      0                  769        2.725        0.000                       0                   427  
  clk_out3_xcl_design_clkwiz_system_0                                                                                                                                                                                   48.621        0.000                       0                     2  
  clkfbout_xcl_design_clkwiz_system_0                                                                                                                                                                                    8.621        0.000                       0                     3  
xcl_design_i/static_region/clkwiz_kernel/inst/clk_in1                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_xcl_design_clkwiz_kernel_0                                        0.041        0.000                      0                96677        0.016        0.000                      0                96677        1.520        0.000                       0                 44635  
  clkfbout_xcl_design_clkwiz_kernel_0                                                                                                                                                                                    8.621        0.000                       0                     3  
xcl_design_i/static_region/dma_pcie/inst/sys_clk                             7.198        0.000                      0                  174        0.043        0.000                      0                  174        3.200        0.000                       0                   229  
  txoutclk_out[3]                                                            0.273        0.000                      0                 1172        0.035        0.000                      0                 1172        0.000        0.000                       0                    37  
    dma_pcie_axi_aclk                                                        0.050        0.000                      0                73955        0.030        0.000                      0                73955        0.000        0.000                       0                 26807  
    mcap_clk                                                                                                                                                                                                             0.000        0.000                       0                     1  
    pipe_clk                                                                 0.120        0.000                      0                 3978        0.032        0.000                      0                 3978        0.000        0.000                       0                  2183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout0                                                         S_AXI_ACLK                                                                 2.849        0.000                      0                   40                                                                        
clk_out2_xcl_design_clkwiz_system_0                                  S_AXI_ACLK                                                                 9.010        0.000                      0                   17                                                                        
clk_out1_xcl_design_clkwiz_kernel_0                                  S_AXI_ACLK                                                                 4.306        0.000                      0                   40                                                                        
dma_pcie_axi_aclk                                                    S_AXI_ACLK                                                                 2.709        0.000                      0                   32                                                                        
S_AXI_ACLK                                                           mmcm_clkout0                                                               2.725        0.000                      0                   40                                                                        
mmcm_clkout6                                                         mmcm_clkout0                                                               1.161        0.000                      0                   86                                                                        
mmcm_clkout0                                                         pll_clk[0]_DIV                                                             0.727        0.000                      0                  448        0.233        0.000                      0                  448  
mmcm_clkout0                                                         pll_clk[1]_DIV                                                             1.561        0.000                      0                  360        0.238        0.000                      0                  360  
mmcm_clkout0                                                         pll_clk[2]_DIV                                                             0.775        0.000                      0                  448        0.234        0.000                      0                  448  
mmcm_clkout0                                                         mmcm_clkout6                                                               2.845        0.000                      0                   35                                                                        
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.574        0.000                      0                   18        0.177        0.000                      0                   18  
S_AXI_ACLK                                                           clk_out2_xcl_design_clkwiz_system_0                                        3.953        0.000                      0                   17                                                                        
S_AXI_ACLK                                                           clk_out1_xcl_design_clkwiz_kernel_0                                        4.286        0.000                      0                   40                                                                        
S_AXI_ACLK                                                           dma_pcie_axi_aclk                                                          2.929        0.000                      0                   32                                                                        
dma_pcie_axi_aclk                                                    pipe_clk                                                                   0.163        0.000                      0                  968        0.076        0.000                      0                  968  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  S_AXI_ACLK                                                         S_AXI_ACLK                                                               0.154        0.000                      0                 1526        0.054        0.000                      0                 1526  
**async_default**                                                  clk_out1_xcl_design_clkwiz_kernel_0                                clk_out1_xcl_design_clkwiz_kernel_0                                      3.618        0.000                      0                   45        0.168        0.000                      0                   45  
**async_default**                                                  clk_out2_xcl_design_clkwiz_system_0                                clk_out2_xcl_design_clkwiz_system_0                                      9.390        0.000                      0                    2        0.151        0.000                      0                    2  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.917        0.000                      0                  102        0.126        0.000                      0                  102  
**async_default**                                                  dma_pcie_axi_aclk                                                  dma_pcie_axi_aclk                                                        1.638        0.000                      0                  204        0.100        0.000                      0                  204  
**async_default**                                                  flash_clk                                                          flash_clk                                                                7.758        0.000                      0                   10        0.144        0.000                      0                   10  
**async_default**                                                  mmcm_clkout0                                                       mmcm_clkout0                                                             2.301        0.000                      0                  370        0.121        0.000                      0                  370  
**async_default**                                                  mmcm_clkout5                                                       mmcm_clkout5                                                            17.970        0.000                      0                   91        0.096        0.000                      0                   91  
**async_default**                                                  xcl_design_i/static_region/dma_pcie/inst/sys_clk                   xcl_design_i/static_region/dma_pcie/inst/sys_clk                         8.576        0.000                      0                   20        0.378        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.117ns (2.536%)  route 4.496ns (97.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 0.823ns, distribution 2.186ns)
  Clock Net Delay (Destination): 2.684ns (routing 0.758ns, distribution 1.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       3.009     3.009    xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X130Y13        FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y13        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.126 r  xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=16, routed)          4.496     7.622    xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/ar_pipe/D[5]
    SLICE_X125Y113       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.684     7.684    xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/ar_pipe/aclk
    SLICE_X125Y113       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[5]/C
                         clock pessimism              0.080     7.764    
                         clock uncertainty           -0.067     7.697    
    SLICE_X125Y113       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     7.759    xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][6]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.114ns (2.527%)  route 4.397ns (97.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.524ns = ( 7.524 - 5.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 0.823ns, distribution 2.010ns)
  Clock Net Delay (Destination): 2.524ns (routing 0.758ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.833     2.833    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X98Y69         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.947 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/Q
                         net (fo=199, routed)         4.397     7.344    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[0]
    SLICE_X98Y29         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.524     7.524    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X98Y29         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][6]/C
                         clock pessimism              0.080     7.604    
                         clock uncertainty           -0.067     7.537    
    SLICE_X98Y29         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     7.490    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[25][6]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.114ns (2.544%)  route 4.367ns (97.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 7.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 0.823ns, distribution 2.010ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.758ns, distribution 1.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.833     2.833    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X98Y69         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.947 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/Q
                         net (fo=199, routed)         4.367     7.314    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[0]
    SLICE_X96Y24         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.519     7.519    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X96Y24         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]/C
                         clock pessimism              0.080     7.599    
                         clock uncertainty           -0.067     7.532    
    SLICE_X96Y24         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     7.484    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.114ns (2.546%)  route 4.364ns (97.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 7.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 0.823ns, distribution 2.010ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.758ns, distribution 1.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.833     2.833    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X98Y69         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.947 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/Q
                         net (fo=199, routed)         4.364     7.311    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[0]
    SLICE_X96Y24         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.519     7.519    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X96Y24         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]/C
                         clock pessimism              0.080     7.599    
                         clock uncertainty           -0.067     7.532    
    SLICE_X96Y24         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     7.485    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/ar_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.117ns (2.577%)  route 4.423ns (97.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 7.656 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 0.823ns, distribution 2.186ns)
  Clock Net Delay (Destination): 2.656ns (routing 0.758ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       3.009     3.009    xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X130Y13        FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y13        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.126 r  xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=16, routed)          4.423     7.549    xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/ar_pipe/D[5]
    SLICE_X120Y115       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/ar_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.656     7.656    xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/ar_pipe/aclk
    SLICE_X120Y115       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/ar_pipe/m_payload_i_reg[5]/C
                         clock pessimism              0.080     7.736    
                         clock uncertainty           -0.067     7.669    
    SLICE_X120Y115       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     7.729    xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/ar_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.117ns (2.574%)  route 4.429ns (97.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.009ns (routing 0.823ns, distribution 2.186ns)
  Clock Net Delay (Destination): 2.684ns (routing 0.758ns, distribution 1.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       3.009     3.009    xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X130Y13        FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y13        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.126 r  xcl_design_i/static_region/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=16, routed)          4.429     7.555    xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/aw_pipe/D[5]
    SLICE_X125Y113       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.684     7.684    xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/aw_pipe/aclk
    SLICE_X125Y113       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism              0.080     7.764    
                         clock uncertainty           -0.067     7.697    
    SLICE_X125Y113       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.756    xcl_design_i/static_region/interconnect_axilite/m01_couplers/m01_regslice/inst/aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.232ns (5.243%)  route 4.193ns (94.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 7.573 - 5.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 0.823ns, distribution 2.025ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.758ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.848     2.848    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y19         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.965 f  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/Q
                         net (fo=17, routed)          3.582     6.547    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[3]
    SLICE_X96Y294        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     6.662 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1/O
                         net (fo=16, routed)          0.611     7.273    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0
    SLICE_X97Y299        FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.573     7.573    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y299        FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]/C
                         clock pessimism              0.065     7.638    
                         clock uncertainty           -0.067     7.571    
    SLICE_X97Y299        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     7.487    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[11]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.232ns (5.243%)  route 4.193ns (94.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 7.573 - 5.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 0.823ns, distribution 2.025ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.758ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.848     2.848    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y19         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.965 f  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/Q
                         net (fo=17, routed)          3.582     6.547    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[3]
    SLICE_X96Y294        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     6.662 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1/O
                         net (fo=16, routed)          0.611     7.273    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0
    SLICE_X97Y299        FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.573     7.573    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y299        FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[1]/C
                         clock pessimism              0.065     7.638    
                         clock uncertainty           -0.067     7.571    
    SLICE_X97Y299        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     7.487    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[1]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.232ns (5.243%)  route 4.193ns (94.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 7.573 - 5.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 0.823ns, distribution 2.025ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.758ns, distribution 1.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.848     2.848    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y19         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.965 f  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/Q
                         net (fo=17, routed)          3.582     6.547    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[3]
    SLICE_X96Y294        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     6.662 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1/O
                         net (fo=16, routed)          0.611     7.273    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0
    SLICE_X97Y299        FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.573     7.573    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y299        FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[14]/C
                         clock pessimism              0.065     7.638    
                         clock uncertainty           -0.067     7.571    
    SLICE_X97Y299        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.082     7.489    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI_reg[14]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][3]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.114ns (2.569%)  route 4.324ns (97.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.524ns = ( 7.524 - 5.000 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 0.823ns, distribution 2.010ns)
  Clock Net Delay (Destination): 2.524ns (routing 0.758ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.833     2.833    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X98Y69         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.947 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][0]/Q
                         net (fo=199, routed)         4.324     7.271    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[0]
    SLICE_X97Y25         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.524     7.524    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X97Y25         FDRE                                         r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][3]/C
                         clock pessimism              0.080     7.604    
                         clock uncertainty           -0.067     7.537    
    SLICE_X97Y25         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050     7.487    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][3]
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/regslice_data/inst/w_pipe/m_payload_i_reg[506]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.049ns (16.955%)  route 0.240ns (83.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.268ns (routing 0.393ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.435ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.268     1.268    xcl_design_i/static_region/regslice_data/inst/w_pipe/aclk
    SLICE_X104Y237       FDRE                                         r  xcl_design_i/static_region/regslice_data/inst/w_pipe/m_payload_i_reg[506]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y237       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.317 r  xcl_design_i/static_region/regslice_data/inst/w_pipe/m_payload_i_reg[506]/Q
                         net (fo=1, routed)           0.240     1.557    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_axi_wdata[32]
    RAMB36_X13Y49        RAMB36E2                                     r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.539     1.539    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y49        RAMB36E2                                     r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.042     1.497    
    RAMB36_X13Y49        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[19])
                                                      0.029     1.526    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.155ns (routing 0.393ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.435ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.155     1.155    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X93Y114        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.203 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.160     1.363    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_54
    SLICE_X93Y120        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.318     1.318    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X93Y120        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C
                         clock pessimism             -0.042     1.276    
    SLICE_X93Y120        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.332    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[61]
                            (rising edge-triggered cell FIFO36E2 clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.335ns (routing 0.393ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.435ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.335     1.335    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X133Y197       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y197       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.383 r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[130]/Q
                         net (fo=1, routed)           0.133     1.516    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/m_axi_rdata[61]
    RAMB36_X17Y38        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[61]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.632     1.632    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/m_aclk
    RAMB36_X17Y38        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.176     1.456    
    RAMB36_X17Y38        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[61])
                                                      0.029     1.485    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/Count_Out_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.103ns (25.945%)  route 0.294ns (74.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      2.575ns (routing 0.758ns, distribution 1.817ns)
  Clock Net Delay (Destination): 3.006ns (routing 0.823ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.575     2.575    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/s_axi_aclk
    SLICE_X117Y120       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/Count_Out_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y120       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.678 r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/Count_Out_i_reg[4]/Q
                         net (fo=2, routed)           0.294     2.972    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/A[4]
    SLICE_X121Y120       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       3.006     3.006    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/s_axi_aclk
    SLICE_X121Y120       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[4]/C
                         clock pessimism             -0.173     2.833    
    SLICE_X121Y120       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.108     2.941    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/Count_Out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.104ns (26.196%)  route 0.293ns (73.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      2.577ns (routing 0.758ns, distribution 1.819ns)
  Clock Net Delay (Destination): 3.006ns (routing 0.823ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.577     2.577    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/s_axi_aclk
    SLICE_X117Y120       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/Count_Out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y120       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     2.681 r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.sample_reg_counter_inst/Count_Out_i_reg[1]/Q
                         net (fo=2, routed)           0.293     2.974    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/A[1]
    SLICE_X121Y120       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       3.006     3.006    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/s_axi_aclk
    SLICE_X121Y120       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[1]/C
                         clock pessimism             -0.173     2.833    
    SLICE_X121Y120       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.942    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.049ns (35.252%)  route 0.090ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.435ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/ar_pipe/aclk
    SLICE_X106Y107       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.307 r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.090     1.397    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/DIG0
    SLICE_X106Y109       RAMD32                                       r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.461     1.461    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X106Y109       RAMD32                                       r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMG/CLK
                         clock pessimism             -0.161     1.300    
    SLICE_X106Y109       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.065     1.365    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMG
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[261]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.356ns (routing 0.393ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.435ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.356     1.356    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X136Y174       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y174       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.404 r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[265]/Q
                         net (fo=2, routed)           0.136     1.540    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_axi_rdata[261]
    SLICE_X140Y174       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[261]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.596     1.596    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X140Y174       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[261]/C
                         clock pessimism             -0.145     1.451    
    SLICE_X140Y174       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.507    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[261]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/regslice_data/inst/w_pipe/m_payload_i_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.049ns (32.667%)  route 0.101ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.275ns (routing 0.393ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.435ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.275     1.275    xcl_design_i/static_region/regslice_data/inst/w_pipe/aclk
    SLICE_X105Y271       FDRE                                         r  xcl_design_i/static_region/regslice_data/inst/w_pipe/m_payload_i_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y271       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.324 r  xcl_design_i/static_region/regslice_data/inst/w_pipe/m_payload_i_reg[132]/Q
                         net (fo=1, routed)           0.101     1.425    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_axi_wdata[18]
    RAMB36_X13Y54        RAMB36E2                                     r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.526     1.526    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y54        RAMB36E2                                     r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.163     1.363    
    RAMB36_X13Y54        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[16])
                                                      0.029     1.392    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.101ns (37.546%)  route 0.168ns (62.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.349ns (routing 0.393ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.435ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.349     1.349    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X137Y181       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y181       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.397 r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[240]/Q
                         net (fo=1, routed)           0.037     1.434    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg_n_0_[240]
    SLICE_X137Y181       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     1.487 r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[240]_i_1__0/O
                         net (fo=1, routed)           0.131     1.618    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer[240]
    SLICE_X137Y178       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.571     1.571    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X137Y178       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[240]/C
                         clock pessimism             -0.042     1.529    
    SLICE_X137Y178       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.585    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.284ns (routing 0.393ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.435ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.284     1.284    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/axi_interface_inst/s_axi_aclk
    SLICE_X115Y115       FDRE                                         r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y115       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.332 r  xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/axi_interface_inst/IP2Bus_Data_sampled_reg[15]/Q
                         net (fo=1, routed)           0.129     1.461    xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/r_pipe/D[15]
    SLICE_X114Y115       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.501     1.501    xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/r_pipe/aclk
    SLICE_X114Y115       FDRE                                         r  xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[15]/C
                         clock pessimism             -0.129     1.372    
    SLICE_X114Y115       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.428    xcl_design_i/static_region/interconnect_axilite/m08_couplers/m08_regslice/inst/r_pipe/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/DCLK     n/a            5.000         5.000       0.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/DCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X15Y25    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB18_X16Y110   xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB18_X16Y110   xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X16Y52    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X16Y52    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X15Y49    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X15Y49    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X16Y53    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X16Y53    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME3_ADV/DCLK     n/a            2.500         2.500       0.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/DCLK
Low Pulse Width   Fast    MMCME3_ADV/DCLK     n/a            2.500         2.500       0.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/DCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X15Y25    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X15Y25    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X16Y52    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK      n/a            0.854         2.500       1.646      RAMB36_X17Y33    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X17Y41    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X15Y49    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X17Y53    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X15Y36    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    MMCME3_ADV/DCLK     n/a            2.500         2.500       0.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/DCLK
High Pulse Width  Fast    MMCME3_ADV/DCLK     n/a            2.500         2.500       0.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/DCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X15Y25    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X15Y25    xcl_design_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X16Y110   xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X16Y110   xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X16Y52    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X15Y49    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X15Y49    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X16Y53    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  c1_sys_clk_p
  To Clock:  c1_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_sys_clk_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { c1_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         2.500       1.429      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            0.889         1.250       0.361      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            0.889         1.250       0.361      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            0.889         1.250       0.361      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            0.889         1.250       0.361      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.117ns (2.633%)  route 4.326ns (97.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.326     8.300    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/SR[0]
    SLICE_X111Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.844     8.802    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X111Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[14]/C
                         clock pessimism             -0.185     8.617    
                         clock uncertainty           -0.056     8.561    
    SLICE_X111Y134       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.477    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.117ns (2.633%)  route 4.326ns (97.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 8.802 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.326     8.300    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/SR[0]
    SLICE_X111Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[10]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.844     8.802    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X111Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[10]/C
                         clock pessimism             -0.185     8.617    
                         clock uncertainty           -0.056     8.561    
    SLICE_X111Y134       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     8.479    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.117ns (2.638%)  route 4.319ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.309ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.319     8.293    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/c0_ddr3_aresetn
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/data_reg[25]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.842     8.800    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/data_reg[25]/C
                         clock pessimism             -0.185     8.615    
                         clock uncertainty           -0.056     8.559    
    SLICE_X110Y134       FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     8.476    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/data_reg[25]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.117ns (2.638%)  route 4.319ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.309ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.319     8.293    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/SR[0]
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[17]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.842     8.800    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[17]/C
                         clock pessimism             -0.185     8.615    
                         clock uncertainty           -0.056     8.559    
    SLICE_X110Y134       FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     8.476    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.117ns (2.638%)  route 4.319ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.309ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.319     8.293    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/SR[0]
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[30]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.842     8.800    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[30]/C
                         clock pessimism             -0.185     8.615    
                         clock uncertainty           -0.056     8.559    
    SLICE_X110Y134       FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.083     8.476    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[30]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.117ns (2.638%)  route 4.319ns (97.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.309ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.319     8.293    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/SR[0]
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.842     8.800    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X110Y134       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[5]/C
                         clock pessimism             -0.185     8.615    
                         clock uncertainty           -0.056     8.559    
    SLICE_X110Y134       FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.083     8.476    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[6].axi_ctrl_reg/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.117ns (2.651%)  route 4.297ns (97.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 8.780 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.309ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.297     8.271    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/SR[0]
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.822     8.780    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[0]/C
                         clock pessimism             -0.185     8.595    
                         clock uncertainty           -0.056     8.539    
    SLICE_X108Y133       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.455    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.117ns (2.651%)  route 4.297ns (97.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 8.780 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.309ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.297     8.271    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/SR[0]
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.822     8.780    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[2]/C
                         clock pessimism             -0.185     8.595    
                         clock uncertainty           -0.056     8.539    
    SLICE_X108Y133       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     8.457    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[5].axi_ctrl_reg/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.117ns (2.657%)  route 4.287ns (97.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 8.778 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.309ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.287     8.261    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/SR[0]
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[17]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.820     8.778    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[17]/C
                         clock pessimism             -0.185     8.593    
                         clock uncertainty           -0.056     8.537    
    SLICE_X108Y133       FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     8.454    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.117ns (2.657%)  route 4.287ns (97.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 8.778 - 5.000 ) 
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.309ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.110     3.857    xcl_design_i/static_region/reset_ddrmem_n/U0/slowest_sync_clk
    SLICE_X101Y288       FDRE                                         r  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y288       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.974 f  xcl_design_i/static_region/reset_ddrmem_n/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=258, routed)         4.287     8.261    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/SR[0]
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[29]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.820     8.778    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/c0_sys_clk_n
    SLICE_X108Y133       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[29]/C
                         clock pessimism             -0.185     8.593    
                         clock uncertainty           -0.056     8.537    
    SLICE_X108Y133       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083     8.454    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[12].axi_ctrl_reg/data_reg[29]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.048ns (16.842%)  route 0.237ns (83.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      0.856ns (routing 0.127ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.142ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.856     1.851    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/c0_sys_clk_n
    SLICE_X114Y234       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y234       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.899 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[4]/Q
                         net (fo=127, routed)         0.237     2.136    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/Q[3]
    SLICE_X114Y242       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.068     1.886    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/c0_sys_clk_n
    SLICE_X114Y242       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][4]/C
                         clock pessimism              0.162     2.048    
    SLICE_X114Y242       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.104    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      0.852ns (routing 0.127ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.142ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.852     1.847    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X98Y259        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.896 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[7]/Q
                         net (fo=1, routed)           0.076     1.972    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg_n_0_[7]
    SLICE_X96Y259        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     1.987 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0[3]_i_1__7/O
                         net (fo=1, routed)           0.012     1.999    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_nxt[3]
    SLICE_X96Y259        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.007     1.825    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X96Y259        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[3]/C
                         clock pessimism              0.086     1.911    
    SLICE_X96Y259        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.967    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_write_0/data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[19].genblk1_17.fi_xor_wrdata_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.856ns (routing 0.127ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.142ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.856     1.851    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_write_0/c0_sys_clk_n
    SLICE_X107Y122       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_write_0/data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.899 r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_write_0/data_reg[28]/Q
                         net (fo=1, routed)           0.127     2.026    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/Q[28]
    SLICE_X109Y122       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[19].genblk1_17.fi_xor_wrdata_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.026     1.844    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/c0_sys_clk_n
    SLICE_X109Y122       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[19].genblk1_17.fi_xor_wrdata_r_reg[28]/C
                         clock pessimism              0.092     1.936    
    SLICE_X109Y122       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.992    xcl_design_i/static_region/ddrmem/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[19].genblk1_17.fi_xor_wrdata_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.048ns (29.268%)  route 0.116ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      0.901ns (routing 0.127ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.142ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.901     1.896    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X121Y265       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y265       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.944 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[371]/Q
                         net (fo=2, routed)           0.116     2.060    xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/w_pipe/s_axi_wdata[306]
    SLICE_X120Y265       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.075     1.893    xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/w_pipe/aclk
    SLICE_X120Y265       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[306]/C
                         clock pessimism              0.076     1.969    
    SLICE_X120Y265       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.025    xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[306]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[258]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[258]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.838ns (routing 0.127ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.142ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.838     1.833    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/c0_sys_clk_n
    SLICE_X102Y146       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[258]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y146       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.882 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[258]/Q
                         net (fo=3, routed)           0.120     2.002    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[258]
    SLICE_X103Y146       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.001     1.819    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/c0_sys_clk_n
    SLICE_X103Y146       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[258]/C
                         clock pessimism              0.092     1.911    
    SLICE_X103Y146       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.967    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[258]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[58].app_rd_data_ns_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][353]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.106ns (25.728%)  route 0.306ns (74.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      1.849ns (routing 0.309ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.335ns, distribution 1.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.849     3.807    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/c0_sys_clk_n
    SLICE_X115Y164       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[58].app_rd_data_ns_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y164       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106     3.913 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[58].app_rd_data_ns_reg[353]/Q
                         net (fo=1, routed)           0.306     4.219    xcl_design_i/static_region/ddrmem/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[353]
    SLICE_X112Y167       SRLC32E                                      r  xcl_design_i/static_region/ddrmem/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][353]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.088     3.835    xcl_design_i/static_region/ddrmem/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/c0_sys_clk_n
    SLICE_X112Y167       SRLC32E                                      r  xcl_design_i/static_region/ddrmem/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][353]_srl32/CLK
                         clock pessimism              0.104     3.939    
    SLICE_X112Y167       SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.244     4.183    xcl_design_i/static_region/ddrmem/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][353]_srl32
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Net Delay (Source):      0.880ns (routing 0.127ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.142ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.880     1.875    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X122Y236       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[413]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y236       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.923 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[413]/Q
                         net (fo=1, routed)           0.094     2.017    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_163
    SLICE_X122Y235       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.055     1.873    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X122Y235       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[413]/C
                         clock pessimism              0.052     1.925    
    SLICE_X122Y235       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.981    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[413]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[230]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.834ns (routing 0.127ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.142ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.834     1.829    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/c0_sys_clk_n
    SLICE_X106Y144       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y144       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.877 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg[230]/Q
                         net (fo=3, routed)           0.119     1.996    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r[230]
    SLICE_X105Y144       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.994     1.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/c0_sys_clk_n
    SLICE_X105Y144       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[230]/C
                         clock pessimism              0.092     1.904    
    SLICE_X105Y144       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.960    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_valid_reg[230]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[523]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[523]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Net Delay (Source):      0.900ns (routing 0.127ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.142ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.900     1.895    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X122Y262       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[523]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y262       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.943 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[523]/Q
                         net (fo=1, routed)           0.108     2.051    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_53
    SLICE_X122Y260       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[523]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.092     1.910    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X122Y260       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[523]/C
                         clock pessimism              0.049     1.959    
    SLICE_X122Y260       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.015    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[523]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[298]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.103ns (26.076%)  route 0.292ns (73.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    -0.105ns
  Clock Net Delay (Source):      1.845ns (routing 0.309ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.335ns, distribution 1.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.845     3.803    xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X117Y170       FDRE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[298]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y170       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.906 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[298]/Q
                         net (fo=1, routed)           0.292     4.198    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131/DID1
    SLICE_X119Y170       RAMD32                                       r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.185     3.932    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131/WCLK
    SLICE_X119Y170       RAMD32                                       r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131/RAMD_D1/CLK
                         clock pessimism              0.105     4.037    
    SLICE_X119Y170       RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.124     4.161    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RAMB36E2/CLKARDCLK         n/a            1.709         5.000       3.291      RAMB36_X14Y56          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK         n/a            1.709         5.000       3.291      RAMB18_X12Y76          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y106  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y107  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y108  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y109  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y110  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y112  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y113  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         5.000       3.306      BITSLICE_RX_TX_X2Y114  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y9         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y5         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y7         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y9         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y5         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y7         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X14Y56          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB18_X12Y76          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X14Y56          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB18_X12Y76          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y5         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y7         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y9         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y7         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y5         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN            n/a            1.400         2.500       1.100      PLLE3_ADV_X2Y9         xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    RAMB18E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB18_X12Y76          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X14Y56          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB18_X12Y76          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK         n/a            0.854         2.500       1.646      RAMB36_X14Y56          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y21  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y22  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y23  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X2Y5          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y106  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y107  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y108  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y109  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y110  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y112  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y113  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y114  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y115  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y119  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y108  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y121  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y134  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y147  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y106  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y107  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y119  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y120  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y132  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y133  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y106  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y107  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y108  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y109  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y109  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y110  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y112  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y113  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y113  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y115  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y24  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y25  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y26  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y27  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y28  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y29  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y30  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y31  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X2Y7          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y24  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y24  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y25  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y25  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y24  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y24  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y25  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y25  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y156  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y157  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y158  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y159  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y160  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y161  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y162  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y163  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y164  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y165  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y163  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y165  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y178  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y204  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y166  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y179  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y205  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y162  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y175  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y188  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y160  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y161  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y173  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y174  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y181  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y186  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y187  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y194  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y199  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y200  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y38  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y39  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y32  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y33  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y34  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y35  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X2Y9          xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y38  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y39  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y32  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y33  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y34  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y35  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y38  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y38  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y39  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y39  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y32  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y32  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y236  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y237  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y238  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y239  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y240  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y242  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y243  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y244  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y245  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y249  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y238  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y251  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y212  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y225  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y236  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y237  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y249  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y250  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y210  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y211  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y237  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y244  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y250  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y257  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y211  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y218  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y224  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y231  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y236  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y238  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb_0
  To Clock:  pll_fb_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb_0
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y5  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKFBOUT
Min Period  n/a     PLLE3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y5  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb_1
  To Clock:  pll_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb_1
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y7  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKFBOUT
Min Period  n/a     PLLE3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y7  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb_2
  To Clock:  pll_fb_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb_2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y9  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKFBOUT
Min Period  n/a     PLLE3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y9  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       16.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.891ns (28.001%)  route 2.291ns (71.999%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 23.810 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.594ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.516     4.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X123Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     4.610 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6/O
                         net (fo=1, routed)           0.371     4.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6_n_0
    SLICE_X123Y288       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.153 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3/O
                         net (fo=1, routed)           0.064     5.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3_n_0
    SLICE_X123Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.289 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_1/O
                         net (fo=23, routed)          0.380     5.669    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X124Y288       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.841 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.432     6.273    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X124Y289       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     6.446 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.528     6.974    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X124Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.852    23.810    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X124Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.104    23.706    
                         clock uncertainty           -0.067    23.640    
    SLICE_X124Y289       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    23.699    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         23.699    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                 16.725    

Slack (MET) :             17.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.618ns (24.056%)  route 1.951ns (75.944%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 23.797 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.594ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.516     4.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X123Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     4.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6/O
                         net (fo=1, routed)           0.371     4.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6_n_0
    SLICE_X123Y288       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.153 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3/O
                         net (fo=1, routed)           0.064     5.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3_n_0
    SLICE_X123Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.289 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_1/O
                         net (fo=23, routed)          0.566     5.855    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X122Y285       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072     5.927 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.434     6.361    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X122Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.839    23.797    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.104    23.693    
                         clock uncertainty           -0.067    23.627    
    SLICE_X122Y288       FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    23.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         23.577    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                 17.216    

Slack (MET) :             17.271ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.928ns (35.406%)  route 1.693ns (64.594%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 23.793 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.594ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.433     4.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X122Y289       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.474 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.121     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X122Y289       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.711 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6/O
                         net (fo=1, routed)           0.147     4.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6_n_0
    SLICE_X122Y288       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.047 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=3, routed)           0.000     5.047    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X122Y288       MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.085     5.132 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_i_1/O
                         net (fo=24, routed)          0.556     5.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X121Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     5.862 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.119     5.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X121Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     6.096 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.317     6.413    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_17
    SLICE_X121Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.835    23.793    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.103    23.689    
                         clock uncertainty           -0.067    23.623    
    SLICE_X121Y288       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    23.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.684    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 17.271    

Slack (MET) :             17.274ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.618ns (23.981%)  route 1.959ns (76.019%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 23.798 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.594ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.516     4.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X123Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     4.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6/O
                         net (fo=1, routed)           0.371     4.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6_n_0
    SLICE_X123Y288       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.153 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3/O
                         net (fo=1, routed)           0.064     5.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3_n_0
    SLICE_X123Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.289 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_1/O
                         net (fo=23, routed)          0.566     5.855    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X122Y285       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.072     5.927 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.442     6.369    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X120Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.840    23.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X120Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.042    23.756    
                         clock uncertainty           -0.067    23.690    
    SLICE_X120Y284       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    23.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.643    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 17.274    

Slack (MET) :             17.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.676ns (25.890%)  route 1.935ns (74.110%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 23.803 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.594ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.516     4.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X123Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     4.610 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6/O
                         net (fo=1, routed)           0.371     4.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6_n_0
    SLICE_X123Y288       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.153 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3/O
                         net (fo=1, routed)           0.064     5.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3_n_0
    SLICE_X123Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.289 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_1/O
                         net (fo=23, routed)          0.570     5.859    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X122Y285       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     5.989 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_wr_pop_r_i_1/O
                         net (fo=1, routed)           0.414     6.403    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_19
    SLICE_X122Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.845    23.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.104    23.699    
                         clock uncertainty           -0.067    23.633    
    SLICE_X122Y284       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    23.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         23.694    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 17.291    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.872ns (34.412%)  route 1.662ns (65.588%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 23.797 - 20.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.647ns, distribution 1.441ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.594ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.088     3.835    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y289       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.949 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=7, routed)           0.322     4.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_reg_0
    SLICE_X122Y288       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     4.456 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_11/O
                         net (fo=1, routed)           0.000     4.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/timeout_reg
    SLICE_X122Y288       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     4.523 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.338     4.861    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2]
    SLICE_X122Y288       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.033 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=3, routed)           0.000     5.033    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X122Y288       MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.085     5.118 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_i_1/O
                         net (fo=24, routed)          0.609     5.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X119Y286       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     5.904 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3/O
                         net (fo=1, routed)           0.065     5.969    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3_n_0
    SLICE_X119Y286       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.072     6.041 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.328     6.369    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X119Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.839    23.797    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X119Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.104    23.693    
                         clock uncertainty           -0.067    23.626    
    SLICE_X119Y287       FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    23.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.734ns (29.012%)  route 1.796ns (70.988%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 23.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.594ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.516     4.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X123Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     4.610 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6/O
                         net (fo=1, routed)           0.371     4.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6_n_0
    SLICE_X123Y288       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.153 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3/O
                         net (fo=1, routed)           0.064     5.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3_n_0
    SLICE_X123Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.289 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_1/O
                         net (fo=23, routed)          0.523     5.812    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X121Y289       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     6.000 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, routed)           0.322     6.322    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_22
    SLICE_X121Y289       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.841    23.799    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.104    23.695    
                         clock uncertainty           -0.067    23.629    
    SLICE_X121Y289       FDPE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    23.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         23.689    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 17.367    

Slack (MET) :             17.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.771ns (30.852%)  route 1.728ns (69.148%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 23.800 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.594ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.433     4.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X122Y289       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.474 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.121     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X122Y289       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.711 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6/O
                         net (fo=1, routed)           0.147     4.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6_n_0
    SLICE_X122Y288       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.047 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=3, routed)           0.000     5.047    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X122Y288       MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.085     5.132 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_i_1/O
                         net (fo=24, routed)          0.634     5.766    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X121Y290       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.898 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_rd_req_i_1/O
                         net (fo=1, routed)           0.393     6.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X121Y290       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.842    23.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y290       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.104    23.696    
                         clock uncertainty           -0.067    23.630    
    SLICE_X121Y290       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    23.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         23.690    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                 17.399    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.883ns (35.619%)  route 1.596ns (64.381%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 23.793 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.594ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.433     4.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X122Y289       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.474 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.121     4.595    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X122Y289       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     4.711 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6/O
                         net (fo=1, routed)           0.147     4.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6_n_0
    SLICE_X122Y288       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.047 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4/O
                         net (fo=3, routed)           0.000     5.047    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_4_n_0
    SLICE_X122Y288       MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.085     5.132 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_i_1/O
                         net (fo=24, routed)          0.539     5.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X121Y288       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     5.844 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.064     5.908    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X121Y288       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     5.979 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.292     6.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X121Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.835    23.793    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.103    23.689    
                         clock uncertainty           -0.067    23.623    
    SLICE_X121Y288       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    23.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.683    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.586ns (23.802%)  route 1.876ns (76.198%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 23.803 - 20.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.647ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.594ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.045     3.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X120Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y292       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.909 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          0.516     4.425    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X123Y288       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     4.610 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6/O
                         net (fo=1, routed)           0.371     4.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_6_n_0
    SLICE_X123Y288       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.153 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3/O
                         net (fo=1, routed)           0.064     5.217    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_3_n_0
    SLICE_X123Y288       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     5.289 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_1/O
                         net (fo=23, routed)          0.558     5.847    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X122Y285       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.887 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0/O
                         net (fo=1, routed)           0.367     6.254    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_20
    SLICE_X122Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.845    23.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.104    23.699    
                         clock uncertainty           -0.067    23.633    
    SLICE_X122Y284       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    23.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.692    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 17.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.107ns (26.817%)  route 0.292ns (73.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    -0.118ns
  Clock Net Delay (Source):      1.701ns (routing 0.594ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.647ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.701     3.659    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X118Y280       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y280       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107     3.766 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/Q
                         net (fo=1, routed)           0.292     4.058    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[3]
    SLICE_X119Y278       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.053     3.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X119Y278       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                         clock pessimism              0.118     3.918    
    SLICE_X119Y278       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.107     4.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.049ns (34.507%)  route 0.093ns (65.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      0.860ns (routing 0.283ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.313ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.860     1.855    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X120Y279       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y279       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.904 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.093     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X119Y279       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.021     1.839    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y279       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.055     1.894    
    SLICE_X119Y279       RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     1.959    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.313ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X122Y282       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y282       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.911 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.036     1.947    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[1]
    SLICE_X122Y282       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.962 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.012     1.974    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X122Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.022     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X122Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.028     1.868    
    SLICE_X122Y282       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.924    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Net Delay (Source):      0.877ns (routing 0.283ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.313ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.877     1.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y291       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.921 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/Q
                         net (fo=8, routed)           0.035     1.956    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg__0[0]
    SLICE_X123Y291       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.971 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[0]_i_1/O
                         net (fo=1, routed)           0.012     1.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/p_0_in__2[0]
    SLICE_X123Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.033     1.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X123Y291       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]/C
                         clock pessimism              0.025     1.876    
    SLICE_X123Y291       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      0.877ns (routing 0.283ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.313ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.877     1.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y289       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.921 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/Q
                         net (fo=3, routed)           0.036     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_iport0_o[1]
    SLICE_X121Y289       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015     1.972 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.012     1.984    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_18
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.038     1.856    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.020     1.876    
    SLICE_X121Y289       FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      0.866ns (routing 0.283ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.313ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.866     1.861    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X121Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y292       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.910 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/Q
                         net (fo=6, routed)           0.038     1.948    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg__0[2]
    SLICE_X121Y292       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.015     1.963 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[2]_i_1/O
                         net (fo=1, routed)           0.012     1.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/p_0_in__2[2]
    SLICE_X121Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.015     1.833    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X121Y292       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]/C
                         clock pessimism              0.032     1.865    
    SLICE_X121Y292       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.921    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.877ns (routing 0.283ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.313ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.877     1.872    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y289       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.921 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/Q
                         net (fo=7, routed)           0.038     1.959    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_reg_0
    SLICE_X122Y289       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.015     1.974 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.012     1.986    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
    SLICE_X122Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.040     1.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.018     1.876    
    SLICE_X122Y289       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.932    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.247%)  route 0.113ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    -0.105ns
  Clock Net Delay (Source):      0.820ns (routing 0.283ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.313ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.820     1.815    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X118Y285       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y285       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.864 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=1, routed)           0.113     1.977    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/addrb[9]
    RAMB36_X14Y56        RAMB36E2                                     r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.023     1.841    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/clkb
    RAMB36_X14Y56        RAMB36E2                                     r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.105     1.946    
    RAMB36_X14Y56        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.023     1.923    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.105ns
  Clock Net Delay (Source):      0.814ns (routing 0.283ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.313ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.814     1.809    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X118Y284       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y284       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.858 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=1, routed)           0.121     1.979    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/addrb[10]
    RAMB36_X14Y56        RAMB36E2                                     r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.023     1.841    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/clkb
    RAMB36_X14Y56        RAMB36E2                                     r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.105     1.946    
    RAMB36_X14Y56        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.023     1.923    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.049ns (18.846%)  route 0.211ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.105ns
  Clock Net Delay (Source):      0.809ns (routing 0.283ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.313ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.809     1.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X117Y280       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y280       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.853 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.211     2.064    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DID1
    SLICE_X119Y279       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.021     1.839    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y279       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.105     1.944    
    SLICE_X119Y279       RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.006    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         20.000      18.291     RAMB36_X14Y56   xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X2Y74    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.336         20.000      18.664     SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X14Y56   xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X14Y56   xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y279  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X14Y56   xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         10.000      9.146      RAMB36_X14Y56   xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.668         10.000      9.332      SLICE_X119Y280  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.901ns (13.064%)  route 5.996ns (86.936%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 13.591 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.309ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.755 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          1.199     4.954    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[4]
    SLICE_X103Y218       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.145 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.209     5.354    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9_n_0
    SLICE_X104Y218       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.542 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.266     5.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X105Y218       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     5.983 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.834     7.817    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[1]_0
    SLICE_X96Y266        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     7.932 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[15]_i_2/O
                         net (fo=1, routed)           2.111    10.043    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[15]_i_2_n_0
    SLICE_X96Y204        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115    10.158 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.377    10.535    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X97Y203        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.633    13.591    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y203        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism             -0.117    13.474    
                         clock uncertainty           -0.061    13.414    
    SLICE_X97Y203        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    13.475    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.826ns (12.215%)  route 5.936ns (87.785%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.755 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          1.199     4.954    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[4]
    SLICE_X103Y218       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.145 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.209     5.354    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9_n_0
    SLICE_X104Y218       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.542 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.266     5.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X105Y218       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     5.983 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          2.801     8.784    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[1]_0
    SLICE_X96Y149        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     8.824 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[8]_i_3/O
                         net (fo=1, routed)           1.090     9.914    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[8]_i_3_n_0
    SLICE_X98Y217        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115    10.029 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[8]_i_1/O
                         net (fo=1, routed)           0.371    10.400    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[8]_i_1_n_0
    SLICE_X99Y217        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.642    13.600    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X99Y217        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism             -0.117    13.483    
                         clock uncertainty           -0.061    13.422    
    SLICE_X99Y217        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    13.480    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.239ns (32.999%)  route 4.546ns (67.001%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 RIU_OR=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.605ns = ( 13.605 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.335ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.751     3.498    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_VALID)
                                                      1.774     5.272 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_VALID
                         net (fo=1, routed)           0.007     5.279    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_xiphy_riuor/riu2clb_valid_upp
    RIU_OR_X2Y18         RIU_OR (Prop_RIU_OR_RIU_RD_VALID_UPP_RIU_RD_VALID)
                                                      0.053     5.332 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/u_xiphy_riuor/xiphy_riu_or/RIU_RD_VALID
                         net (fo=2, routed)           2.768     8.100    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/UNCONN_IN[10]
    SLICE_X96Y219        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     8.140 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/any_clb2riu_wr_wait_i_6/O
                         net (fo=1, routed)           0.371     8.511    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/any_clb2riu_wr_wait_i_6_n_0
    SLICE_X96Y212        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     8.626 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/any_clb2riu_wr_wait_i_2/O
                         net (fo=2, routed)           0.663     9.289    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/any_clb2riu_wr_wait_i_2_n_0
    SLICE_X102Y217       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     9.474 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_2/O
                         net (fo=1, routed)           0.344     9.818    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_2_n_0
    SLICE_X104Y216       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     9.890 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_1/O
                         net (fo=1, routed)           0.393    10.283    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_i_1_n_0
    SLICE_X105Y216       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.647    13.605    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X105Y216       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg/C
                         clock pessimism             -0.185    13.420    
                         clock uncertainty           -0.061    13.359    
    SLICE_X105Y216       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    13.420    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_ready_ub_reg
  -------------------------------------------------------------------
                         required time                         13.420    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.984ns (14.853%)  route 5.641ns (85.147%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 13.595 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.309ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.755 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          1.199     4.954    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[4]
    SLICE_X103Y218       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.145 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.209     5.354    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9_n_0
    SLICE_X104Y218       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.542 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.266     5.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X105Y218       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     5.983 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          2.605     8.588    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[1]_0
    SLICE_X97Y158        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.136     8.724 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[11]_i_3/O
                         net (fo=1, routed)           0.708     9.432    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[11]_i_3_n_0
    SLICE_X97Y198        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     9.609 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.654    10.263    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X97Y198        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.637    13.595    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y198        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism             -0.117    13.478    
                         clock uncertainty           -0.061    13.418    
    SLICE_X97Y198        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    13.477    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.884ns (13.465%)  route 5.681ns (86.535%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 13.595 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.309ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.755 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          1.199     4.954    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[4]
    SLICE_X103Y218       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.145 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.209     5.354    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9_n_0
    SLICE_X104Y218       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.542 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.266     5.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X105Y218       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     5.983 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.845     7.828    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[1]_0
    SLICE_X96Y265        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     7.869 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[6]_i_2/O
                         net (fo=1, routed)           1.862     9.731    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[6]_i_2_n_0
    SLICE_X96Y202        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     9.903 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.300    10.203    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X96Y202        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.637    13.595    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X96Y202        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism             -0.117    13.478    
                         clock uncertainty           -0.061    13.418    
    SLICE_X96Y202        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    13.478    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.953ns (14.666%)  route 5.545ns (85.334%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 13.603 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.309ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.755 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=84, routed)          1.182     4.937    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[1]
    SLICE_X104Y218       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     5.071 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_addr_cal[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.446     5.517    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_addr_cal[3]_INST_0_i_10_n_0
    SLICE_X107Y216       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     5.708 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.067     5.775    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_8_n_0
    SLICE_X107Y216       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.891 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.229     6.120    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_3_n_0
    SLICE_X106Y216       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.075     6.195 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0/O
                         net (fo=4, routed)           0.916     7.111    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]
    SLICE_X97Y214        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     7.287 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[3]_i_2/O
                         net (fo=12, routed)          1.894     9.181    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[3]_i_2_n_0
    SLICE_X96Y153        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.144     9.325 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[0]_i_1/O
                         net (fo=1, routed)           0.811    10.136    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/p_23_out[0]
    SLICE_X97Y128        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.645    13.603    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y128        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[0]/C
                         clock pessimism             -0.185    13.418    
                         clock uncertainty           -0.061    13.357    
    SLICE_X97Y128        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    13.416    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[0]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 0.752ns (11.481%)  route 5.798ns (88.519%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.755 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          1.199     4.954    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[4]
    SLICE_X103Y218       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.145 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9/O
                         net (fo=1, routed)           0.209     5.354    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_9_n_0
    SLICE_X104Y218       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.542 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.266     5.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X105Y218       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.175     5.983 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          2.792     8.775    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[1]_0
    SLICE_X96Y149        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     8.815 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[5]_i_3/O
                         net (fo=1, routed)           1.064     9.879    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[5]_i_3_n_0
    SLICE_X98Y217        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     9.920 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.268    10.188    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X99Y217        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.642    13.600    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X99Y217        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism             -0.117    13.483    
                         clock uncertainty           -0.061    13.422    
    SLICE_X99Y217        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    13.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.483    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 0.828ns (12.709%)  route 5.687ns (87.291%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 13.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.309ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.755 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          0.950     4.705    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[4]
    SLICE_X108Y219       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     4.835 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_11/O
                         net (fo=5, routed)           0.615     5.450    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_11_n_0
    SLICE_X109Y218       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.190     5.640 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.072     5.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X109Y218       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.137     5.849 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.274     6.123    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X107Y219       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     6.163 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          1.228     7.391    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en_reg[1]_1
    SLICE_X96Y258        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     7.565 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           1.958     9.523    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X97Y202        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     9.563 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.590    10.153    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X97Y202        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.639    13.597    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y202        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.117    13.480    
                         clock uncertainty           -0.061    13.420    
    SLICE_X97Y202        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    13.480    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.003ns (15.736%)  route 5.371ns (84.264%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 13.592 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.309ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.755 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=84, routed)          1.182     4.937    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[1]
    SLICE_X104Y218       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     5.071 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_addr_cal[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.446     5.517    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_addr_cal[3]_INST_0_i_10_n_0
    SLICE_X107Y216       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     5.708 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.067     5.775    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_8_n_0
    SLICE_X107Y216       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.891 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.229     6.120    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_3_n_0
    SLICE_X106Y216       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.075     6.195 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0/O
                         net (fo=4, routed)           0.916     7.111    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]
    SLICE_X97Y214        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     7.287 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[3]_i_2/O
                         net (fo=12, routed)          1.794     9.081    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[3]_i_2_n_0
    SLICE_X97Y152        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.194     9.275 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low[1]_i_1/O
                         net (fo=1, routed)           0.737    10.012    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/p_11_out[1]
    SLICE_X97Y138        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.634    13.592    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y138        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[1]/C
                         clock pessimism             -0.185    13.407    
                         clock uncertainty           -0.061    13.346    
    SLICE_X97Y138        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    13.406    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[1]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.424ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clkout6 rise@10.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.962ns (15.138%)  route 5.393ns (84.862%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 13.603 - 10.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.335ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.309ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.891     3.638    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X108Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.755 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=84, routed)          1.182     4.937    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/io_address_riuclk[1]
    SLICE_X104Y218       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     5.071 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_addr_cal[3]_INST_0_i_10/O
                         net (fo=3, routed)           0.446     5.517    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_addr_cal[3]_INST_0_i_10_n_0
    SLICE_X107Y216       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     5.708 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.067     5.775    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_8_n_0
    SLICE_X107Y216       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.891 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.229     6.120    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0_i_3_n_0
    SLICE_X106Y216       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.075     6.195 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]_INST_0/O
                         net (fo=4, routed)           0.916     7.111    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_nibble_8[6]
    SLICE_X97Y214        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     7.287 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[3]_i_2/O
                         net (fo=12, routed)          1.791     9.078    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_wr_en[3]_i_2_n_0
    SLICE_X97Y152        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.153     9.231 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low[0]_i_1/O
                         net (fo=1, routed)           0.762     9.993    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/p_11_out[0]
    SLICE_X97Y128        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                     10.000    10.000 r  
    D23                                               0.000    10.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    10.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.445    11.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.372    11.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        1.645    13.603    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y128        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
                         clock pessimism             -0.185    13.418    
                         clock uncertainty           -0.061    13.357    
    SLICE_X97Y128        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    13.417    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  3.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/iomodule_0/Using_IO_Bus.io_bus_read_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.049ns (32.667%)  route 0.101ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.071ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X107Y203       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y203       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.802 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[16]/Q
                         net (fo=1, routed)           0.101     1.903    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/iomodule_0/IO_Read_Data[16]
    SLICE_X107Y204       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/iomodule_0/Using_IO_Bus.io_bus_read_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.913     1.731    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/iomodule_0/Clk
    SLICE_X107Y204       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/iomodule_0/Using_IO_Bus.io_bus_read_data_reg[16]/C
                         clock pessimism              0.071     1.802    
    SLICE_X107Y204       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.857    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/iomodule_0/Using_IO_Bus.io_bus_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.049ns (16.388%)  route 0.250ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.772ns (routing 0.127ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.142ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.772     1.767    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/riu_clk
    SLICE_X97Y128        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.816 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2riu_nibble_sel_low_reg[0]/Q
                         net (fo=1, routed)           0.250     2.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2riu_nibble_sel_low_reg[0][0]
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_NIBBLE_SEL
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.830     1.648    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism              0.102     1.750    
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_NIBBLE_SEL)
                                                      0.269     2.019    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      0.758ns (routing 0.127ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.142ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.758     1.753    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X109Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.164     1.965    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout6
    BUFGCE_X2Y93         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_riuClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=1128, routed)        0.917     1.735    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X110Y210       RAMD32                                       r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.103     1.838    
    SLICE_X110Y210       RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.913    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/mcs0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y38  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y39  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         10.000      5.000      BITSLICE_CONTROL_X2Y21  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y16  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y17  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y22  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y23  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y26  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y27  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y29  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y36  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y37  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y39  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y18  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y19  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y20  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y21  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y22  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         5.000       2.750      BITSLICE_CONTROL_X2Y24  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X2Y3  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.675ns (25.724%)  route 1.949ns (74.276%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 33.619 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 0.818ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.750ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.480     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y287       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.419 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.365     4.784    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC
    SLICE_X125Y286       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.824 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/shift_reg_in[1]_i_3/O
                         net (fo=9, routed)           0.325     5.149    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/p_102_in
    SLICE_X125Y287       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.334 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.508     5.842    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X123Y282       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.046 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=21, routed)          0.126     6.172    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X123Y282       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.304 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.625     6.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.171    33.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
                         clock pessimism              0.520    34.139    
                         clock uncertainty           -0.035    34.104    
    SLICE_X119Y282       RAMD32 (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.404    33.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME_D1
  -------------------------------------------------------------------
                         required time                         33.700    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 26.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.045ns (routing 0.369ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.045     1.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y282       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.924 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.096     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.442     1.917    
    SLICE_X119Y282       RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.065     1.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.047ns (routing 0.369ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.047     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y282       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.926 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.097     2.023    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIF0
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMF/CLK
                         clock pessimism             -0.442     1.917    
    SLICE_X119Y282       RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.065     1.982    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMF
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.048ns (34.043%)  route 0.093ns (65.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.408ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.093     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][3]
    SLICE_X121Y280       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.226     2.364    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X121Y280       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.442     1.922    
    SLICE_X121Y280       FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.978    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.043ns (routing 0.369ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.408ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.043     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/CLK
    SLICE_X120Y280       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y280       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.922 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.151     2.073    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_11
    SLICE_X124Y280       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.241     2.379    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/CLK
    SLICE_X124Y280       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -0.412     1.967    
    SLICE_X124Y280       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.023    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRH3
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.412     1.947    
    SLICE_X119Y282       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRH3
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.412     1.947    
    SLICE_X119Y282       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRH3
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.412     1.947    
    SLICE_X119Y282       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRH3
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.412     1.947    
    SLICE_X119Y282       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRH3
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.412     1.947    
    SLICE_X119Y282       RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.050ns (routing 0.369ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.408ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.050     1.880    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X121Y279       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y279       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.928 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.152     2.080    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRH3
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.221     2.359    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X119Y282       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.412     1.947    
    SLICE_X119Y282       RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.022    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         30.000      28.621     BUFGCE_X2Y27    dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         30.000      28.664     SLICE_X119Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         15.000      14.332     SLICE_X118Y282  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.261ns (23.304%)  route 0.859ns (76.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 63.615 - 60.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.206ns (routing 1.129ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X127Y287       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.147     5.006 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.358     5.364    dbg_hub/inst/CORE_XSDB.U_ICON/lopt
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.334    61.334    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.409 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.206    63.615    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.628    64.243    
                         clock uncertainty           -0.035    64.208    
    SLICE_X127Y287       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    64.268    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.268    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 58.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.105ns (20.154%)  route 0.416ns (79.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.654ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.262     2.215    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X127Y287       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.056     2.271 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.154     2.425    dbg_hub/inst/CORE_XSDB.U_ICON/lopt
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.076     1.076    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.107 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.272     2.379    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.471     1.908    
    SLICE_X127Y287       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.964    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.461    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         60.000      58.621     BUFGCE_X2Y30    dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C    n/a            0.550         60.000      59.450     SLICE_X127Y287  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X127Y287  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X127Y287  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X127Y287  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         30.000      29.725     SLICE_X127Y287  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  flash_clk
  To Clock:  flash_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.793ns (27.120%)  route 2.131ns (72.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.481     9.778    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.652    11.652    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/C
                         clock pessimism              0.026    11.678    
                         clock uncertainty           -0.094    11.584    
    SLICE_X99Y123        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    11.500    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.793ns (27.120%)  route 2.131ns (72.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.481     9.778    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.652    11.652    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[17]/C
                         clock pessimism              0.026    11.678    
                         clock uncertainty           -0.094    11.584    
    SLICE_X99Y123        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084    11.500    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.793ns (27.120%)  route 2.131ns (72.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.481     9.778    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.652    11.652    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[18]/C
                         clock pessimism              0.026    11.678    
                         clock uncertainty           -0.094    11.584    
    SLICE_X99Y123        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    11.500    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.793ns (27.120%)  route 2.131ns (72.880%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.652 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.309ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.481     9.778    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.652    11.652    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[19]/C
                         clock pessimism              0.026    11.678    
                         clock uncertainty           -0.094    11.584    
    SLICE_X99Y123        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    11.500    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.914ns  (logic 0.793ns (27.213%)  route 2.121ns (72.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.471     9.768    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.650    11.650    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[20]/C
                         clock pessimism              0.026    11.676    
                         clock uncertainty           -0.094    11.582    
    SLICE_X99Y123        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    11.499    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.914ns  (logic 0.793ns (27.213%)  route 2.121ns (72.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.471     9.768    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.650    11.650    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[21]/C
                         clock pessimism              0.026    11.676    
                         clock uncertainty           -0.094    11.582    
    SLICE_X99Y123        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    11.499    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.914ns  (logic 0.793ns (27.213%)  route 2.121ns (72.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.471     9.768    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.650    11.650    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[22]/C
                         clock pessimism              0.026    11.676    
                         clock uncertainty           -0.094    11.582    
    SLICE_X99Y123        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    11.499    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.914ns  (logic 0.793ns (27.213%)  route 2.121ns (72.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.309ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.744     8.766    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     8.957 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6/O
                         net (fo=1, routed)           0.151     9.108    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_6_n_0
    SLICE_X98Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     9.297 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_1/O
                         net (fo=24, routed)          0.471     9.768    xcl_design_i/static_region/flash_programmer/inst/programmer_i/rst_poll_cnt
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.650    11.650    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[23]/C
                         clock pessimism              0.026    11.676    
                         clock uncertainty           -0.094    11.582    
    SLICE_X99Y123        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    11.499    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.732ns (24.589%)  route 2.245ns (75.412%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.426     8.448    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y100        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     8.568 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_21/O
                         net (fo=1, routed)           0.145     8.713    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_21_n_0
    SLICE_X98Y100        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     8.845 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_4/O
                         net (fo=1, routed)           0.000     8.845    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_4_n_0
    SLICE_X98Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     8.912 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[23]_i_2/O
                         net (fo=24, routed)          0.919     9.831    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_en
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.644    11.644    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[12]/C
                         clock pessimism              0.092    11.736    
                         clock uncertainty           -0.094    11.641    
    SLICE_X97Y89         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    11.594    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (flash_clk rise@10.000ns - flash_clk fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.732ns (24.589%)  route 2.245ns (75.412%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns = ( 6.854 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.335ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk fall edge)
                                                      5.000     5.000 f  
    BUFGCE_X2Y50         BUFGCE                       0.000     5.000 f  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.854     6.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X101Y107       FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y107       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     6.968 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/SR_reg_reg[0]/Q
                         net (fo=12, routed)          0.570     7.538    xcl_design_i/static_region/flash_programmer/inst/programmer_i/PROM_SR[0]
    SLICE_X98Y105        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.687 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12/O
                         net (fo=2, routed)           0.185     7.872    xcl_design_i/static_region/flash_programmer/inst/programmer_i/error_reg[1]_i_12_n_0
    SLICE_X98Y105        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     8.022 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7/O
                         net (fo=11, routed)          0.426     8.448    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_7_n_0
    SLICE_X97Y100        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     8.568 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_21/O
                         net (fo=1, routed)           0.145     8.713    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_21_n_0
    SLICE_X98Y100        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     8.845 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_4/O
                         net (fo=1, routed)           0.000     8.845    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[23]_i_4_n_0
    SLICE_X98Y100        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     8.912 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[23]_i_2/O
                         net (fo=24, routed)          0.919     9.831    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_en
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.644    11.644    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[13]/C
                         clock pessimism              0.092    11.736    
                         clock uncertainty           -0.094    11.641    
    SLICE_X97Y89         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047    11.594    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  1.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.764ns (routing 0.127ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.142ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.764     0.764    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y79         FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.813 r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=8, routed)           0.097     0.910    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X99Y80         FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.909     0.909    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y80         FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep/C
                         clock pessimism             -0.106     0.803    
    SLICE_X99Y80         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.859    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.142ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y83         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=10, routed)          0.035     0.847    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X98Y83         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     0.862 r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1/O
                         net (fo=1, routed)           0.012     0.874    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[0]
    SLICE_X98Y83         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.910     0.910    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y83         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.143     0.767    
    SLICE_X98Y83         FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.823    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.087ns (65.414%)  route 0.046ns (34.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.766ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.766ns (routing 0.127ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.913ns (routing 0.142ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.766     0.766    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X98Y80         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.814 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=3, routed)           0.034     0.848    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_18_out
    SLICE_X98Y80         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.039     0.887 r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.012     0.899    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_i_1_n_0
    SLICE_X98Y80         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.913     0.913    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X98Y80         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.143     0.770    
    SLICE_X98Y80         FDPE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.826    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.759ns (routing 0.127ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.759     0.759    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y88         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y88         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.808 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]/Q
                         net (fo=3, routed)           0.033     0.841    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A[1]
    SLICE_X97Y88         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     0.856 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[7]_i_11/O
                         net (fo=1, routed)           0.001     0.857    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[7]_i_11_n_0
    SLICE_X97Y88         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.889 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.010     0.899    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[7]_i_1_n_15
    SLICE_X97Y88         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.904     0.904    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y88         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]/C
                         clock pessimism             -0.140     0.764    
    SLICE_X97Y88         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.820    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.765ns (routing 0.127ns, distribution 0.638ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.765     0.765    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.814 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]/Q
                         net (fo=3, routed)           0.033     0.847    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A[9]
    SLICE_X97Y89         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     0.862 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[15]_i_17/O
                         net (fo=1, routed)           0.001     0.863    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg[15]_i_17_n_0
    SLICE_X97Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.895 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.010     0.905    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[15]_i_1_n_15
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.918     0.918    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y89         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]/C
                         clock pessimism             -0.148     0.770    
    SLICE_X97Y89         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.826    xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.142ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.782     0.782    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y109        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.831 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]/Q
                         net (fo=3, routed)           0.039     0.870    xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg__0[8]
    SLICE_X97Y109        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     0.910 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt[8]_i_3/O
                         net (fo=1, routed)           0.012     0.922    xcl_design_i/static_region/flash_programmer/inst/programmer_i/p_0_in[8]
    SLICE_X97Y109        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.936     0.936    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y109        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]/C
                         clock pessimism             -0.149     0.787    
    SLICE_X97Y109        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.843    xcl_design_i/static_region/flash_programmer/inst/programmer_i/data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.755ns (routing 0.127ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.755     0.755    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y121        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y121        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.804 f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]/Q
                         net (fo=3, routed)           0.035     0.839    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]
    SLICE_X99Y121        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     0.854 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_16/O
                         net (fo=1, routed)           0.001     0.855    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt[0]_i_16_n_0
    SLICE_X99Y121        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.887 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.010     0.897    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]_i_3_n_15
    SLICE_X99Y121        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.904     0.904    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y121        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]/C
                         clock pessimism             -0.144     0.760    
    SLICE_X99Y121        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.816    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.754ns (routing 0.127ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.754     0.754    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.803 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/Q
                         net (fo=2, routed)           0.051     0.854    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]
    SLICE_X99Y123        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.886 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     0.896    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]_i_1_n_15
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.904     0.904    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y123        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]/C
                         clock pessimism             -0.145     0.759    
    SLICE_X99Y123        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.815    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.755ns (routing 0.127ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.755     0.755    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y122        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.804 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     0.855    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]
    SLICE_X99Y122        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.887 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     0.897    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]_i_1_n_15
    SLICE_X99Y122        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.904     0.904    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y122        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]/C
                         clock pessimism             -0.144     0.760    
    SLICE_X99Y122        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.816    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             flash_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.753ns (routing 0.127ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.142ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.753     0.753    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y122        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.802 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]/Q
                         net (fo=2, routed)           0.051     0.853    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]
    SLICE_X99Y122        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.885 r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     0.895    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[8]_i_1_n_11
    SLICE_X99Y122        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.901     0.901    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X99Y122        FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]/C
                         clock pessimism             -0.144     0.757    
    SLICE_X99Y122        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.813    xcl_design_i/static_region/flash_programmer/inst/programmer_i/poll_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         flash_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.116         10.000      8.884      SLICE_X97Y107  xcl_design_i/static_region/psreset_flashprog/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X98Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X98Y81   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X98Y81   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X100Y79  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X98Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X98Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.550         10.000      9.450      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         5.000       4.442      SLICE_X97Y107  xcl_design_i/static_region/psreset_flashprog/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.558         5.000       4.442      SLICE_X97Y107  xcl_design_i/static_region/psreset_flashprog/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y81   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y81   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y81   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y81   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X97Y78   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.558         5.000       4.442      SLICE_X97Y107  xcl_design_i/static_region/psreset_flashprog/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         5.000       4.442      SLICE_X97Y107  xcl_design_i/static_region/psreset_flashprog/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y72   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y72   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X99Y72   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[20]/C
High Pulse Width  Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X96Y73   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X96Y73   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
High Pulse Width  Fast    FDCE/C      n/a            0.275         5.000       4.725      SLICE_X98Y73   xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X97Y89   xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X97Y89   xcl_design_i/static_region/flash_programmer/inst/programmer_i/A_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ref_clk_clk_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_1/DRPCLK    n/a            4.000         10.000      6.000      PCIE_3_1_X0Y0    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/DRPCLK
Min Period        n/a     BUFG_GT/I          n/a            1.379         10.000      8.621      BUFG_GT_X1Y24    xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xcl_design_clkwiz_system_0
  To Clock:  clk_out1_xcl_design_clkwiz_system_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xcl_design_clkwiz_system_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I            n/a            1.379         5.000       3.621      BUFGCE_X2Y70     xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/I
Min Period  n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_xcl_design_clkwiz_system_0
  To Clock:  clk_out2_xcl_design_clkwiz_system_0

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/RDWRB
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.115ns (13.039%)  route 0.767ns (86.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 1.026ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.329     2.784    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X132Y120       FDSE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y120       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.899 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_we_cs_reg/Q
                         net (fo=5, routed)           0.767     3.666    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/RDWRB
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.446    12.507    
                         clock uncertainty           -0.074    12.433    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_RDWRB)
                                                     -3.045     9.388    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[20]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.114ns (12.000%)  route 0.836ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.284ns (routing 1.026ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.284     2.739    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X128Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y116       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.853 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[12]/Q
                         net (fo=1, routed)           0.836     3.689    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/I[20]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.490    12.550    
                         clock uncertainty           -0.074    12.477    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[20])
                                                     -2.960     9.517    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[14]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.118ns (16.412%)  route 0.601ns (83.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.026ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.309     2.764    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X131Y121       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y121       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.882 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[22]/Q
                         net (fo=1, routed)           0.601     3.483    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/I[14]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.446    12.507    
                         clock uncertainty           -0.074    12.433    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[14])
                                                     -3.022     9.411    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 2.938ns (75.198%)  route 0.969ns (24.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 12.127 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.026ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.942ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.206     2.661    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3 (Prop_ICAP_TOP_CONFIG_SITE_CLK_O[4])
                                                      2.938     5.599 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/O[4]
                         net (fo=2, routed)           0.969     6.568    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[27]
    SLICE_X133Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.035    12.127    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X133Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]/C
                         clock pessimism              0.490    12.617    
                         clock uncertainty           -0.074    12.544    
    SLICE_X133Y117       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    12.604    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[25]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.117ns (15.538%)  route 0.636ns (84.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.026ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.309     2.764    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X131Y121       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y121       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.881 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[1]/Q
                         net (fo=1, routed)           0.636     3.517    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/I[25]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.446    12.507    
                         clock uncertainty           -0.074    12.433    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[25])
                                                     -2.860     9.573    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.905ns (74.948%)  route 0.971ns (25.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 12.121 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.026ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.942ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.206     2.661    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3 (Prop_ICAP_TOP_CONFIG_SITE_CLK_O[5])
                                                      2.905     5.566 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/O[5]
                         net (fo=2, routed)           0.971     6.537    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[26]
    SLICE_X133Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.029    12.121    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X133Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]/C
                         clock pessimism              0.490    12.611    
                         clock uncertainty           -0.074    12.538    
    SLICE_X133Y116       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    12.598    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_ce_cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CSIB
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.115ns (20.282%)  route 0.452ns (79.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.026ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.290     2.745    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X130Y119       FDSE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_ce_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y119       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.860 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_ce_cs_reg/Q
                         net (fo=16, routed)          0.452     3.312    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/CSIB
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.490    12.550    
                         clock uncertainty           -0.074    12.477    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_CSIB)
                                                     -3.098     9.379    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[9]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.116ns (18.560%)  route 0.509ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.311ns (routing 1.026ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.311     2.766    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X127Y120       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y120       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.882 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[17]/Q
                         net (fo=1, routed)           0.509     3.391    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/I[9]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.446    12.507    
                         clock uncertainty           -0.074    12.433    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[9])
                                                     -2.963     9.470    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.905ns (76.387%)  route 0.898ns (23.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 12.127 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.026ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.942ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.206     2.661    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3 (Prop_ICAP_TOP_CONFIG_SITE_CLK_O[5])
                                                      2.905     5.566 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/O[5]
                         net (fo=2, routed)           0.898     6.464    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/in0[26]
    SLICE_X135Y115       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.035    12.127    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X135Y115       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]/C
                         clock pessimism              0.490    12.617    
                         clock uncertainty           -0.074    12.544    
    SLICE_X135Y115       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.604    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[28]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.114ns (22.800%)  route 0.386ns (77.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.322ns (routing 1.026ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.942ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.322     2.777    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X129Y121       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y121       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.891 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_datain_cs_reg[4]/Q
                         net (fo=1, routed)           0.386     3.277    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/I[28]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/I[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.968    12.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
                         clock pessimism              0.446    12.507    
                         clock uncertainty           -0.074    12.433    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[28])
                                                     -2.991     9.442    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.984ns (routing 0.478ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.532ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.984     1.022    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X132Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y116       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.071 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[14]/Q
                         net (fo=1, routed)           0.130     1.201    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/icap_dataout_i_reg[0][17]
    RAMB18_X17Y46        RAMB18E2                                     r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.199     1.503    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/icap_clk
    RAMB18_X17Y46        RAMB18E2                                     r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.365     1.138    
    RAMB18_X17Y46        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[6])
                                                      0.029     1.167    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.988ns (routing 0.478ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.532ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.988     1.026    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X132Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y117       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.075 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_dataout_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.207    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/icap_dataout_i_reg[0][30]
    RAMB18_X17Y46        RAMB18E2                                     r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.199     1.503    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/icap_clk
    RAMB18_X17Y46        RAMB18E2                                     r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.365     1.138    
    RAMB18_X17Y46        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[9])
                                                      0.029     1.167    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.985ns (routing 0.478ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.532ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.985     1.023    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X140Y113       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y113       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.072 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.145     1.217    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X139Y113       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.175     1.479    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X139Y113       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                         clock pessimism             -0.365     1.114    
    SLICE_X139Y113       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.170    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.989ns (routing 0.478ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.532ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.989     1.027    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X134Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y116       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.076 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[31]/Q
                         net (fo=1, routed)           0.106     1.182    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_status_i_reg[0][0]
    SLICE_X134Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.168     1.472    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X134Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[31]/C
                         clock pessimism             -0.394     1.077    
    SLICE_X134Y117       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.133    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_cs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.811%)  route 0.091ns (49.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      1.016ns (routing 0.478ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.532ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.016     1.054    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/icap_clk
    SLICE_X129Y121       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y121       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.103 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.075     1.178    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/scndry_vect_out[2]
    SLICE_X129Y119       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.045     1.223 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_cs[9]_i_1/O
                         net (fo=1, routed)           0.016     1.239    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_cs[9]_i_1_n_0
    SLICE_X129Y119       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_cs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.150     1.454    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X129Y119       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_cs_reg[9]/C
                         clock pessimism             -0.319     1.134    
    SLICE_X129Y119       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.190    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_cs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      0.990ns (routing 0.478ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.532ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.990     1.028    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X130Y117       FDSE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y117       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.077 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg/Q
                         net (fo=2, routed)           0.035     1.112    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/send_done
    SLICE_X130Y117       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.127 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_i_1/O
                         net (fo=1, routed)           0.012     1.139    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_i_1_n_0
    SLICE_X130Y117       FDSE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.163     1.467    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X130Y117       FDSE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg/C
                         clock pessimism             -0.433     1.033    
    SLICE_X130Y117       FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.089    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/Send_done_cs_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Net Delay (Source):      1.018ns (routing 0.478ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.532ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.018     1.056    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X138Y122       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y122       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.105 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.035     1.140    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X138Y122       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.155 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.012     1.167    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0
    SLICE_X138Y122       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.195     1.499    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X138Y122       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.438     1.060    
    SLICE_X138Y122       FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.116    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.989ns (routing 0.478ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.532ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.989     1.027    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X134Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y116       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.076 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[22]/Q
                         net (fo=2, routed)           0.109     1.185    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_status_i_reg[0][9]
    SLICE_X134Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.168     1.472    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X134Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[22]/C
                         clock pessimism             -0.394     1.077    
    SLICE_X134Y117       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.133    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.989ns (routing 0.478ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.532ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.989     1.027    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_clk
    SLICE_X134Y116       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y116       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.076 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/icap_status_i_reg[30]/Q
                         net (fo=1, routed)           0.111     1.187    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_status_i_reg[0][1]
    SLICE_X134Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.168     1.472    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/icap_clk
    SLICE_X134Y117       FDRE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]/C
                         clock pessimism             -0.394     1.077    
    SLICE_X134Y117       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.133    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sr_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      1.011ns (routing 0.478ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.532ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.011     1.049    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/icap_clk
    SLICE_X137Y120       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y120       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.098 f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/Q
                         net (fo=8, routed)           0.040     1.138    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus2[0]
    SLICE_X137Y120       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.153 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count[0]_i_1__0/O
                         net (fo=1, routed)           0.012     1.165    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__3[0]
    SLICE_X137Y120       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.181     1.485    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/icap_clk
    SLICE_X137Y120       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                         clock pessimism             -0.431     1.053    
    SLICE_X137Y120       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.109    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_xcl_design_clkwiz_system_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     ICAPE3/CLK          n/a            4.875         10.000      5.125      CONFIG_SITE_X0Y0  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB18_X17Y46     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X16Y24     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X2Y49      xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y2   xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X124Y110    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X124Y110    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X124Y110    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X124Y110    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X135Y118    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.abort_del1_reg/C
Low Pulse Width   Fast    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Low Pulse Width   Slow    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X17Y46     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X17Y46     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X16Y24     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X16Y24     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         5.000       4.725      SLICE_X138Y112    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         5.000       4.725      SLICE_X138Y112    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X124Y110    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X124Y110    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
High Pulse Width  Fast    ICAPE3/CLK          n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X16Y24     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X17Y46     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB18_X17Y46     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X16Y24     xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X128Y120    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X128Y120    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X128Y120    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X128Y120    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_xcl_design_clkwiz_system_0
  To Clock:  clk_out3_xcl_design_clkwiz_system_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_xcl_design_clkwiz_system_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I            n/a            1.379         50.000      48.621     BUFGCE_X2Y50     xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/I
Min Period  n/a     MMCME3_ADV/CLKOUT2  n/a            1.071         50.000      48.929     MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xcl_design_clkwiz_system_0
  To Clock:  clkfbout_xcl_design_clkwiz_system_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xcl_design_clkwiz_system_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X2Y71     xcl_design_i/static_region/clkwiz_system/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y2  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  xcl_design_i/static_region/clkwiz_kernel/inst/clk_in1
  To Clock:  xcl_design_i/static_region/clkwiz_kernel/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcl_design_i/static_region/clkwiz_kernel/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/clkwiz_kernel/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xcl_design_clkwiz_kernel_0
  To Clock:  clk_out1_xcl_design_clkwiz_kernel_0

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.906ns (17.990%)  route 4.130ns (82.010%))
  Logic Levels:           9  (CARRY8=8 LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 6.971 - 5.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.352ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.240ns, distribution 1.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.977     2.182    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X57Y111        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.296 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[2]/Q
                         net (fo=93, routed)          3.900     6.196    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[2]
    SLICE_X38Y128        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     6.326 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764[7]_i_8/O
                         net (fo=1, routed)           0.000     6.326    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764[7]_i_8_n_1
    SLICE_X38Y128        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     6.670 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.697    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[7]_i_1_n_1
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.719 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.746    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[15]_i_1_n_1
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.768 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.795    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[23]_i_1_n_1
    SLICE_X38Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.817 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.844    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[31]_i_1_n_1
    SLICE_X38Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.866 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.893    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[39]_i_1_n_1
    SLICE_X38Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.915 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.942    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[47]_i_1_n_1
    SLICE_X38Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.964 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.991    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[55]_i_1_n_1
    SLICE_X38Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     7.177 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.041     7.218    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764__0[63]
    SLICE_X38Y135        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.949     6.971    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X38Y135        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[63]/C
                         clock pessimism              0.295     7.266    
                         clock uncertainty           -0.067     7.199    
    SLICE_X38Y135        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.259    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[63]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -7.218    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.588ns (12.413%)  route 4.149ns (87.587%))
  Logic Levels:           6  (CARRY8=5 LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 6.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.352ns, distribution 1.630ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.240ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.982     2.187    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X57Y112        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.302 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[30]/Q
                         net (fo=93, routed)          4.000     6.302    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[30]
    SLICE_X48Y159        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     6.342 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465[31]_i_3/O
                         net (fo=1, routed)           0.000     6.342    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465[31]_i_3_n_1
    SLICE_X48Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.181     6.523 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.550    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[31]_i_1_n_1
    SLICE_X48Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.572 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.599    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[39]_i_1_n_1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.621 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.648    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[47]_i_1_n_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.670 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.697    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[55]_i_1_n_1
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     6.883 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.041     6.924    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465__0[63]
    SLICE_X48Y163        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.665     6.687    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X48Y163        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[63]/C
                         clock pessimism              0.295     6.982    
                         clock uncertainty           -0.067     6.915    
    SLICE_X48Y163        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     6.975    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_25_reg_8465_reg[63]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.804ns (16.452%)  route 4.083ns (83.548%))
  Logic Levels:           9  (CARRY8=8 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 6.761 - 5.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.978ns (routing 1.352ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.240ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.978     2.183    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X57Y113        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.297 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[5]/Q
                         net (fo=93, routed)          3.853     6.150    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[5]
    SLICE_X71Y79         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.119     6.269 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564[7]_i_5/O
                         net (fo=1, routed)           0.000     6.269    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564[7]_i_5_n_1
    SLICE_X71Y79         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     6.522 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.549    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[7]_i_1_n_1
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.571 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.598    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[15]_i_1_n_1
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.620 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.647    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[23]_i_1_n_1
    SLICE_X71Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.669 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.696    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[31]_i_1_n_1
    SLICE_X71Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.718 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.745    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[39]_i_1_n_1
    SLICE_X71Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.767 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.794    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[47]_i_1_n_1
    SLICE_X71Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.816 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.843    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[55]_i_1_n_1
    SLICE_X71Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     7.029 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[63]_i_2/O[7]
                         net (fo=1, routed)           0.041     7.070    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_145640_in[63]
    SLICE_X71Y86         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.739     6.761    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X71Y86         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[63]/C
                         clock pessimism              0.367     7.128    
                         clock uncertainty           -0.067     7.061    
    SLICE_X71Y86         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     7.121    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_7_reg_14564_reg[63]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.598ns (12.294%)  route 4.266ns (87.706%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 6.762 - 5.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.999ns (routing 1.352ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.240ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.999     2.204    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X56Y115        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.319 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[54]/Q
                         net (fo=93, routed)          4.198     6.517    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[54]
    SLICE_X71Y93         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     6.633 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355[55]_i_3/O
                         net (fo=1, routed)           0.000     6.633    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355[55]_i_3_n_1
    SLICE_X71Y93         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.181     6.814 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.841    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[55]_i_1_n_1
    SLICE_X71Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     7.027 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.041     7.068    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_143550_in[63]
    SLICE_X71Y94         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.740     6.762    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X71Y94         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[63]/C
                         clock pessimism              0.367     7.129    
                         clock uncertainty           -0.067     7.062    
    SLICE_X71Y94         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     7.122    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_6_reg_14355_reg[63]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.894ns (17.805%)  route 4.127ns (82.195%))
  Logic Levels:           9  (CARRY8=8 LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 6.971 - 5.000 ) 
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.352ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.240ns, distribution 1.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.977     2.182    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X57Y111        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.296 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[2]/Q
                         net (fo=93, routed)          3.900     6.196    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[2]
    SLICE_X38Y128        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     6.326 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764[7]_i_8/O
                         net (fo=1, routed)           0.000     6.326    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764[7]_i_8_n_1
    SLICE_X38Y128        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     6.670 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.697    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[7]_i_1_n_1
    SLICE_X38Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.719 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.746    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[15]_i_1_n_1
    SLICE_X38Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.768 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.795    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[23]_i_1_n_1
    SLICE_X38Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.817 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.844    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[31]_i_1_n_1
    SLICE_X38Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.866 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.893    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[39]_i_1_n_1
    SLICE_X38Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.915 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.942    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[47]_i_1_n_1
    SLICE_X38Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.964 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.991    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[55]_i_1_n_1
    SLICE_X38Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     7.165 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.038     7.203    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764__0[61]
    SLICE_X38Y135        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.949     6.971    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X38Y135        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[61]/C
                         clock pessimism              0.295     7.266    
                         clock uncertainty           -0.067     7.199    
    SLICE_X38Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     7.258    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_36_reg_10764_reg[61]
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.641ns (13.427%)  route 4.133ns (86.573%))
  Logic Levels:           5  (CARRY8=4 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 6.717 - 5.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.970ns (routing 1.352ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.695ns (routing 1.240ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.970     2.175    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X57Y115        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.289 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[38]/Q
                         net (fo=93, routed)          4.011     6.300    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[38]
    SLICE_X51Y177        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.416 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002[39]_i_3/O
                         net (fo=1, routed)           0.000     6.416    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002[39]_i_3_n_1
    SLICE_X51Y177        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.181     6.597 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.624    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[39]_i_1_n_1
    SLICE_X51Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.646 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.673    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[47]_i_1_n_1
    SLICE_X51Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.695 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.722    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[55]_i_1_n_1
    SLICE_X51Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     6.908 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.041     6.949    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002__0[63]
    SLICE_X51Y180        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.695     6.717    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X51Y180        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[63]/C
                         clock pessimism              0.295     7.012    
                         clock uncertainty           -0.067     6.945    
    SLICE_X51Y180        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.005    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_18_reg_7002_reg[63]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.598ns (12.302%)  route 4.263ns (87.698%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 6.761 - 5.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.999ns (routing 1.352ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.240ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.999     2.204    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X56Y115        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.319 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[54]/Q
                         net (fo=93, routed)          4.195     6.514    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[54]
    SLICE_X72Y85         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     6.630 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773[55]_i_3/O
                         net (fo=1, routed)           0.000     6.630    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773[55]_i_3_n_1
    SLICE_X72Y85         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.181     6.811 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.838    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[55]_i_1_n_1
    SLICE_X72Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     7.024 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[63]_i_2/O[7]
                         net (fo=1, routed)           0.041     7.065    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_147730_in[63]
    SLICE_X72Y86         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.739     6.761    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X72Y86         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[63]/C
                         clock pessimism              0.367     7.128    
                         clock uncertainty           -0.067     7.061    
    SLICE_X72Y86         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.121    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_8_reg_14773_reg[63]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.842ns (17.764%)  route 3.898ns (82.236%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 6.714 - 5.000 ) 
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.999ns (routing 1.352ns, distribution 1.647ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.240ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.999     2.204    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X56Y115        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.318 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[42]/Q
                         net (fo=93, routed)          3.803     6.121    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[42]
    SLICE_X53Y183        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     6.297 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584[47]_i_7/O
                         net (fo=1, routed)           0.000     6.297    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584[47]_i_7_n_1
    SLICE_X53Y183        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     6.641 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.668    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[47]_i_1_n_1
    SLICE_X53Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.690 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.717    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[55]_i_1_n_1
    SLICE_X53Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     6.903 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.041     6.944    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584__0[63]
    SLICE_X53Y185        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.692     6.714    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X53Y185        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[63]/C
                         clock pessimism              0.295     7.009    
                         clock uncertainty           -0.067     6.942    
    SLICE_X53Y185        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     7.002    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i_1_reg2mem695_0_i_i_16_reg_6584_reg[63]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_rst_n_inv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1899]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.114ns (2.437%)  route 4.564ns (97.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.142ns (routing 1.352ns, distribution 1.790ns)
  Clock Net Delay (Destination): 2.917ns (routing 1.240ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.142     2.347    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X83Y206        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_rst_n_inv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y206        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.461 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_rst_n_inv_reg/Q
                         net (fo=2434, routed)        4.564     7.025    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_rst_n_inv
    SLICE_X41Y91         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1899]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.917     6.939    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X41Y91         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1899]/C
                         clock pessimism              0.295     7.234    
                         clock uncertainty           -0.067     7.167    
    SLICE_X41Y91         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     7.083    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1899]
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.815ns (16.954%)  route 3.992ns (83.046%))
  Logic Levels:           7  (CARRY8=6 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 6.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.982ns (routing 1.352ns, distribution 1.630ns)
  Clock Net Delay (Destination): 2.669ns (routing 1.240ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.982     2.187    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X57Y111        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.300 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102_reg[20]/Q
                         net (fo=93, routed)          3.816     6.116    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/reg_23102[20]
    SLICE_X66Y65         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     6.289 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490[23]_i_5/O
                         net (fo=1, routed)           0.000     6.289    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490[23]_i_5_n_1
    SLICE_X66Y65         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     6.544 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.571    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[23]_i_1_n_1
    SLICE_X66Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.593 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.620    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[31]_i_1_n_1
    SLICE_X66Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.642 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.669    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[39]_i_1_n_1
    SLICE_X66Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.691 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.718    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[47]_i_1_n_1
    SLICE_X66Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     6.740 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.027     6.767    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[55]_i_1_n_1
    SLICE_X66Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     6.953 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.041     6.994    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_174900_in[63]
    SLICE_X66Y70         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.669     6.691    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X66Y70         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[63]/C
                         clock pessimism              0.368     7.059    
                         clock uncertainty           -0.067     6.992    
    SLICE_X66Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.052    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/y_i17_i_i_i11_1_reg2mem613_0_i_20_reg_17490_reg[63]
  -------------------------------------------------------------------
                         required time                          7.052    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[147]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[148]_srl1___ap_CS_fsm_reg_r_127/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      1.434ns (routing 0.672ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.744ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.434     0.882    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X79Y187        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[147]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y187        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.027 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[147]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     1.027    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[147]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X79Y187        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[148]_srl1___ap_CS_fsm_reg_r_127/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.670     1.281    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X79Y187        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[148]_srl1___ap_CS_fsm_reg_r_127/CLK
                         clock pessimism             -0.390     0.891    
    SLICE_X79Y187        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     1.011    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[148]_srl1___ap_CS_fsm_reg_r_127
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3812]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3814]_srl2___ap_CS_fsm_reg_r_128/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      1.405ns (routing 0.672ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.744ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.405     0.853    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X77Y165        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3812]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y165        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.998 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3812]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.998    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3812]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X77Y165        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3814]_srl2___ap_CS_fsm_reg_r_128/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.635     1.246    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X77Y165        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3814]_srl2___ap_CS_fsm_reg_r_128/CLK
                         clock pessimism             -0.384     0.862    
    SLICE_X77Y165        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.982    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[3814]_srl2___ap_CS_fsm_reg_r_128
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1097]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1100]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      1.391ns (routing 0.672ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.744ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.391     0.839    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y166        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1097]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y166        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.984 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1097]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.984    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1097]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X76Y166        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1100]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.613     1.224    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y166        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1100]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.376     0.848    
    SLICE_X76Y166        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.968    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1100]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1235]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1238]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.393ns (routing 0.672ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.744ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.393     0.841    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y163        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1235]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y163        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.986 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1235]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.986    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1235]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X76Y163        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1238]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.619     1.230    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y163        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1238]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.380     0.850    
    SLICE_X76Y163        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.970    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1238]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1379]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1382]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      1.387ns (routing 0.672ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.744ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.387     0.835    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X77Y154        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1379]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y154        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.980 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1379]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.980    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1379]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X77Y154        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1382]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.608     1.219    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X77Y154        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1382]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.375     0.844    
    SLICE_X77Y154        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.964    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1382]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1518]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1521]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.378ns (routing 0.672ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.744ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.378     0.826    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X73Y161        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1518]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y161        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.971 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1518]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.971    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1518]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X73Y161        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1521]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.602     1.213    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X73Y161        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1521]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.378     0.835    
    SLICE_X73Y161        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.955    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1521]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1656]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1659]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      1.384ns (routing 0.672ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.744ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.384     0.832    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X71Y162        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1656]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y162        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.977 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1656]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.977    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1656]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X71Y162        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1659]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.616     1.227    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X71Y162        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1659]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.386     0.841    
    SLICE_X71Y162        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.961    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[1659]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2091]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2094]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      1.391ns (routing 0.672ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.744ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.391     0.839    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y165        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2091]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y165        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.984 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2091]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.984    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2091]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X76Y165        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2094]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.612     1.223    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y165        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2094]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.375     0.848    
    SLICE_X76Y165        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.968    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2094]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2228]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2231]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.388ns (routing 0.672ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.744ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.388     0.836    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y168        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2228]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y168        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.981 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2228]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.981    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2228]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X76Y168        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2231]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.606     1.217    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X76Y168        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2231]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.372     0.845    
    SLICE_X76Y168        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.965    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2231]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2364]_srl32___ap_CS_fsm_reg_r_126/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2367]_srl3___ap_CS_fsm_reg_r_129/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      1.386ns (routing 0.672ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.744ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.386     0.834    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X73Y169        SRLC32E                                      r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2364]_srl32___ap_CS_fsm_reg_r_126/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     0.979 r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2364]_srl32___ap_CS_fsm_reg_r_126/Q31
                         net (fo=1, routed)           0.000     0.979    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2364]_srl32___ap_CS_fsm_reg_r_126_n_2
    SLICE_X73Y169        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2367]_srl3___ap_CS_fsm_reg_r_129/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.616     1.227    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_clk
    SLICE_X73Y169        SRL16E                                       r  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2367]_srl3___ap_CS_fsm_reg_r_129/CLK
                         clock pessimism             -0.384     0.843    
    SLICE_X73Y169        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.963    xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/ap_CS_fsm_reg[2367]_srl3___ap_CS_fsm_reg_r_129
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xcl_design_clkwiz_kernel_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X7Y22   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X7Y22   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X7Y23   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X7Y23   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X10Y36  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/resbuf_U/krnl_sobel_resbuf_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X10Y36  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/resbuf_U/krnl_sobel_resbuf_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X7Y23   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X7Y22   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y90  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB18_X10Y86  xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/krnl_sobel_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         2.500       1.646      RAMB36_X7Y22   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB36_X7Y23   xcl_design_i/u_ocl_region/opencldesign_i/cu_sobelfilter0/inst/pos_1_U/krnl_sobel_pos_1_ram_U/ram_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xcl_design_clkwiz_kernel_0
  To Clock:  clkfbout_xcl_design_clkwiz_kernel_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xcl_design_clkwiz_kernel_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X2Y110    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y4  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  xcl_design_i/static_region/dma_pcie/inst/sys_clk
  To Clock:  xcl_design_i/static_region/dma_pcie/inst/sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.596ns (22.550%)  route 2.047ns (77.450%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.712ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.982     2.379    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X141Y107       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.492 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.612     3.104    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X142Y90        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     3.224 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.799     4.023    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y45        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     4.210 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__8/O
                         net (fo=3, routed)           0.371     4.581    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X142Y42        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     4.757 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.265     5.022    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.135    12.195    
                         clock uncertainty           -0.035    12.160    
    SLICE_X142Y42        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    12.220    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.663ns (25.559%)  route 1.931ns (74.441%))
  Logic Levels:           4  (LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.712ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.982     2.379    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X141Y107       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.492 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.612     3.104    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X142Y90        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     3.224 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.799     4.023    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y45        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     4.210 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__8/O
                         net (fo=3, routed)           0.480     4.690    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/resetdone_a
    SLICE_X142Y42        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     4.866 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     4.866    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X142Y42        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     4.933 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.040     4.973    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_2
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.732    12.061    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.135    12.196    
                         clock uncertainty           -0.035    12.161    
    SLICE_X142Y42        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    12.220    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.597ns (24.792%)  route 1.811ns (75.208%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.712ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.982     2.379    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X141Y107       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.492 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.612     3.104    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0[0]
    SLICE_X142Y90        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     3.224 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_5/O
                         net (fo=1, routed)           0.799     4.023    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y45        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     4.210 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__8/O
                         net (fo=3, routed)           0.372     4.582    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X142Y42        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.759 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.028     4.787    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.135    12.195    
                         clock uncertainty           -0.035    12.160    
    SLICE_X142Y42        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.061    12.221    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.548ns (40.058%)  route 0.820ns (59.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.712ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.645ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.960     2.357    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y28        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y28        SRL16E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.548     2.905 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3/Q
                         net (fo=1, routed)           0.820     3.725    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[2]_srl3_n_0
    SLICE_X142Y46        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.729    12.058    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y46        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[3]/C
                         clock pessimism              0.185    12.243    
                         clock uncertainty           -0.035    12.208    
    SLICE_X142Y46        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    12.267    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.374ns (27.299%)  route 0.996ns (72.701%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.712ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.959     2.356    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y39        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.470 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.385     2.855    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X142Y40        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.075     2.930 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=3, routed)           0.230     3.160    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X141Y41        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.185     3.345 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.381     3.726    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    12.270    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.341ns (23.182%)  route 1.130ns (76.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 12.051 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.712ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.645ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.950     2.347    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y40        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.462 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=6, routed)           0.609     3.071    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X141Y40        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     3.256 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2/O
                         net (fo=1, routed)           0.252     3.508    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2_n_0
    SLICE_X141Y40        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     3.549 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.269     3.818    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.722    12.051    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.293    12.344    
                         clock uncertainty           -0.035    12.309    
    SLICE_X140Y40        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.371    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.366ns (27.031%)  route 0.988ns (72.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.712ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.959     2.356    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y39        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.470 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.385     2.855    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X142Y40        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.075     2.930 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=3, routed)           0.227     3.157    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X142Y42        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     3.334 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.376     3.710    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    12.270    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.302ns (25.083%)  route 0.902ns (74.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 12.051 - 10.000 ) 
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.712ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.645ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.969     2.366    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y42        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.480 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=17, routed)          0.600     3.080    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X141Y40        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.188     3.268 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.302     3.570    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.722    12.051    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.185    12.236    
                         clock uncertainty           -0.035    12.201    
    SLICE_X140Y40        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.260    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.271ns (22.583%)  route 0.929ns (77.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 12.051 - 10.000 ) 
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.712ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.645ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.969     2.366    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y42        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.480 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=17, routed)          0.261     2.741    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X142Y40        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.117     2.858 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.130     2.988    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X142Y40        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     3.028 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.538     3.566    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.722    12.051    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.185    12.236    
                         clock uncertainty           -0.035    12.201    
    SLICE_X140Y40        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.259    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.299ns (24.731%)  route 0.910ns (75.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.712ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.645ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.966     2.363    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y42        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.477 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=17, routed)          0.411     2.888    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X141Y39        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     3.073 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.499     3.572    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.729    12.058    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism              0.185    12.243    
                         clock uncertainty           -0.035    12.208    
    SLICE_X141Y39        FDPE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.267    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  8.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.048ns (20.339%)  route 0.188ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.864ns (routing 0.362ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.411ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.864     0.982    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y39        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_reg/Q
                         net (fo=1, routed)           0.188     1.218    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy
    SLICE_X142Y38        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.035     1.200    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y38        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
                         clock pessimism             -0.145     1.055    
    SLICE_X142Y38        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     1.175    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.864ns (routing 0.362ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.411ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.864     0.982    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y39        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.031 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/Q
                         net (fo=17, routed)          0.035     1.066    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg_0
    SLICE_X141Y39        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.015     1.081 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_i_1/O
                         net (fo=1, routed)           0.012     1.093    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_i_1_n_0
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.028     1.193    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.207     0.986    
    SLICE_X141Y39        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.042    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.869ns (routing 0.362ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.411ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.869     0.987    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y42        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.036 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=4, routed)           0.042     1.078    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X142Y42        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.016     1.094 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.012     1.106    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.033     1.198    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.207     0.991    
    SLICE_X142Y42        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.047    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.049ns (19.444%)  route 0.203ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.864ns (routing 0.362ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.411ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.864     0.982    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y39        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.031 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=4, routed)           0.203     1.234    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset
    SLICE_X142Y38        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.035     1.200    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y38        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
                         clock pessimism             -0.145     1.055    
    SLICE_X142Y38        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.175    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.064ns (51.200%)  route 0.061ns (48.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.869ns (routing 0.362ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.411ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.869     0.987    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y42        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.036 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=17, routed)          0.045     1.081    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/out[1]
    SLICE_X142Y42        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.015     1.096 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.016     1.112    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.033     1.198    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.207     0.991    
    SLICE_X142Y42        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.087ns (60.417%)  route 0.057ns (39.583%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.870ns (routing 0.362ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.411ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.870     0.988    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y42        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.037 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=17, routed)          0.044     1.081    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/FSM_sequential_fsm_reg[2][0]
    SLICE_X142Y42        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015     1.096 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/FSM_sequential_fsm[0]_i_3/O
                         net (fo=1, routed)           0.000     1.096    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X142Y42        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.023     1.119 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.013     1.132    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done_n_2
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.035     1.200    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.207     0.993    
    SLICE_X142Y42        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.049    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                            (rising edge-triggered cell FDPE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.626%)  route 0.229ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.866ns (routing 0.362ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.411ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.866     0.984    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y39        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.033 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/Q
                         net (fo=2, routed)           0.229     1.262    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset
    SLICE_X142Y38        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.035     1.200    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y38        SRL16E                                       r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.145     1.055    
    SLICE_X142Y38        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.120     1.175    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.858ns (routing 0.362ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.411ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.858     0.976    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sys_clk
    SLICE_X141Y22        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y22        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.024 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/Q
                         net (fo=1, routed)           0.119     1.143    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync[0]
    SLICE_X141Y22        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.020     1.185    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sys_clk
    SLICE_X141Y22        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[1]/C
                         clock pessimism             -0.204     0.981    
    SLICE_X141Y22        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.037    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      0.889ns (routing 0.362ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.411ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.889     1.007    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X141Y102       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y102       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.055 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/Q
                         net (fo=1, routed)           0.119     1.174    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync[0]
    SLICE_X141Y102       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.056     1.221    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sys_clk
    SLICE_X141Y102       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1]/C
                         clock pessimism             -0.209     1.012    
    SLICE_X141Y102       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.068    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             xcl_design_i/static_region/dma_pcie/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      0.889ns (routing 0.362ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.411ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.889     1.007    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sys_clk
    SLICE_X141Y70        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y70        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.055 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/Q
                         net (fo=1, routed)           0.119     1.174    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync[0]
    SLICE_X141Y70        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.053     1.218    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sys_clk
    SLICE_X141Y70        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[1]/C
                         clock pessimism             -0.206     1.012    
    SLICE_X141Y70        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.068    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcl_design_i/static_region/dma_pcie/inst/sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xcl_design_i/static_region/dma_pcie/inst/sys_clk }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y3  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y7  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y28       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X142Y28       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.303ns (26.532%)  route 0.839ns (73.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 4.765 - 2.000 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.705ns (routing 0.813ns, distribution 1.892ns)
  Clock Net Delay (Destination): 2.436ns (routing 0.739ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.705     3.102    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[5])
                                                      0.303     3.405 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[5]
                         net (fo=4, routed)           0.839     4.244    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[5]
    RAMB36_X16Y9         RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.436     4.765    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.252     5.017    
                         clock uncertainty           -0.035     4.981    
    RAMB36_X16Y9         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.464     4.517    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          4.517    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.326ns (32.665%)  route 0.672ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 4.768 - 2.000 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.705ns (routing 0.813ns, distribution 1.892ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.739ns, distribution 1.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.705     3.102    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEENABLE[0])
                                                      0.326     3.428 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMWRITEENABLE[0]
                         net (fo=8, routed)           0.672     4.100    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMWRITEENABLE[0]
    RAMB36_X16Y9         RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.439     4.768    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.252     5.020    
                         clock uncertainty           -0.035     4.984    
    RAMB36_X16Y9         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     4.395    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[82]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.402ns (24.647%)  route 1.229ns (75.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 4.710 - 2.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 0.813ns, distribution 2.007ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.739ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.820     3.217    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[9])
                                                      0.402     3.619 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[9]
                         net (fo=1, routed)           1.229     4.848    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[82]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[82]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.381     4.710    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.251     4.961    
                         clock uncertainty           -0.035     4.926    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[82])
                                                      0.227     5.153    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.397ns (24.984%)  route 1.192ns (75.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 4.710 - 2.000 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 0.813ns, distribution 2.007ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.739ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.820     3.217    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.397     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[3]
                         net (fo=1, routed)           1.192     4.806    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[75]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.381     4.710    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.251     4.961    
                         clock uncertainty           -0.035     4.926    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[75])
                                                      0.192     5.118    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[69]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.394ns (24.842%)  route 1.192ns (75.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 4.710 - 2.000 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.821ns (routing 0.813ns, distribution 2.008ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.739ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.821     3.218    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y3         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y3         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[14])
                                                      0.394     3.612 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[14]
                         net (fo=1, routed)           1.192     4.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[69]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[69]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.381     4.710    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.251     4.961    
                         clock uncertainty           -0.035     4.926    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[69])
                                                      0.197     5.123    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[128]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.392ns (24.747%)  route 1.192ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 4.710 - 2.000 ) 
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.819ns (routing 0.813ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.739ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.819     3.216    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y5         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y5         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[2])
                                                      0.392     3.608 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTBDOUT[2]
                         net (fo=1, routed)           1.192     4.800    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[128]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[128]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.381     4.710    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.251     4.961    
                         clock uncertainty           -0.035     4.926    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[128])
                                                      0.204     5.130    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.130    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[59]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.393ns (25.420%)  route 1.153ns (74.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 4.710 - 2.000 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.821ns (routing 0.813ns, distribution 2.008ns)
  Clock Net Delay (Destination): 2.381ns (routing 0.739ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.821     3.218    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y3         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y3         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTBDOUT[5])
                                                      0.393     3.611 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[5]
                         net (fo=1, routed)           1.153     4.764    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[59]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.381     4.710    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism              0.251     4.961    
                         clock uncertainty           -0.035     4.926    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[59])
                                                      0.174     5.100    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.338ns (30.868%)  route 0.757ns (69.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 4.757 - 2.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.682ns (routing 0.813ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.428ns (routing 0.739ns, distribution 1.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.682     3.079    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADENABLEU[2])
                                                      0.338     3.417 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADENABLEU[2]
                         net (fo=1, routed)           0.757     4.174    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/ren_i[6]
    RAMB18_X16Y14        RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.428     4.757    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y14        RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.252     5.009    
                         clock uncertainty           -0.035     4.973    
    RAMB18_X16Y14        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     4.511    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.511    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.323ns (30.443%)  route 0.738ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 4.767 - 2.000 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.705ns (routing 0.813ns, distribution 1.892ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.739ns, distribution 1.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.705     3.102    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[6])
                                                      0.323     3.425 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[6]
                         net (fo=4, routed)           0.738     4.163    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[6]
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.438     4.767    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.252     5.019    
                         clock uncertainty           -0.035     4.983    
    RAMB36_X16Y10        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.468     4.515    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          4.515    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3] rise@2.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.305ns (24.073%)  route 0.962ns (75.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 4.795 - 2.000 ) 
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.704ns (routing 0.813ns, distribution 1.891ns)
  Clock Net Delay (Destination): 2.466ns (routing 0.739ns, distribution 1.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.704     3.101    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[111])
                                                      0.305     3.406 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMWRITEDATA[111]
                         net (fo=1, routed)           0.962     4.368    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/MIREQUESTRAMWRITEDATA[111]
    RAMB18_X16Y5         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.466     4.795    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y5         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.251     5.046    
                         clock uncertainty           -0.035     5.011    
    RAMB18_X16Y5         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_DINADIN[3])
                                                     -0.286     4.725    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          4.725    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  0.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[116]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.525%)  route 0.225ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.214ns (routing 0.419ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.214     1.332    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y14        RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y14        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.141     1.473 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.225     1.698    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[116]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[116]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[116])
                                                      0.289     1.663    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[79]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.134ns (36.915%)  route 0.229ns (63.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.224ns (routing 0.419ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.224     1.342    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y4         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y4         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.134     1.476 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[7]
                         net (fo=1, routed)           0.229     1.705    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[79]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[79]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[79])
                                                      0.293     1.667    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[118]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.138ns (37.705%)  route 0.228ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.224ns (routing 0.419ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.224     1.342    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.138     1.480 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[9]
                         net (fo=1, routed)           0.228     1.708    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[118]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[118]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[118])
                                                      0.295     1.669    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[20]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.154ns (40.741%)  route 0.224ns (59.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.224ns (routing 0.419ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.224     1.342    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[18])
                                                      0.154     1.496 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[18]
                         net (fo=1, routed)           0.224     1.720    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[20]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[20])
                                                      0.305     1.679    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[84]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.143ns (37.931%)  route 0.234ns (62.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.226ns (routing 0.419ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.226     1.344    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.143     1.487 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[11]
                         net (fo=1, routed)           0.234     1.721    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[84]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[84]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[84])
                                                      0.306     1.680    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.134ns (37.017%)  route 0.228ns (62.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.224ns (routing 0.419ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.224     1.342    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y9         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.134     1.476 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           0.228     1.704    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[18]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.194     1.375    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[18])
                                                      0.286     1.661    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[116]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.516%)  route 0.256ns (64.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.224ns (routing 0.419ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.224     1.342    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.141     1.483 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.256     1.739    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[116]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[116]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[116])
                                                      0.321     1.695    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[71]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.138ns (36.997%)  route 0.235ns (63.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.222ns (routing 0.419ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.222     1.340    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.138     1.478 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTPBDOUTP[3]
                         net (fo=1, routed)           0.235     1.713    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[71]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[71]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[71])
                                                      0.294     1.668    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[104]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.144ns (40.563%)  route 0.211ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.226ns (routing 0.419ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.226     1.344    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[29])
                                                      0.144     1.488 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[29]
                         net (fo=1, routed)           0.211     1.699    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[104]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[104]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.195     1.374    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[104])
                                                      0.279     1.653    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[141]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.138ns (46.939%)  route 0.156ns (53.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.226ns (routing 0.419ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.474ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.226     1.344    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y15        RAMB18E2                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y15        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.138     1.482 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[14]
                         net (fo=1, routed)           0.156     1.638    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[141]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[141]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.404     1.569    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.194     1.375    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[141])
                                                      0.216     1.591    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y8   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y8   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y9   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y9   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         2.000       0.039      RAMB18_X16Y10  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y8   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y9   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y11  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y13  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y15  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X16Y9   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y3   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y5   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y9   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y11  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y8   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y11  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y12  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y13  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y14  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y15  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB36_X16Y10  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y2   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y3   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         1.000       0.020      RAMB18_X16Y8   xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.277       0.097      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.270       0.104      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.393       0.216      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.387       0.222      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  dma_pcie_axi_aclk
  To Clock:  dma_pcie_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.294ns (7.684%)  route 3.532ns (92.316%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 6.783 - 4.000 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.774ns (routing 0.807ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.734ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.774     3.171    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X137Y217       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y217       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.289 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=50, routed)          1.751     5.040    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg__0[0]
    SLICE_X119Y137       SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.176     5.216 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32/Q
                         net (fo=1, routed)           1.781     6.997    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32_n_0
    SLICE_X135Y218       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.454     6.783    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X135Y218       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]/C
                         clock pessimism              0.240     7.023    
                         clock uncertainty           -0.035     6.987    
    SLICE_X135Y218       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     7.047    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.296ns (7.741%)  route 3.528ns (92.259%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 6.783 - 4.000 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.774ns (routing 0.807ns, distribution 1.967ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.734ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.774     3.171    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X137Y217       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y217       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.289 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=50, routed)          1.708     4.997    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg__0[0]
    SLICE_X119Y137       SRLC32E (Prop_F6LUT_SLICEM_A[0]_Q)
                                                      0.178     5.175 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32/Q
                         net (fo=1, routed)           1.820     6.995    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32_n_0
    SLICE_X135Y218       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.454     6.783    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_aclk
    SLICE_X135Y218       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]/C
                         clock pessimism              0.240     7.023    
                         clock uncertainty           -0.035     6.987    
    SLICE_X135Y218       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     7.046    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.166ns (33.314%)  route 2.334ns (66.686%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.778 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.734ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.510     5.359    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X134Y222       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.430 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_i_1/O
                         net (fo=3, routed)           0.075     5.505    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X134Y222       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.637 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=10, routed)          0.078     5.715    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_1903_in
    SLICE_X134Y222       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.847 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_3/O
                         net (fo=5, routed)           0.344     6.191    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wr_cmd_ready
    SLICE_X135Y222       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     6.262 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1/O
                         net (fo=64, routed)          0.495     6.757    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
    SLICE_X140Y224       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.449     6.778    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X140Y224       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14]/C
                         clock pessimism              0.171     6.949    
                         clock uncertainty           -0.035     6.914    
    SLICE_X140Y224       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.830    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.166ns (33.314%)  route 2.334ns (66.686%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.778 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.734ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.510     5.359    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X134Y222       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.430 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_i_1/O
                         net (fo=3, routed)           0.075     5.505    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X134Y222       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.637 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=10, routed)          0.078     5.715    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_1903_in
    SLICE_X134Y222       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.847 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_3/O
                         net (fo=5, routed)           0.344     6.191    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wr_cmd_ready
    SLICE_X135Y222       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     6.262 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1/O
                         net (fo=64, routed)          0.495     6.757    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
    SLICE_X140Y224       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.449     6.778    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X140Y224       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[22]/C
                         clock pessimism              0.171     6.949    
                         clock uncertainty           -0.035     6.914    
    SLICE_X140Y224       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.830    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[22]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.166ns (33.314%)  route 2.334ns (66.686%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 6.778 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.734ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.510     5.359    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X134Y222       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.430 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_i_1/O
                         net (fo=3, routed)           0.075     5.505    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X134Y222       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.637 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=10, routed)          0.078     5.715    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_1903_in
    SLICE_X134Y222       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.847 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_3/O
                         net (fo=5, routed)           0.344     6.191    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wr_cmd_ready
    SLICE_X135Y222       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     6.262 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1/O
                         net (fo=64, routed)          0.495     6.757    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
    SLICE_X140Y224       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.449     6.778    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X140Y224       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15]/C
                         clock pessimism              0.171     6.949    
                         clock uncertainty           -0.035     6.914    
    SLICE_X140Y224       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.832    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.134ns (31.413%)  route 2.476ns (68.587%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 6.760 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.431ns (routing 0.734ns, distribution 1.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.258     5.107    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X131Y234       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     5.147 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=147, routed)         0.205     5.352    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data
    SLICE_X131Y232       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.421 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[61]_i_3/O
                         net (fo=64, routed)          0.584     6.005    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1892_in
    SLICE_X129Y229       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.138 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[15]_i_2/O
                         net (fo=1, routed)           0.197     6.335    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1451_out
    SLICE_X129Y231       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.467 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[15]_i_1/O
                         net (fo=1, routed)           0.400     6.867    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_181_out
    SLICE_X129Y231       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.431     6.760    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X129Y231       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                         clock pessimism              0.171     6.931    
                         clock uncertainty           -0.035     6.896    
    SLICE_X129Y231       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.956    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[155]/R
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.136ns (32.541%)  route 2.355ns (67.459%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 6.796 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.734ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.510     5.359    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X134Y222       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.430 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_i_1/O
                         net (fo=3, routed)           0.075     5.505    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X134Y222       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.637 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=10, routed)          0.078     5.715    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_1903_in
    SLICE_X134Y222       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.847 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_3/O
                         net (fo=5, routed)           0.294     6.141    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wr_cmd_ready
    SLICE_X137Y223       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     6.182 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=512, routed)         0.566     6.748    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X136Y229       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[155]/R
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.467     6.796    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X136Y229       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[155]/C
                         clock pessimism              0.171     6.967    
                         clock uncertainty           -0.035     6.932    
    SLICE_X136Y229       FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     6.849    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[155]
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[157]/R
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.136ns (32.541%)  route 2.355ns (67.459%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 6.796 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.734ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.510     5.359    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X134Y222       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.430 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_i_1/O
                         net (fo=3, routed)           0.075     5.505    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X134Y222       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.637 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=10, routed)          0.078     5.715    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_1903_in
    SLICE_X134Y222       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.847 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_3/O
                         net (fo=5, routed)           0.294     6.141    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wr_cmd_ready
    SLICE_X137Y223       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     6.182 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=512, routed)         0.566     6.748    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X136Y229       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[157]/R
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.467     6.796    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X136Y229       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[157]/C
                         clock pessimism              0.171     6.967    
                         clock uncertainty           -0.035     6.932    
    SLICE_X136Y229       FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.083     6.849    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_RTL_DATA.wdata_wrap_buffer_q_reg[157]
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_payload_i_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.552ns (15.115%)  route 3.100ns (84.885%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 6.747 - 4.000 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 0.807ns, distribution 1.955ns)
  Clock Net Delay (Destination): 2.418ns (routing 0.734ns, distribution 1.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.762     3.159    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aclk
    SLICE_X127Y160       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y160       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.272 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[5]/Q
                         net (fo=2, routed)           0.217     3.489    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/current_word_1_reg[5]_0[5]
    SLICE_X126Y160       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.680 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.973     4.653    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_index
    SLICE_X133Y177       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.132     4.785 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rdata[140]_INST_0/O
                         net (fo=2, routed)           1.124     5.909    xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_axi_rdata[140]
    SLICE_X122Y141       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.025 r  xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_payload_i[140]_i_1/O
                         net (fo=1, routed)           0.786     6.811    xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_payload_i[140]_i_1_n_0
    SLICE_X121Y104       FDRE                                         r  xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_payload_i_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.418     6.747    xcl_design_i/static_region/regslice_xdma/inst/r_pipe/aclk
    SLICE_X121Y104       FDRE                                         r  xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_payload_i_reg[140]/C
                         clock pessimism              0.141     6.888    
                         clock uncertainty           -0.035     6.853    
    SLICE_X121Y104       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.912    xcl_design_i/static_region/regslice_xdma/inst/r_pipe/m_payload_i_reg[140]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_RTL_DATA.wdata_wrap_buffer_q_reg[202]/R
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.136ns (32.569%)  route 2.352ns (67.431%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 6.796 - 4.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.860ns (routing 0.807ns, distribution 2.053ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.734ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.860     3.257    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/s_aclk
    RAMB36_X17Y50        FIFO36E2                                     r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X17Y50        FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.517     3.774 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.554     4.328    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/p_73_out
    SLICE_X131Y241       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     4.500 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.278     4.778    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/v8_fifo.gbi8s_axi_srst.srst_q_reg[1]
    SLICE_X131Y237       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     4.849 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/s_axi_wready_INST_0/O
                         net (fo=4, routed)           0.510     5.359    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X134Y222       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.430 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_i_1/O
                         net (fo=3, routed)           0.075     5.505    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X134Y222       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.637 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=10, routed)          0.078     5.715    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_1903_in
    SLICE_X134Y222       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     5.847 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_3/O
                         net (fo=5, routed)           0.294     6.141    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wr_cmd_ready
    SLICE_X137Y223       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     6.182 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=512, routed)         0.563     6.745    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]
    SLICE_X137Y229       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_RTL_DATA.wdata_wrap_buffer_q_reg[202]/R
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.467     6.796    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X137Y229       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_RTL_DATA.wdata_wrap_buffer_q_reg[202]/C
                         clock pessimism              0.171     6.967    
                         clock uncertainty           -0.035     6.932    
    SLICE_X137Y229       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.849    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_RTL_DATA.wdata_wrap_buffer_q_reg[202]
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/dat_fifo_din_102_reg[63]__0/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.223ns (routing 0.416ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.470ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.223     1.341    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/user_clk
    SLICE_X125Y65        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/dat_fifo_din_102_reg[63]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y65        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.390 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/dat_fifo_din_102_reg[63]__0/Q
                         net (fo=1, routed)           0.123     1.513    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[63]
    RAMB36_X15Y13        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.508     1.673    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X15Y13        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.219     1.454    
    RAMB36_X15Y13        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[24])
                                                      0.029     1.483    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[41]
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.143ns (routing 0.416ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.470ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.143     1.261    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X117Y16        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y16        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.310 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[169]/Q
                         net (fo=1, routed)           0.131     1.441    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[41]
    RAMB36_X14Y2         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[41]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.428     1.593    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/clk
    RAMB36_X14Y2         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.212     1.381    
    RAMB36_X14Y2         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[41])
                                                      0.029     1.410    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[0]
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.142ns (routing 0.416ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.470ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.142     1.260    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X117Y17        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y17        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.309 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[192]/Q
                         net (fo=1, routed)           0.129     1.438    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[0]
    RAMB36_X14Y3         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.424     1.589    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/clk
    RAMB36_X14Y3         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.212     1.377    
    RAMB36_X14Y3         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[0])
                                                      0.029     1.406    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/WriteDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dat_fifo_din_102_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.214ns (routing 0.416ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.470ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.214     1.332    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/user_clk
    SLICE_X125Y91        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dat_fifo_din_102_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.381 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dat_fifo_din_102_reg[15]__0/Q
                         net (fo=1, routed)           0.121     1.502    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X15Y18        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.495     1.660    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X15Y18        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.219     1.441    
    RAMB36_X15Y18        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                      0.029     1.470    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.101ns (37.407%)  route 0.169ns (62.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.271ns (routing 0.416ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.470ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.271     1.389    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_axi_aclk
    SLICE_X133Y182       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y182       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.437 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[74]/Q
                         net (fo=1, routed)           0.037     1.474    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg_n_0_[74]
    SLICE_X133Y182       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     1.527 r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i[74]_i_1/O
                         net (fo=1, routed)           0.132     1.659    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer[74]
    SLICE_X133Y178       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.515     1.680    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_axi_aclk
    SLICE_X133Y178       FDRE                                         r  xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[74]/C
                         clock pessimism             -0.110     1.570    
    SLICE_X133Y178       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.626    xcl_design_i/static_region/pcie_width_converter/dwidth_converter_pcie/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[5]
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.119ns (routing 0.416ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.470ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.119     1.237    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X117Y30        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y30        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.285 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[197]/Q
                         net (fo=1, routed)           0.137     1.422    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[5]
    RAMB36_X14Y6         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.408     1.573    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/clk
    RAMB36_X14Y6         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.213     1.360    
    RAMB36_X14Y6         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[5])
                                                      0.029     1.389    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[40]
                            (rising edge-triggered cell FIFO36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.470ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X117Y27        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y27        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.293 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[168]/Q
                         net (fo=1, routed)           0.132     1.425    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[40]
    RAMB36_X14Y5         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[40]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.410     1.575    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/clk
    RAMB36_X14Y5         FIFO36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.212     1.363    
    RAMB36_X14Y5         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[40])
                                                      0.029     1.392    xcl_design_i/static_region/dma_pcie/inst/dma_top/axi4mm_axi_mm_mastertop_soft_dma_inst/ReadDataFifo/fifo_gen_64B_eccparity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dat_fifo_din_102_reg[165]__0/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.048ns (29.268%)  route 0.116ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.161ns (routing 0.416ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.470ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.161     1.279    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/user_clk
    SLICE_X117Y97        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dat_fifo_din_102_reg[165]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y97        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.327 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dat_fifo_din_102_reg[165]__0/Q
                         net (fo=1, routed)           0.116     1.443    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[37]
    RAMB36_X14Y20        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.430     1.595    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X14Y20        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.214     1.381    
    RAMB36_X14Y20        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[1])
                                                      0.029     1.410    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DSC_FIFO/Head_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dsc_radr_nn1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.247ns (routing 0.416ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.470ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.247     1.365    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DSC_FIFO/user_clk
    SLICE_X130Y80        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DSC_FIFO/Head_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y80        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.413 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DSC_FIFO/Head_reg[93]/Q
                         net (fo=1, routed)           0.130     1.543    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dsc_dout_nn0[93]
    SLICE_X131Y79        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dsc_radr_nn1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.483     1.648    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/user_clk
    SLICE_X131Y79        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dsc_radr_nn1_reg[58]/C
                         clock pessimism             -0.193     1.455    
    SLICE_X131Y79        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.510    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/dsc_radr_nn1_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/rcp_dat_nn1_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/DSC_FIFO/ramw[1].bram/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.655%)  route 0.122ns (71.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.173ns (routing 0.416ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.470ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.173     1.291    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/user_clk
    SLICE_X117Y68        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/rcp_dat_nn1_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y68        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.340 r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/rcp_dat_nn1_reg[112]/Q
                         net (fo=1, routed)           0.122     1.462    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/DSC_FIFO/ramw[1].bram/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[48]
    RAMB36_X14Y13        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/DSC_FIFO/ramw[1].bram/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.448     1.613    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/DSC_FIFO/ramw[1].bram/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X14Y13        RAMB36E2                                     r  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/DSC_FIFO/ramw[1].bram/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.213     1.400    
    RAMB36_X14Y13        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[11])
                                                      0.029     1.429    xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/DSC/DSC_FIFO/ramw[1].bram/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dma_pcie_axi_aclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X16Y19  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[0].RDWR_INST/rrq_wadr_nn1_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X16Y19  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[0].RDWR_INST/rrq_wadr_nn1_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X15Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X15Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X16Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[1].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X16Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[1].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y20  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         4.000       2.039      RAMB36_X14Y20  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         4.000       2.039      RAMB36_X16Y20  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[3].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y16  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[1].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X16Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[1].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X16Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[1].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X16Y20  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[3].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X17Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/rrq_wadr_nn1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X17Y18  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[1].RDWR_INST/rrq_wadr_nn1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y15  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[1].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y15  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X16Y19  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[0].RDWR_INST/rrq_wadr_nn1_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y13  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[0].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y16  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[3].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y16  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[3].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y14  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y14  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y17  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[3].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X15Y17  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[1].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[3].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y8   xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/WR/gen_rdwr_eng[1].RDWR_INST/rrq_wadr_nn1_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         2.000       1.020      RAMB36_X14Y19  xcl_design_i/static_region/dma_pcie/inst/dma_top/vul_dma/RD/gen_rdwr_eng[0].RDWR_INST/DAT_FIFO/blk_mem_64B_eccparity[2].u_buffermem/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.272       0.102      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.253       0.121      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.392       0.217      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.372       0.237      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRATE[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.118ns (4.490%)  route 2.510ns (95.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 6.716 - 4.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.754ns (routing 0.818ns, distribution 1.936ns)
  Clock Net Delay (Destination): 2.387ns (routing 0.743ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.754     3.151    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X141Y54        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y54        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.269 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/Q
                         net (fo=20, routed)          2.510     5.779    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txrate_in[10]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRATE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.387     6.716    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.143     6.859    
                         clock uncertainty           -0.035     6.824    
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXRATE[1])
                                                     -0.925     5.899    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          5.899    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXRATE[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.118ns (4.252%)  route 2.657ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 6.717 - 4.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.754ns (routing 0.818ns, distribution 1.936ns)
  Clock Net Delay (Destination): 2.388ns (routing 0.743ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.754     3.151    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X141Y54        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y54        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.269 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/Q
                         net (fo=20, routed)          2.657     5.926    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxrate_in[10]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXRATE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.388     6.717    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[3]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                         clock pessimism              0.143     6.860    
                         clock uncertainty           -0.035     6.825    
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_RXUSRCLK2_RXRATE[1])
                                                     -0.714     6.111    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRATE[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.114ns (5.315%)  route 2.031ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 6.716 - 4.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.754ns (routing 0.818ns, distribution 1.936ns)
  Clock Net Delay (Destination): 2.387ns (routing 0.743ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.754     3.151    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X141Y55        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y55        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.265 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[0]/Q
                         net (fo=20, routed)          2.031     5.296    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txrate_in[9]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXRATE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.387     6.716    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.143     6.859    
                         clock uncertainty           -0.035     6.824    
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXRATE[0])
                                                     -1.035     5.789    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXRATE[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.118ns (5.584%)  route 1.995ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.704 - 4.000 ) 
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.754ns (routing 0.818ns, distribution 1.936ns)
  Clock Net Delay (Destination): 2.375ns (routing 0.743ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.754     3.151    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/CLK
    SLICE_X141Y54        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y54        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.269 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_rate_q_reg[1]/Q
                         net (fo=20, routed)          1.995     5.264    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txrate_in[7]
    GTHE3_CHANNEL_X1Y6   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXRATE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.375     6.704    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y6   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.143     6.847    
                         clock uncertainty           -0.035     6.812    
    GTHE3_CHANNEL_X1Y6   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXRATE[1])
                                                     -0.925     5.887    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.186ns (5.886%)  route 2.974ns (94.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 6.805 - 4.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 0.818ns, distribution 1.858ns)
  Clock Net Delay (Destination): 2.476ns (routing 0.743ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.676     3.073    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]_0
    SLICE_X120Y41        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y41        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.190 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=417, routed)         1.226     4.416    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/out[0]
    SLICE_X128Y33        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.485 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0/O
                         net (fo=33, routed)          1.748     6.233    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0_n_0
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.476     6.805    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/rrst_n_r_reg[7]
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]/C
                         clock pessimism              0.143     6.948    
                         clock uncertainty           -0.035     6.913    
    SLICE_X140Y67        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     6.863    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.186ns (5.886%)  route 2.974ns (94.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 6.805 - 4.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 0.818ns, distribution 1.858ns)
  Clock Net Delay (Destination): 2.476ns (routing 0.743ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.676     3.073    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]_0
    SLICE_X120Y41        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y41        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.190 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=417, routed)         1.226     4.416    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/out[0]
    SLICE_X128Y33        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.485 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0/O
                         net (fo=33, routed)          1.748     6.233    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0_n_0
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.476     6.805    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/rrst_n_r_reg[7]
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]/C
                         clock pessimism              0.143     6.948    
                         clock uncertainty           -0.035     6.913    
    SLICE_X140Y67        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     6.863    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[0]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.186ns (5.886%)  route 2.974ns (94.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 6.805 - 4.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 0.818ns, distribution 1.858ns)
  Clock Net Delay (Destination): 2.476ns (routing 0.743ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.676     3.073    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]_0
    SLICE_X120Y41        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y41        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.190 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=417, routed)         1.226     4.416    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/out[0]
    SLICE_X128Y33        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.485 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0/O
                         net (fo=33, routed)          1.748     6.233    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0_n_0
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.476     6.805    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/rrst_n_r_reg[7]
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]/C
                         clock pessimism              0.143     6.948    
                         clock uncertainty           -0.035     6.913    
    SLICE_X140Y67        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     6.863    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.186ns (5.886%)  route 2.974ns (94.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 6.805 - 4.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 0.818ns, distribution 1.858ns)
  Clock Net Delay (Destination): 2.476ns (routing 0.743ns, distribution 1.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.676     3.073    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]_0
    SLICE_X120Y41        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y41        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.190 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=417, routed)         1.226     4.416    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/out[0]
    SLICE_X128Y33        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     4.485 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0/O
                         net (fo=33, routed)          1.748     6.233    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[4]_i_1__0_n_0
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.476     6.805    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/rrst_n_r_reg[7]
    SLICE_X140Y67        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/C
                         clock pessimism              0.143     6.948    
                         clock uncertainty           -0.035     6.913    
    SLICE_X140Y67        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     6.863    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR_reg[1]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.117ns (3.755%)  route 2.999ns (96.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 6.691 - 4.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 0.818ns, distribution 1.858ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.743ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.676     3.073    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]_0
    SLICE_X120Y41        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y41        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.190 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=417, routed)         2.999     6.189    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/SR[0]
    SLICE_X121Y24        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_done_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.362     6.691    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/rrst_n_r_reg[7]
    SLICE_X121Y24        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_done_reg/C
                         clock pessimism              0.252     6.943    
                         clock uncertainty           -0.035     6.908    
    SLICE_X121Y24        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.825    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/adapt_done_reg
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/done_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.117ns (3.755%)  route 2.999ns (96.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 6.691 - 4.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 0.818ns, distribution 1.858ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.743ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.676     3.073    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]_0
    SLICE_X120Y41        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y41        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.190 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=417, routed)         2.999     6.189    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/SR[0]
    SLICE_X121Y24        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/done_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.362     6.691    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/rrst_n_r_reg[7]
    SLICE_X121Y24        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/done_reg/C
                         clock pessimism              0.252     6.943    
                         clock uncertainty           -0.035     6.908    
    SLICE_X121Y24        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     6.825    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/done_reg
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  0.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.216ns (routing 0.422ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.478ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.216     1.334    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X138Y34        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y34        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.382 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/Q
                         net (fo=1, routed)           0.174     1.556    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[277]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.370     1.535    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.344    
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     1.524    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.217ns (routing 0.422ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.478ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.217     1.335    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X141Y18        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y18        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.384 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/Q
                         net (fo=1, routed)           0.172     1.556    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[148]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.371     1.536    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.345    
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.523    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_datavalid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.248ns (routing 0.422ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.478ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.248     1.366    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y107       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_datavalid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y107       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.414 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_datavalid_q_reg/Q
                         net (fo=1, routed)           0.172     1.586    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl0_in[50]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.412     1.577    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.193     1.384    
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL0[2])
                                                      0.167     1.551    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.215ns (routing 0.422ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.478ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.215     1.333    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X138Y20        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y20        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.381 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.146     1.527    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[137]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.371     1.536    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.345    
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                      0.147     1.492    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_startblock_q_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.222ns (routing 0.422ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.478ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.222     1.340    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X141Y49        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_startblock_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y49        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.388 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_startblock_q_reg/Q
                         net (fo=1, routed)           0.174     1.562    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl0_in[51]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXCTRL0[3]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.391     1.556    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.365    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL0[3])
                                                      0.161     1.526    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.227ns (routing 0.422ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.478ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.227     1.345    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X138Y3         FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y3         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.393 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/Q
                         net (fo=1, routed)           0.168     1.561    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[19]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.382     1.547    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.356    
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[19])
                                                      0.169     1.525    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.217ns (routing 0.422ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.478ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.217     1.335    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X138Y18        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y18        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.383 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[30]/Q
                         net (fo=1, routed)           0.185     1.568    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[158]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.371     1.536    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.345    
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[30])
                                                      0.187     1.532    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.215ns (routing 0.422ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.478ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.215     1.333    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X138Y20        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y20        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.381 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[13]/Q
                         net (fo=1, routed)           0.164     1.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[141]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.371     1.536    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.345    
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     1.509    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.170ns (routing 0.422ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.478ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.170     1.288    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/rrst_n_r_reg[7]
    SLICE_X121Y53        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y53        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.337 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]/Q
                         net (fo=1, routed)           0.115     1.452    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/TXEQ_NEW_COEFF_reg[16][13]
    SLICE_X120Y52        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.386     1.551    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X120Y52        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]/C
                         clock pessimism             -0.192     1.359    
    SLICE_X120Y52        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.415    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[29]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.215ns (routing 0.422ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.478ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.215     1.333    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X141Y34        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y34        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.382 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[29]/Q
                         net (fo=1, routed)           0.167     1.549    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[285]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[29]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.370     1.535    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.191     1.344    
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[29])
                                                      0.168     1.512    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         4.000       0.000      PCIE_3_1_X0Y0       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y4  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.261       0.113      PCIE_3_1_X0Y0       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.249       0.125      PCIE_3_1_X0Y0       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.380       0.229      PCIE_3_1_X0Y0       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.366       0.243      PCIE_3_1_X0Y0       xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X1Y3  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X1Y5  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X1Y0  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X1Y1  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X1Y3  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X1Y7  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.210ns  (logic 0.115ns (5.204%)  route 2.095ns (94.796%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.524ns (routing 0.758ns, distribution 1.766ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y153                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X104Y153       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.095     2.210    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X104Y149       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y149       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.159ns  (logic 0.116ns (5.373%)  route 2.043ns (94.627%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.536ns (routing 0.758ns, distribution 1.778ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79                                      0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X97Y79         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.043     2.159    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X98Y94         FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y94         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.723ns  (logic 0.114ns (6.616%)  route 1.609ns (93.384%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.535ns (routing 0.758ns, distribution 1.777ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79                                      0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X97Y79         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.609     1.723    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y94         FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y94         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.558ns  (logic 0.116ns (7.445%)  route 1.442ns (92.555%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.758ns, distribution 1.774ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y103                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X97Y103        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.442     1.558    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X96Y104        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y104        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.518ns  (logic 0.114ns (7.510%)  route 1.404ns (92.490%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.535ns (routing 0.758ns, distribution 1.777ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86                                      0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X98Y86         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.404     1.518    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X97Y94         FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y94         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.334ns  (logic 0.117ns (8.771%)  route 1.217ns (91.229%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.758ns, distribution 1.774ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y103                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X97Y103        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.217     1.334    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X96Y104        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y104        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.318ns  (logic 0.113ns (8.574%)  route 1.205ns (91.426%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.758ns, distribution 1.774ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y138                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X105Y138       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.205     1.318    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X107Y142       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X107Y142       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.952ns  (logic 0.113ns (11.870%)  route 0.839ns (88.130%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.539ns (routing 0.758ns, distribution 1.781ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y137                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X104Y137       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.839     0.952    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X104Y141       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y141       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.060    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.950ns  (logic 0.117ns (12.316%)  route 0.833ns (87.684%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.534ns (routing 0.758ns, distribution 1.776ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X101Y113       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.833     0.950    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y113       FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y113       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.920ns  (logic 0.114ns (12.391%)  route 0.806ns (87.609%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.678ns (routing 0.758ns, distribution 1.920ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y273                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X123Y273       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.806     0.920    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X124Y273       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X124Y273       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  4.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_xcl_design_clkwiz_system_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        9.010ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.010ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.114ns (10.878%)  route 0.934ns (89.122%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.731ns (routing 0.758ns, distribution 1.973ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X130Y122       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.934     1.048    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X131Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X131Y122       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.058    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.058    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  9.010    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.003ns  (logic 0.114ns (11.366%)  route 0.889ns (88.634%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.731ns (routing 0.758ns, distribution 1.973ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X130Y122       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.889     1.003    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X131Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X131Y122       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.980ns  (logic 0.114ns (11.633%)  route 0.866ns (88.367%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.721ns (routing 0.758ns, distribution 1.963ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X130Y122       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.866     0.980    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X130Y123       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X130Y123       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.158ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.116ns (12.875%)  route 0.785ns (87.125%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.721ns (routing 0.758ns, distribution 1.963ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X130Y122       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.785     0.901    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X130Y123       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X130Y123       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  9.158    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.814ns  (logic 0.118ns (14.496%)  route 0.696ns (85.504%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.718ns (routing 0.758ns, distribution 1.960ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X135Y114       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.696     0.814    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X135Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X135Y114       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.115ns (15.646%)  route 0.620ns (84.354%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.730ns (routing 0.758ns, distribution 1.972ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y121                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X137Y121       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.620     0.735    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X136Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X136Y122       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.324    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.685ns  (logic 0.116ns (16.934%)  route 0.569ns (83.066%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.723ns (routing 0.758ns, distribution 1.965ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X134Y114       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.569     0.685    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X133Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X133Y114       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.404ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.656ns  (logic 0.117ns (17.835%)  route 0.539ns (82.165%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.723ns (routing 0.758ns, distribution 1.965ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X134Y114       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.539     0.656    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X134Y115       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X134Y115       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  9.404    

Slack (MET) :             9.433ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.627ns  (logic 0.114ns (18.182%)  route 0.513ns (81.818%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.719ns (routing 0.758ns, distribution 1.961ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X130Y122       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.513     0.627    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X130Y123       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X130Y123       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  9.433    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.619ns  (logic 0.114ns (18.417%)  route 0.505ns (81.583%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.026ns (routing 1.026ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.723ns (routing 0.758ns, distribution 1.965ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X134Y114       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.505     0.619    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X133Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X133Y114       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.058    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.058    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  9.439    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xcl_design_clkwiz_kernel_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.756ns  (logic 0.117ns (15.476%)  route 0.639ns (84.524%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.311ns (routing 0.758ns, distribution 1.553ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X94Y68         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.639     0.756    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X95Y66         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y66         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.728ns  (logic 0.115ns (15.797%)  route 0.613ns (84.203%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.314ns (routing 0.758ns, distribution 1.556ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X93Y105        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.613     0.728    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X92Y106        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y106        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.637ns  (logic 0.113ns (17.739%)  route 0.524ns (82.261%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.309ns (routing 0.758ns, distribution 1.551ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X93Y131        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.524     0.637    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y129        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y129        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.637ns  (logic 0.117ns (18.367%)  route 0.520ns (81.633%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.310ns (routing 0.758ns, distribution 1.552ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X93Y131        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.520     0.637    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X95Y129        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y129        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     5.062    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.631ns  (logic 0.114ns (18.067%)  route 0.517ns (81.933%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.758ns, distribution 1.589ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y237                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X91Y237        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.517     0.631    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X92Y237        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y237        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.062    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.561ns  (logic 0.116ns (20.677%)  route 0.445ns (79.323%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.310ns (routing 0.758ns, distribution 1.552ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X94Y67         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.561    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y66         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X95Y66         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.315ns (routing 0.758ns, distribution 1.557ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X93Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.428     0.542    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X92Y106        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y106        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.062    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.535ns  (logic 0.117ns (21.869%)  route 0.418ns (78.131%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.298ns (routing 0.758ns, distribution 1.540ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X92Y88         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.418     0.535    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X93Y89         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y89         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.531ns  (logic 0.113ns (21.281%)  route 0.418ns (78.719%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.758ns, distribution 1.525ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X89Y94         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.418     0.531    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X89Y94         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X89Y94         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.469%)  route 0.417ns (78.531%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.352ns (routing 1.352ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.758ns, distribution 1.548ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X94Y66         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.417     0.531    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X94Y66         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y66         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  4.532    





---------------------------------------------------------------------------------------------------
From Clock:  dma_pcie_axi_aclk
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        2.709ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.350ns  (logic 0.114ns (8.444%)  route 1.236ns (91.556%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.706ns (routing 0.758ns, distribution 1.948ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y4                                      0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X131Y4         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.236     1.350    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X131Y4         FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X131Y4         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.213ns  (logic 0.115ns (9.481%)  route 1.098ns (90.519%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.683ns (routing 0.758ns, distribution 1.925ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y133                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X128Y133       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.098     1.213    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X127Y131       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X127Y131       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.071ns  (logic 0.114ns (10.644%)  route 0.957ns (89.356%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.712ns (routing 0.758ns, distribution 1.954ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y3                                      0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X131Y3         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.957     1.071    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X131Y3         FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X131Y3         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.060ns  (logic 0.114ns (10.755%)  route 0.946ns (89.245%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.565ns (routing 0.758ns, distribution 1.807ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X115Y71        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.946     1.060    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X115Y72        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X115Y72        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.844ns  (logic 0.114ns (13.507%)  route 0.730ns (86.493%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.536ns (routing 0.758ns, distribution 1.778ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X108Y79        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.730     0.844    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X107Y80        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X107Y80        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.786ns  (logic 0.114ns (14.504%)  route 0.672ns (85.496%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.682ns (routing 0.758ns, distribution 1.924ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y134                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X125Y134       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.672     0.786    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X125Y133       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X125Y133       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.756ns  (logic 0.116ns (15.344%)  route 0.640ns (84.656%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.683ns (routing 0.758ns, distribution 1.925ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y134                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X125Y134       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.640     0.756    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X125Y132       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X125Y132       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.753ns  (logic 0.114ns (15.139%)  route 0.639ns (84.861%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.758ns, distribution 1.775ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X107Y99        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.639     0.753    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X104Y100       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X104Y100       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.709ns  (logic 0.113ns (15.938%)  route 0.596ns (84.062%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.530ns (routing 0.758ns, distribution 1.772ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X104Y82        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     0.709    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X104Y85        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X104Y85        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.060    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.703ns  (logic 0.116ns (16.501%)  route 0.587ns (83.499%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.807ns (routing 0.807ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.537ns (routing 0.758ns, distribution 1.779ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X103Y100       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.587     0.703    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X103Y100       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X103Y100       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  3.356    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.334ns  (logic 0.117ns (5.013%)  route 2.217ns (94.987%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.309ns, distribution 1.492ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y150                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X104Y150       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           2.217     2.334    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X104Y151       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y151       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.918ns  (logic 0.113ns (5.892%)  route 1.805ns (94.108%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.309ns, distribution 1.492ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y150                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X104Y150       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.805     1.918    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X104Y151       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y151       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.918    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.246ns  (logic 0.114ns (9.149%)  route 1.132ns (90.851%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.309ns, distribution 1.497ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y103                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X98Y103        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.132     1.246    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y103        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y103        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.246ns  (logic 0.114ns (9.149%)  route 1.132ns (90.851%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y152                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X105Y152       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.132     1.246    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X106Y153       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y153       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.231ns  (logic 0.115ns (9.342%)  route 1.116ns (90.658%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.309ns, distribution 1.483ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y150                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X104Y150       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.116     1.231    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X103Y149       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y149       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.209ns  (logic 0.118ns (9.760%)  route 1.091ns (90.240%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.309ns, distribution 1.501ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X107Y119       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.091     1.209    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X107Y119       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X107Y119       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.173ns  (logic 0.117ns (9.974%)  route 1.056ns (90.026%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.309ns, distribution 1.497ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y103                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X98Y103        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.056     1.173    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X97Y103        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X97Y103        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.040ns  (logic 0.118ns (11.346%)  route 0.922ns (88.654%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.309ns, distribution 1.498ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y103                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X98Y103        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.922     1.040    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X98Y103        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X98Y103        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.932ns  (logic 0.114ns (12.232%)  route 0.818ns (87.768%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.309ns, distribution 1.496ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y108                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X100Y108       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.818     0.932    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X99Y108        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X99Y108        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.908ns  (logic 0.114ns (12.555%)  route 0.794ns (87.445%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.309ns, distribution 1.661ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y272                                    0.000     0.000 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X123Y272       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.794     0.908    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X124Y272       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X124Y272       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  4.151    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.898ns  (logic 0.114ns (6.006%)  route 1.784ns (93.994%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.309ns, distribution 1.495ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y218                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg/C
    SLICE_X103Y218       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg/Q
                         net (fo=2, routed)           1.784     1.898    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_strobe_lvl_sync/D[0]
    SLICE_X104Y219       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X104Y219       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_strobe_lvl_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.834ns  (logic 0.113ns (6.161%)  route 1.721ns (93.839%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.309ns, distribution 1.473ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y210                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[15]/C
    SLICE_X101Y210       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[15]/Q
                         net (fo=2, routed)           1.721     1.834    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/io_write_data_riuclk_reg[31][15]
    SLICE_X99Y209        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y209        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     3.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.796ns  (logic 0.117ns (6.514%)  route 1.679ns (93.486%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.309ns, distribution 1.559ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    SLICE_X108Y213       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=97, routed)          1.679     1.796    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/UNCONN_IN[4]
    SLICE_X107Y251       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X107Y251       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.691ns  (logic 0.117ns (6.919%)  route 1.574ns (93.081%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.309ns, distribution 1.476ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y213                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5]/C
    SLICE_X100Y213       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5]/Q
                         net (fo=2, routed)           1.574     1.691    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/io_write_data_riuclk_reg[31][5]
    SLICE_X100Y213       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X100Y213       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     3.060    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.615ns  (logic 0.114ns (7.059%)  route 1.501ns (92.941%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.309ns, distribution 1.549ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y213                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X109Y213       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=53, routed)          1.501     1.615    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/UNCONN_IN[3]
    SLICE_X108Y259       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X108Y259       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -1.615    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.597ns  (logic 0.117ns (7.326%)  route 1.480ns (92.674%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.309ns, distribution 1.567ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
    SLICE_X108Y213       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=84, routed)          1.480     1.597    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/UNCONN_IN[1]
    SLICE_X110Y263       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X110Y263       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.541ns  (logic 0.114ns (7.398%)  route 1.427ns (92.602%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y215                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
    SLICE_X108Y215       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/Q
                         net (fo=74, routed)          1.427     1.541    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/UNCONN_IN[2]
    SLICE_X108Y265       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X108Y265       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     3.060    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.490ns  (logic 0.114ns (7.651%)  route 1.376ns (92.349%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.309ns, distribution 1.473ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208                                     0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[11]/C
    SLICE_X98Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[11]/Q
                         net (fo=2, routed)           1.376     1.490    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/io_write_data_riuclk_reg[31][11]
    SLICE_X99Y209        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X99Y209        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.059    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_riuclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.480ns  (logic 0.116ns (7.838%)  route 1.364ns (92.162%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.309ns, distribution 1.479ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y217                                     0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_riuclk_reg[2]/C
    SLICE_X96Y217        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_riuclk_reg[2]/Q
                         net (fo=1, routed)           1.364     1.480    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_riuclk[2]
    SLICE_X96Y216        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X96Y216        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.451ns  (logic 0.116ns (7.994%)  route 1.335ns (92.006%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.309ns, distribution 1.484ns)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208                                     0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[6]/C
    SLICE_X98Y208        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[6]/Q
                         net (fo=2, routed)           1.335     1.451    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/io_write_data_riuclk_reg[31][6]
    SLICE_X97Y207        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X97Y207        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     3.060    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_write_data_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  1.609    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.114ns (3.646%)  route 3.013ns (96.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 8.374 - 5.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.061ns (routing 0.335ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.061     3.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y224        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.922 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/Q
                         net (fo=18, routed)          3.013     6.935    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_low[2]
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.374 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.189    
                         clock uncertainty           -0.177     8.012    
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[2])
                                                     -0.350     7.662    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.115ns (3.733%)  route 2.966ns (96.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 8.374 - 5.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.104ns (routing 0.335ns, distribution 1.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.104     3.851    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X97Y262        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y262        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.966 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs0_reg[2]/Q
                         net (fo=1, routed)           2.966     6.932    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs0_low[2]
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.374 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.189    
                         clock uncertainty           -0.177     8.012    
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS0[2])
                                                     -0.336     7.676    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.117ns (3.847%)  route 2.924ns (96.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.053ns (routing 0.335ns, distribution 1.718ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.053     3.800    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y225        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y225        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.917 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[2]/Q
                         net (fo=18, routed)          2.924     6.841    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs1_upp[2]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.394 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.209    
                         clock uncertainty           -0.177     8.032    
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS1[2])
                                                     -0.392     7.640    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdcs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.114ns (3.770%)  route 2.910ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 8.374 - 5.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.100ns (routing 0.335ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.100     3.847    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X97Y262        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdcs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y262        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.961 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdcs1_reg[0]/Q
                         net (fo=1, routed)           2.910     6.871    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs1_low[0]
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.374 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.189    
                         clock uncertainty           -0.177     8.012    
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS1[0])
                                                     -0.342     7.670    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.114ns (3.770%)  route 2.910ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 8.374 - 5.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.074ns (routing 0.335ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.074     3.821    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X96Y262        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y262        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.935 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdcs0_reg[0]/Q
                         net (fo=1, routed)           2.910     6.845    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs0_low[0]
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.374 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.189    
                         clock uncertainty           -0.177     8.012    
    BITSLICE_CONTROL_X2Y16
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS0[0])
                                                     -0.360     7.652    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.113ns (3.765%)  route 2.888ns (96.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 8.374 - 5.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.065ns (routing 0.335ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.065     3.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y223        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y223        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.925 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[3]/Q
                         net (fo=19, routed)          2.888     6.813    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_low[3]
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.374 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.189    
                         clock uncertainty           -0.177     8.012    
    BITSLICE_CONTROL_X2Y18
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[3])
                                                     -0.369     7.643    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdcs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.114ns (3.832%)  route 2.861ns (96.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 8.374 - 5.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.095ns (routing 0.335ns, distribution 1.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.095     3.842    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X97Y265        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdcs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     3.956 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdcs0_reg[0]/Q
                         net (fo=1, routed)           2.861     6.817    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs0_low[0]
    BITSLICE_CONTROL_X2Y20
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.374 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.189    
                         clock uncertainty           -0.177     8.012    
    BITSLICE_CONTROL_X2Y20
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS0[0])
                                                     -0.360     7.652    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.115ns (3.856%)  route 2.867ns (96.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.091ns (routing 0.335ns, distribution 1.756ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.091     3.838    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X99Y252        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y252        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.953 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs0_reg[0]/Q
                         net (fo=1, routed)           2.867     6.820    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs0_upp[0]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.394 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.209    
                         clock uncertainty           -0.177     8.032    
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS0[0])
                                                     -0.360     7.672    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdcs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.115ns (3.890%)  route 2.841ns (96.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.106ns (routing 0.335ns, distribution 1.771ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.106     3.853    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X98Y262        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdcs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y262        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.968 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdcs0_reg[0]/Q
                         net (fo=1, routed)           2.841     6.809    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs0_upp[0]
    BITSLICE_CONTROL_X2Y21
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.394 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.209    
                         clock uncertainty           -0.177     8.032    
    BITSLICE_CONTROL_X2Y21
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS0[0])
                                                     -0.360     7.672    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[0]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.115ns (3.905%)  route 2.830ns (96.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.115ns (routing 0.335ns, distribution 1.780ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.115     3.862    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X98Y251        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y251        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.977 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdcs1_reg[1]/Q
                         net (fo=1, routed)           2.830     6.807    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs1_upp[1]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.688     8.646    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.516 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.712    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.394 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.209    
                         clock uncertainty           -0.177     8.032    
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS1[1])
                                                     -0.359     7.673    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.103ns (26.546%)  route 0.285ns (73.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.785ns (routing 0.309ns, distribution 1.476ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.785     3.743    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y147        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y147        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     3.846 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.285     4.131    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X2Y127
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.513 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.525    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y127
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.645    
                         clock uncertainty            0.177     3.822    
    BITSLICE_RX_TX_X2Y127
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.076     3.898    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.898    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.107ns (27.157%)  route 0.287ns (72.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.785ns (routing 0.309ns, distribution 1.476ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.785     3.743    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y147        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y147        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     3.850 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.287     4.137    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X2Y127
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.513 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.525    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y127
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.645    
                         clock uncertainty            0.177     3.822    
    BITSLICE_RX_TX_X2Y127
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.082     3.904    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.796ns (routing 0.309ns, distribution 1.487ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.796     3.754    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y162        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.858 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.285     4.143    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X2Y140
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.513 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.525    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y140
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.645    
                         clock uncertainty            0.177     3.822    
    BITSLICE_RX_TX_X2Y140
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.082     3.904    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.143    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.107ns (27.296%)  route 0.285ns (72.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    3.757ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.799ns (routing 0.309ns, distribution 1.490ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.799     3.757    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y132        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     3.864 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.285     4.149    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X2Y114
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.513 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.525    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y114
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.645    
                         clock uncertainty            0.177     3.822    
    BITSLICE_RX_TX_X2Y114
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.083     3.905    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.106ns (27.179%)  route 0.284ns (72.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.800ns (routing 0.309ns, distribution 1.491ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.800     3.758    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y176        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     3.864 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.284     4.148    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X2Y152
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.515 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.527    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X2Y152
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.647    
                         clock uncertainty            0.177     3.824    
    BITSLICE_RX_TX_X2Y152
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.071     3.895    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.895    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.107ns (26.290%)  route 0.300ns (73.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.793ns (routing 0.309ns, distribution 1.484ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.793     3.751    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X97Y144        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y144        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107     3.858 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.300     4.158    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X2Y125
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.519 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y125
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.651    
                         clock uncertainty            0.177     3.828    
    BITSLICE_RX_TX_X2Y125
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.076     3.904    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.107ns (27.436%)  route 0.283ns (72.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.797ns (routing 0.309ns, distribution 1.488ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.797     3.755    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y132        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y132        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.862 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.283     4.145    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X2Y115
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.524 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.536    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y115
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.656    
                         clock uncertainty            0.177     3.833    
    BITSLICE_RX_TX_X2Y115
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.054     3.887    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.505ns
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.800ns (routing 0.309ns, distribution 1.491ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.800     3.758    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y168        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y168        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.862 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.285     4.147    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X2Y145
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     3.493 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.505    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y145
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.625    
                         clock uncertainty            0.177     3.802    
    BITSLICE_RX_TX_X2Y145
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.074     3.876    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.147    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.106ns (26.044%)  route 0.301ns (73.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.817ns (routing 0.309ns, distribution 1.508ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.817     3.775    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X97Y174        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.106     3.881 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.301     4.182    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X2Y151
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.519 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y151
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.651    
                         clock uncertainty            0.177     3.828    
    BITSLICE_RX_TX_X2Y151
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.076     3.904    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.104ns (23.744%)  route 0.334ns (76.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.786ns (routing 0.309ns, distribution 1.477ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.786     3.744    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y160        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     3.848 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.334     4.182    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X2Y138
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.864     3.611    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.481 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[0].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.716    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y21
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.519 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y138
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.120     3.651    
                         clock uncertainty            0.177     3.828    
    BITSLICE_RX_TX_X2Y138
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.075     3.903    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.903    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.117ns (4.996%)  route 2.225ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.034ns (routing 0.335ns, distribution 1.699ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.034     3.781    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/div_clk
    SLICE_X96Y218        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.898 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           2.225     6.123    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X2Y25
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.392 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.112     8.280    
                         clock uncertainty           -0.177     8.104    
    BITSLICE_CONTROL_X2Y25
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     7.684    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.117ns (5.850%)  route 1.883ns (94.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 8.372 - 5.000 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.082ns (routing 0.335ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.082     3.829    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X96Y252        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y252        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.946 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.883     5.829    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.372 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.187    
                         clock uncertainty           -0.177     8.010    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[3])
                                                     -0.512     7.498    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.117ns (5.340%)  route 2.074ns (94.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 8.372 - 5.000 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.034ns (routing 0.335ns, distribution 1.699ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.034     3.781    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/div_clk
    SLICE_X96Y218        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.898 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           2.074     5.972    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X2Y24
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.372 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.112     8.260    
                         clock uncertainty           -0.177     8.084    
    BITSLICE_CONTROL_X2Y24
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     7.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.117ns (5.833%)  route 1.889ns (94.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 8.372 - 5.000 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.034ns (routing 0.335ns, distribution 1.699ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.034     3.781    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/div_clk
    SLICE_X96Y218        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.898 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[3]/Q
                         net (fo=6, routed)           1.889     5.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.372 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.112     8.260    
                         clock uncertainty           -0.177     8.084    
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     7.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.118ns (7.041%)  route 1.558ns (92.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.094ns (routing 0.335ns, distribution 1.759ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.094     3.841    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X104Y256       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y256       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     3.959 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.558     5.517    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.392 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.207    
                         clock uncertainty           -0.177     8.030    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDEN[0])
                                                     -0.579     7.451    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.115ns (6.220%)  route 1.734ns (93.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 8.372 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.107ns (routing 0.335ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.107     3.854    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X98Y261        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y261        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.969 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs1_reg[2]/Q
                         net (fo=1, routed)           1.734     5.703    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs1_low[2]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.372 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.187    
                         clock uncertainty           -0.177     8.010    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS1[2])
                                                     -0.367     7.643    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.113ns (6.257%)  route 1.693ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 8.372 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.099ns (routing 0.335ns, distribution 1.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.099     3.846    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/c0_sys_clk_n
    SLICE_X97Y265        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.959 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdcs1_reg[1]/Q
                         net (fo=1, routed)           1.693     5.652    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs1_low[1]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS1[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.372 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.187    
                         clock uncertainty           -0.177     8.010    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS1[1])
                                                     -0.359     7.651    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.117ns (6.171%)  route 1.779ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.065ns (routing 0.335ns, distribution 1.730ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.065     3.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y223        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.929 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/Q
                         net (fo=18, routed)          1.779     5.708    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_upp[1]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.392 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.112     8.280    
                         clock uncertainty           -0.177     8.104    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[1])
                                                     -0.370     7.734    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.114ns (6.430%)  route 1.659ns (93.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.034ns (routing 0.335ns, distribution 1.699ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.034     3.781    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/div_clk
    SLICE_X96Y218        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.895 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.659     5.554    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.392 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.112     8.280    
                         clock uncertainty           -0.177     8.104    
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     7.672    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[1]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.116ns (6.868%)  route 1.573ns (93.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.106ns (routing 0.335ns, distribution 1.771ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.106     3.853    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/c0_sys_clk_n
    SLICE_X98Y258        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y258        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.969 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdcs0_reg[2]/Q
                         net (fo=1, routed)           1.573     5.542    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rdcs0_upp[2]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDCS0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.686     8.644    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.514 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.710    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.392 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.207    
                         clock uncertainty           -0.177     8.030    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_RDCS0[2])
                                                     -0.336     7.694    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.104ns (26.667%)  route 0.286ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    3.733ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.775ns (routing 0.309ns, distribution 1.466ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.775     3.733    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y207        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     3.837 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][3]/Q
                         net (fo=1, routed)           0.286     4.123    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X2Y180
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.529 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.541    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y180
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.654    
                         clock uncertainty            0.177     3.831    
    BITSLICE_RX_TX_X2Y180
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.054     3.885    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][107]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.104ns (23.318%)  route 0.342ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.792ns (routing 0.309ns, distribution 1.483ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.792     3.750    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y191        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y191        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.854 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][107]/Q
                         net (fo=1, routed)           0.342     4.196    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X2Y163
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.519 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X2Y163
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.644    
                         clock uncertainty            0.177     3.821    
    BITSLICE_RX_TX_X2Y163
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.096     3.917    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.103ns (26.478%)  route 0.286ns (73.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.786ns (routing 0.309ns, distribution 1.477ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.786     3.744    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y197        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.847 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][10]/Q
                         net (fo=2, routed)           0.286     4.133    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_BA[2]
    BITSLICE_RX_TX_X2Y170
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.773     3.494 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.506    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X2Y170
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.619    
                         clock uncertainty            0.177     3.796    
    BITSLICE_RX_TX_X2Y170
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.056     3.852    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.133    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.785ns (routing 0.309ns, distribution 1.476ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.785     3.743    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y215        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y215        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.847 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][27]/Q
                         net (fo=1, routed)           0.285     4.132    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    BITSLICE_RX_TX_X2Y186
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     3.462 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.474    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y186
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.587    
                         clock uncertainty            0.177     3.764    
    BITSLICE_RX_TX_X2Y186
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.086     3.850    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.104ns (23.690%)  route 0.335ns (76.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.797ns (routing 0.309ns, distribution 1.488ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.797     3.755    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y219        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y219        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.859 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][12]/Q
                         net (fo=1, routed)           0.335     4.194    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X2Y190
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.524 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.536    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y190
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.649    
                         clock uncertainty            0.177     3.826    
    BITSLICE_RX_TX_X2Y190
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.076     3.902    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_RAS_n_dly_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.107ns (24.099%)  route 0.337ns (75.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.792ns (routing 0.309ns, distribution 1.483ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.792     3.750    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y191        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_RAS_n_dly_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y191        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     3.857 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_RAS_n_dly_reg[2][4]/Q
                         net (fo=1, routed)           0.337     4.194    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_RAS_n[4]
    BITSLICE_RX_TX_X2Y164
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y25
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.524 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.536    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y164
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.649    
                         clock uncertainty            0.177     3.826    
    BITSLICE_RX_TX_X2Y164
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.076     3.902    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.104ns (23.214%)  route 0.344ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.790ns (routing 0.309ns, distribution 1.481ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.790     3.748    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y218        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     3.852 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][13]/Q
                         net (fo=1, routed)           0.344     4.196    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[5]
    BITSLICE_RX_TX_X2Y190
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.524 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.536    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y190
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.649    
                         clock uncertainty            0.177     3.826    
    BITSLICE_RX_TX_X2Y190
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.076     3.902    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][42]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.104ns (23.636%)  route 0.336ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.786ns (routing 0.309ns, distribution 1.477ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.786     3.744    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y216        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y216        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.848 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[2][42]/Q
                         net (fo=1, routed)           0.336     4.184    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X2Y194
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT6[26])
                                                      0.804     3.525 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.537    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X2Y194
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.650    
                         clock uncertainty            0.177     3.827    
    BITSLICE_RX_TX_X2Y194
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.062     3.889    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.107ns (27.157%)  route 0.287ns (72.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.788ns (routing 0.309ns, distribution 1.479ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.788     3.746    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y216        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y216        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     3.853 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][20]/Q
                         net (fo=2, routed)           0.287     4.140    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_BA[3]
    BITSLICE_RX_TX_X2Y187
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     3.479 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.491    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y187
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.604    
                         clock uncertainty            0.177     3.781    
    BITSLICE_RX_TX_X2Y187
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.064     3.845    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.107ns (27.157%)  route 0.287ns (72.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    -0.113ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.788ns (routing 0.309ns, distribution 1.479ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.788     3.746    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/c0_sys_clk_n
    SLICE_X96Y216        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y216        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     3.853 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[2][20]/Q
                         net (fo=2, routed)           0.287     4.140    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_BA[4]
    BITSLICE_RX_TX_X2Y187
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.869     3.616    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.486 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[1].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.721    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.758     3.479 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.491    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y187
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.113     3.604    
                         clock uncertainty            0.177     3.781    
    BITSLICE_RX_TX_X2Y187
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.063     3.844    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.844    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.117ns (3.756%)  route 2.998ns (96.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 8.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.065ns (routing 0.335ns, distribution 1.730ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.065     3.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y223        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.929 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/Q
                         net (fo=18, routed)          2.998     6.927    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_upp[1]
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.434 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.249    
                         clock uncertainty           -0.177     8.072    
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[1])
                                                     -0.370     7.702    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.117ns (3.780%)  route 2.978ns (96.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 8.414 - 5.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.065ns (routing 0.335ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.065     3.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y223        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.929 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/Q
                         net (fo=18, routed)          2.978     6.907    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_low[1]
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.414 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.229    
                         clock uncertainty           -0.177     8.052    
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[1])
                                                     -0.370     7.682    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.114ns (3.691%)  route 2.975ns (96.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 8.414 - 5.000 ) 
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.049ns (routing 0.335ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.049     3.796    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y225        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y225        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.910 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[3]/Q
                         net (fo=19, routed)          2.975     6.885    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs1_low[3]
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.414 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.229    
                         clock uncertainty           -0.177     8.052    
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS1[3])
                                                     -0.377     7.675    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.117ns (3.775%)  route 2.982ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 8.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.065ns (routing 0.335ns, distribution 1.730ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.065     3.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y223        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.929 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/Q
                         net (fo=18, routed)          2.982     6.911    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_upp[1]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.434 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.249    
                         clock uncertainty           -0.177     8.072    
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[1])
                                                     -0.370     7.702    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.114ns (3.769%)  route 2.911ns (96.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 8.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.061ns (routing 0.335ns, distribution 1.726ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.061     3.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y224        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.922 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/Q
                         net (fo=18, routed)          2.911     6.833    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_upp[2]
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.434 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.249    
                         clock uncertainty           -0.177     8.072    
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[2])
                                                     -0.350     7.722    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.114ns (3.810%)  route 2.878ns (96.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 8.414 - 5.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.037ns (routing 0.335ns, distribution 1.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.037     3.784    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y227        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y227        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.898 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[0]/Q
                         net (fo=18, routed)          2.878     6.776    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs1_low[0]
    BITSLICE_CONTROL_X2Y36
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.414 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.229    
                         clock uncertainty           -0.177     8.052    
    BITSLICE_CONTROL_X2Y36
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS1[0])
                                                     -0.368     7.684    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.114ns (3.888%)  route 2.818ns (96.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 8.414 - 5.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.061ns (routing 0.335ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.061     3.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y224        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.922 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/Q
                         net (fo=18, routed)          2.818     6.740    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_low[2]
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.414 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.229    
                         clock uncertainty           -0.177     8.052    
    BITSLICE_CONTROL_X2Y38
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[2])
                                                     -0.350     7.702    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.114ns (3.863%)  route 2.837ns (96.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 8.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.061ns (routing 0.335ns, distribution 1.726ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.061     3.808    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y224        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.922 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[2]/Q
                         net (fo=18, routed)          2.837     6.759    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_upp[2]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.434 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.249    
                         clock uncertainty           -0.177     8.072    
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[2])
                                                     -0.350     7.722    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.117ns (4.040%)  route 2.779ns (95.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 8.414 - 5.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.065ns (routing 0.335ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.065     3.812    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y223        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.929 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs0_reg[1]/Q
                         net (fo=18, routed)          2.779     6.708    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs0_low[1]
    BITSLICE_CONTROL_X2Y36
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS0[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y36
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     8.414 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.229    
                         clock uncertainty           -0.177     8.052    
    BITSLICE_CONTROL_X2Y36
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS0[1])
                                                     -0.370     7.682    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk[2]_DIV rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.115ns (3.946%)  route 2.799ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 8.434 - 5.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.053ns (routing 0.335ns, distribution 1.718ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.053     3.800    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/c0_sys_clk_n
    SLICE_X97Y225        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y225        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.915 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/cs1_reg[1]/Q
                         net (fo=18, routed)          2.799     6.714    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_wrcs1_upp[1]
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL                             r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_WRCS1[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.728     8.686    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     7.556 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     7.752    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     8.434 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.185     8.249    
                         clock uncertainty           -0.177     8.072    
    BITSLICE_CONTROL_X2Y37
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_PHY_WRCS1[1])
                                                     -0.367     7.705    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  0.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.825ns (routing 0.309ns, distribution 1.516ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.825     3.783    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y267        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y267        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.887 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.285     4.172    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X2Y231
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y35
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.563 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.575    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y231
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.685    
                         clock uncertainty            0.177     3.862    
    BITSLICE_RX_TX_X2Y231
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.076     3.938    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.106ns (25.980%)  route 0.302ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.852ns (routing 0.309ns, distribution 1.543ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.852     3.810    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X97Y296        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y296        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     3.916 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.302     4.218    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X2Y256
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.799     3.565 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.577    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X2Y256
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.687    
                         clock uncertainty            0.177     3.864    
    BITSLICE_RX_TX_X2Y256
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.070     3.934    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.934    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.104ns (23.636%)  route 0.336ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.841ns (routing 0.309ns, distribution 1.532ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.841     3.799    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y294        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y294        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.903 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.336     4.239    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X2Y255
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.569 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.581    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y255
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.691    
                         clock uncertainty            0.177     3.868    
    BITSLICE_RX_TX_X2Y255
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.076     3.944    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.944    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.106ns (23.982%)  route 0.336ns (76.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.825ns (routing 0.309ns, distribution 1.516ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.825     3.783    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y267        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y267        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     3.889 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.336     4.225    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X2Y232
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y35
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.574 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.586    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y232
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.696    
                         clock uncertainty            0.177     3.873    
    BITSLICE_RX_TX_X2Y232
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.057     3.930    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.106ns (24.036%)  route 0.335ns (75.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.841ns (routing 0.309ns, distribution 1.532ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.841     3.799    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y294        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y294        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     3.905 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.335     4.240    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X2Y255
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     3.569 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.581    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X2Y255
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.691    
                         clock uncertainty            0.177     3.868    
    BITSLICE_RX_TX_X2Y255
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.076     3.944    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.944    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.103ns (22.991%)  route 0.345ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.834ns (routing 0.309ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.834     3.792    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y295        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y295        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.895 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.345     4.240    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X2Y258
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.574 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.586    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y258
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.696    
                         clock uncertainty            0.177     3.873    
    BITSLICE_RX_TX_X2Y258
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.059     3.932    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.104ns (19.623%)  route 0.426ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.792ns (routing 0.309ns, distribution 1.483ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.792     3.750    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y237        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y237        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104     3.854 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.426     4.280    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X2Y211
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.542 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.554    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X2Y211
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.185     3.739    
                         clock uncertainty            0.177     3.916    
    BITSLICE_RX_TX_X2Y211
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.054     3.970    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.970    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.103ns (19.325%)  route 0.430ns (80.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.792ns (routing 0.309ns, distribution 1.483ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.792     3.750    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y237        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y237        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.853 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           0.430     4.283    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X2Y212
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y32
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     3.507 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.519    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y212
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.185     3.704    
                         clock uncertainty            0.177     3.881    
    BITSLICE_RX_TX_X2Y212
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.086     3.967    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.107ns (23.620%)  route 0.346ns (76.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.860ns (routing 0.309ns, distribution 1.551ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.860     3.818    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X97Y297        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y297        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107     3.925 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.346     4.271    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X2Y257
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     3.563 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.575    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X2Y257
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.685    
                         clock uncertainty            0.177     3.862    
    BITSLICE_RX_TX_X2Y257
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.076     3.938    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.107ns (22.479%)  route 0.369ns (77.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.834ns (routing 0.309ns, distribution 1.525ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution -0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     0.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.834     3.792    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/c0_sys_clk_n
    SLICE_X96Y295        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y295        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     3.899 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.369     4.268    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X2Y258
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    D23                                               0.000     0.000 f  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
                         net (fo=29624, routed)       1.914     3.661    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/div_clk
    PLLE3_ADV_X2Y9       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.130     2.531 f  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/u_ddr3_phy_pll/mmcm_pll_loop[2].PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.766    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X2Y39
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.808     3.574 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y4 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.586    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X2Y258
                         RXTX_BITSLICE                                r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.110     3.696    
                         clock uncertainty            0.177     3.873    
    BITSLICE_RX_TX_X2Y258
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.057     3.930    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_mig_ddr3_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.930    
                         arrival time                           4.268    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.214ns  (logic 0.114ns (5.149%)  route 2.100ns (94.851%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.309ns, distribution 1.323ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y205                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/C
    SLICE_X101Y205       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[1]/Q
                         net (fo=1, routed)           2.100     2.214    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][1]
    SLICE_X101Y206       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X101Y206       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.198ns  (logic 0.117ns (5.323%)  route 2.081ns (94.677%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y198                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
    SLICE_X103Y198       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/Q
                         net (fo=1, routed)           2.081     2.198    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][26]
    SLICE_X103Y197       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y197       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.198    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.134ns  (logic 0.114ns (5.342%)  route 2.020ns (94.658%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.309ns, distribution 1.326ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y205                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/C
    SLICE_X103Y205       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/Q
                         net (fo=1, routed)           2.020     2.134    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][3]
    SLICE_X103Y205       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y205       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.071ns  (logic 0.114ns (5.505%)  route 1.957ns (94.495%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.309ns, distribution 1.340ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y201                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
    SLICE_X104Y201       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/Q
                         net (fo=1, routed)           1.957     2.071    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][14]
    SLICE_X106Y201       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y201       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.989ns  (logic 0.117ns (5.882%)  route 1.872ns (94.118%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.309ns, distribution 1.327ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y201                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/C
    SLICE_X102Y201       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[24]/Q
                         net (fo=1, routed)           1.872     1.989    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][24]
    SLICE_X103Y204       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y204       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[24].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.941ns  (logic 0.118ns (6.079%)  route 1.823ns (93.921%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y198                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X103Y198       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           1.823     1.941    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][31]
    SLICE_X103Y197       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y197       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.058    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -1.941    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.874ns  (logic 0.114ns (6.083%)  route 1.760ns (93.917%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.309ns, distribution 1.325ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y201                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/C
    SLICE_X101Y201       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[6]/Q
                         net (fo=1, routed)           1.760     1.874    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][6]
    SLICE_X96Y201        FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y201        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.865ns  (logic 0.118ns (6.327%)  route 1.747ns (93.673%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y198                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/C
    SLICE_X104Y198       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[21]/Q
                         net (fo=1, routed)           1.747     1.865    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][21]
    SLICE_X103Y197       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y197       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.821ns  (logic 0.114ns (6.260%)  route 1.707ns (93.740%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.309ns, distribution 1.324ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y210                                     0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
    SLICE_X99Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/Q
                         net (fo=1, routed)           1.707     1.821    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][12]
    SLICE_X100Y208       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y208       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.386ns  (logic 0.117ns (8.442%)  route 1.269ns (91.558%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.335ns (routing 0.335ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y203                                    0.000     0.000 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    SLICE_X102Y203       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                         net (fo=1, routed)           1.269     1.386    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][18]
    SLICE_X102Y203       FDRE                                         r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y203       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/ddrmem/inst/u_ddr3_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  3.673    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.229ns (13.168%)  route 1.510ns (86.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 33.642 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.750ns, distribution 1.444ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.009     5.983    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.194    63.642    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.642    
                         clock uncertainty           -0.035    63.607    
    SLICE_X125Y289       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    63.557    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         63.557    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 57.574    

Slack (MET) :             57.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.229ns (13.199%)  route 1.506ns (86.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 33.642 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.750ns, distribution 1.444ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.005     5.979    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.194    63.642    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.642    
                         clock uncertainty           -0.035    63.607    
    SLICE_X125Y289       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    63.560    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.560    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 57.581    

Slack (MET) :             57.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.229ns (13.199%)  route 1.506ns (86.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 33.642 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.194ns (routing 0.750ns, distribution 1.444ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.005     5.979    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.194    63.642    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    63.642    
                         clock uncertainty           -0.035    63.607    
    SLICE_X125Y289       FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    63.560    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         63.560    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 57.581    

Slack (MET) :             57.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.229ns (14.899%)  route 1.308ns (85.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.807     5.781    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048    63.566    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         63.566    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                 57.785    

Slack (MET) :             57.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.229ns (14.899%)  route 1.308ns (85.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.807     5.781    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048    63.566    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         63.566    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                 57.785    

Slack (MET) :             57.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.229ns (14.899%)  route 1.308ns (85.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.807     5.781    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    63.566    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         63.566    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                 57.785    

Slack (MET) :             57.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.229ns (14.928%)  route 1.305ns (85.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.804     5.778    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    63.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         63.567    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 57.789    

Slack (MET) :             57.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.229ns (14.928%)  route 1.305ns (85.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.804     5.778    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    63.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         63.567    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 57.789    

Slack (MET) :             57.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.229ns (14.928%)  route 1.305ns (85.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.804     5.778    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    63.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         63.567    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 57.789    

Slack (MET) :             57.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.229ns (14.928%)  route 1.305ns (85.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.649ns = ( 33.649 - 30.000 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.470ns (routing 1.230ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.750ns, distribution 1.451ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.691     1.691    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.774 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           2.470     4.244    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.358 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.501     4.859    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     4.974 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.804     5.778    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    61.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    61.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.201    63.649    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    63.649    
                         clock uncertainty           -0.035    63.614    
    SLICE_X125Y286       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    63.567    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         63.567    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                 57.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_FFF2_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_GFF_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_GFF2_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.049ns (7.324%)  route 0.620ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.408ns, distribution 0.845ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.620     2.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.253     2.391    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X128Y287       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     2.391    
    SLICE_X128Y287       FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     2.396    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.094ns (12.401%)  route 0.664ns (87.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.408ns, distribution 0.836ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.262     2.215    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.045     2.260 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.402     2.662    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.244     2.382    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     2.382    
    SLICE_X125Y286       FDCE (Hold_AFF_SLICEL_C_CE)
                                                      0.000     2.382    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.094ns (12.401%)  route 0.664ns (87.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.095ns (routing 0.588ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.408ns, distribution 0.836ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.782     0.782    dbg_hub/inst/UPDATE
    BUFGCE_X2Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.809 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
    X5Y4 (CLOCK_ROOT)    net (fo=1, routed)           1.095     1.904    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X127Y287       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y287       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.953 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=10, routed)          0.262     2.215    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X127Y287       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.045     2.260 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.402     2.662    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.244     2.382    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     2.382    
    SLICE_X125Y286       FDCE (Hold_BFF_SLICEL_C_CE)
                                                      0.000     2.382    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_out2_xcl_design_clkwiz_system_0

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.106ns  (logic 0.116ns (10.488%)  route 0.990ns (89.512%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.942ns, distribution 1.122ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X132Y122       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.990     1.106    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X132Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X132Y122       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.975ns  (logic 0.114ns (11.692%)  route 0.861ns (88.308%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.942ns, distribution 1.122ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X132Y122       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.861     0.975    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X132Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X132Y122       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.888ns  (logic 0.114ns (12.838%)  route 0.774ns (87.162%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.942ns, distribution 1.134ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y120                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X134Y120       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.774     0.888    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X135Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X135Y122       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.491%)  route 0.731ns (86.509%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.942ns, distribution 1.089ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X133Y114       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.731     0.845    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X135Y113       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X135Y113       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.841ns  (logic 0.114ns (13.555%)  route 0.727ns (86.445%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.942ns, distribution 1.097ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y115                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X133Y115       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.727     0.841    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X134Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X134Y114       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.058    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.814ns  (logic 0.116ns (14.251%)  route 0.698ns (85.749%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.942ns, distribution 1.097ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X133Y114       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.698     0.814    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X134Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X134Y114       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.813ns  (logic 0.117ns (14.391%)  route 0.696ns (85.609%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.942ns, distribution 1.128ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y120                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X134Y120       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.696     0.813    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X133Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X133Y122       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.811ns  (logic 0.117ns (14.427%)  route 0.694ns (85.573%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.942ns, distribution 1.122ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y122                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X132Y122       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.694     0.811    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X132Y122       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X132Y122       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.058    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.708ns  (logic 0.116ns (16.384%)  route 0.592ns (83.616%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.942ns, distribution 1.097ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y115                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X134Y115       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.592     0.708    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X134Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X134Y114       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_xcl_design_clkwiz_system_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.695ns  (logic 0.117ns (16.835%)  route 0.578ns (83.165%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.942ns, distribution 1.099ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y114                                    0.000     0.000 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X135Y114       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.578     0.695    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X135Y114       FDCE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X135Y114       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.060    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  4.365    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_out1_xcl_design_clkwiz_kernel_0

Setup :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.777ns  (logic 0.113ns (14.543%)  route 0.664ns (85.457%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.811ns (routing 1.240ns, distribution 1.571ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y170                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X93Y170        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.664     0.777    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y172        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y172        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.699ns  (logic 0.117ns (16.738%)  route 0.582ns (83.262%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.788ns (routing 1.240ns, distribution 1.548ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y80                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X94Y80         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     0.699    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X94Y80         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y80         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.683ns  (logic 0.117ns (17.130%)  route 0.566ns (82.870%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.240ns, distribution 1.563ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y98                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X91Y98         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.566     0.683    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X91Y97         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y97         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     5.062    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.589ns  (logic 0.115ns (19.525%)  route 0.474ns (80.475%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.240ns, distribution 1.555ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y80                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X94Y80         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.474     0.589    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X94Y79         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X94Y79         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.590ns  (logic 0.114ns (19.322%)  route 0.476ns (80.678%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.240ns, distribution 1.561ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X94Y82         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.476     0.590    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X93Y79         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y79         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.586ns  (logic 0.114ns (19.454%)  route 0.472ns (80.546%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.794ns (routing 1.240ns, distribution 1.554ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X91Y106        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.472     0.586    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X89Y106        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X89Y106        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.581ns  (logic 0.116ns (19.966%)  route 0.465ns (80.034%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.240ns, distribution 1.550ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X92Y97         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.465     0.581    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X91Y96         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y96         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.573ns  (logic 0.114ns (19.895%)  route 0.459ns (80.105%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.789ns (routing 1.240ns, distribution 1.549ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X87Y94         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.459     0.573    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X87Y94         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X87Y94         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.544ns  (logic 0.114ns (20.956%)  route 0.430ns (79.044%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.240ns, distribution 1.538ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95                                      0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X89Y95         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.430     0.544    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X89Y94         FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X89Y94         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_xcl_design_clkwiz_kernel_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.537ns  (logic 0.117ns (21.788%)  route 0.420ns (78.212%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.240ns, distribution 1.566ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y106                                     0.000     0.000 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X92Y106        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.420     0.537    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X91Y103        FDCE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X91Y103        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  4.523    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  dma_pcie_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.929ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.130ns  (logic 0.114ns (10.088%)  route 1.016ns (89.911%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.734ns, distribution 1.610ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X112Y122       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.016     1.130    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X113Y120       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y120       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.822ns  (logic 0.118ns (14.355%)  route 0.704ns (85.645%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.734ns, distribution 1.610ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X112Y122       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.704     0.822    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X113Y120       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y120       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.750ns  (logic 0.114ns (15.200%)  route 0.636ns (84.800%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.734ns, distribution 1.610ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X112Y122       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.636     0.750    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X113Y120       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y120       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058     4.058    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.588ns  (logic 0.117ns (19.898%)  route 0.471ns (80.102%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.734ns, distribution 1.610ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X112Y122       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.588    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X113Y120       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y120       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.276ns  (logic 0.117ns (9.169%)  route 1.159ns (90.831%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.464ns (routing 0.734ns, distribution 1.730ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y132                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X130Y132       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.159     1.276    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X129Y133       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y133       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.170ns  (logic 0.115ns (9.829%)  route 1.055ns (90.171%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.464ns (routing 0.734ns, distribution 1.730ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y132                                    0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X130Y132       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.055     1.170    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X129Y133       FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y133       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.135ns  (logic 0.118ns (10.396%)  route 1.017ns (89.604%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.734ns, distribution 1.593ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X104Y84        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.017     1.135    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X104Y84        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y84        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.908ns  (logic 0.117ns (12.885%)  route 0.791ns (87.115%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.734ns, distribution 1.721ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y10                                     0.000     0.000 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X135Y10        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.791     0.908    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X137Y10        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X137Y10        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.899ns  (logic 0.115ns (12.792%)  route 0.784ns (87.208%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.333ns (routing 0.734ns, distribution 1.599ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98                                     0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X104Y98        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.784     0.899    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X105Y97        FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X105Y97        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_pcie_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.862ns  (logic 0.114ns (13.225%)  route 0.748ns (86.775%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.823ns (routing 0.823ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.326ns (routing 0.734ns, distribution 1.592ns)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X105Y99        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.748     0.862    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X105Y98        FDCE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X105Y98        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.060    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  4.198    





---------------------------------------------------------------------------------------------------
From Clock:  dma_pcie_axi_aclk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.185ns (5.247%)  route 3.341ns (94.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 6.799 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.470ns (routing 0.743ns, distribution 1.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.904     6.518    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X135Y109       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.470     6.799    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X135Y109       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                         clock pessimism              0.000     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X135Y109       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.681    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.685    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.685    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.685    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.685    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.687    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     6.687    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[26]/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     6.687    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_startblock_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.185ns (5.265%)  route 3.329ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.804 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.743ns, distribution 1.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.892     6.506    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_startblock_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.475     6.804    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y110       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_startblock_q_reg/C
                         clock pessimism              0.000     6.804    
                         clock uncertainty           -0.035     6.769    
    SLICE_X141Y110       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     6.687    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_tx_startblock_q_reg
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.185ns (5.277%)  route 3.321ns (94.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 6.800 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.471ns (routing 0.743ns, distribution 1.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.437     3.545    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[1]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.614 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         2.884     6.498    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/SR[0]
    SLICE_X141Y107       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        2.471     6.800    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/CLK
    SLICE_X141Y107       FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[22]/C
                         clock pessimism              0.000     6.800    
                         clock uncertainty           -0.035     6.765    
    SLICE_X141Y107       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.682    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_lane_0_inst/pipe_stages_1.pipe_rx_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                          6.682    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/rxcdrhold_req_reg/C
                            (rising edge-triggered cell FDRE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.049ns (12.500%)  route 0.343ns (87.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.416ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.478ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.226     1.344    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/idle_reg
    SLICE_X137Y17        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/rxcdrhold_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y17        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.393 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/rxcdrhold_req_reg/Q
                         net (fo=1, routed)           0.343     1.736    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/D[0]
    SLICE_X138Y19        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.439     1.604    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/pipe_clk
    SLICE_X138Y19        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C
                         clock pessimism              0.000     1.604    
    SLICE_X138Y19        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.660    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.064ns (15.686%)  route 0.344ns (84.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.478ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.172     1.653    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X118Y37        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.335     1.500    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X118Y37        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     1.500    
    SLICE_X118Y37        FDRE (Hold_AFF_SLICEM_C_R)
                                                      0.005     1.505    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.064ns (15.686%)  route 0.344ns (84.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.478ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.172     1.653    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X118Y37        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.335     1.500    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X118Y37        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqdone_q_reg/C
                         clock pessimism              0.000     1.500    
    SLICE_X118Y37        FDRE (Hold_AFF2_SLICEM_C_R)
                                                      0.005     1.505    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqdone_q_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.064ns (11.830%)  route 0.477ns (88.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.478ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.305     1.786    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X122Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.362     1.527    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X122Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]/C
                         clock pessimism              0.000     1.527    
    SLICE_X122Y33        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.532    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.064ns (11.830%)  route 0.477ns (88.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.478ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.305     1.786    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X122Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.362     1.527    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X122Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]/C
                         clock pessimism              0.000     1.527    
    SLICE_X122Y33        FDRE (Hold_EFF2_SLICEL_C_R)
                                                      0.005     1.532    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.064ns (11.830%)  route 0.477ns (88.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.478ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.305     1.786    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X122Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.362     1.527    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X122Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]/C
                         clock pessimism              0.000     1.527    
    SLICE_X122Y33        FDRE (Hold_FFF_SLICEL_C_R)
                                                      0.005     1.532    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.064ns (12.237%)  route 0.459ns (87.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.478ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.287     1.768    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/SR[0]
    SLICE_X117Y34        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.327     1.492    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X117Y34        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg/C
                         clock pessimism              0.000     1.492    
    SLICE_X117Y34        FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     1.497    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlplffssel_q_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.064ns (11.189%)  route 0.508ns (88.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.478ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.336     1.817    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X119Y35        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.369     1.534    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X119Y35        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg/C
                         clock pessimism              0.000     1.534    
    SLICE_X119Y35        FDRE (Hold_AFF_SLICEM_C_R)
                                                      0.005     1.539    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.064ns (11.658%)  route 0.485ns (88.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.478ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.313     1.794    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X116Y36        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.330     1.495    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X116Y36        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]/C
                         clock pessimism              0.000     1.495    
    SLICE_X116Y36        FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     1.500    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.064ns (10.884%)  route 0.524ns (89.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.127ns (routing 0.416ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.478ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.127     1.245    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=7, routed)           0.172     1.466    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/Q[0]
    SLICE_X120Y37        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     1.481 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/pipe_stages_1.pipe_tx_elec_idle_q_i_1/O
                         net (fo=969, routed)         0.352     1.833    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/SR[0]
    SLICE_X114Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2183, routed)        1.351     1.516    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/CLK
    SLICE_X114Y33        FDRE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]/C
                         clock pessimism              0.000     1.516    
    SLICE_X114Y33        FDRE (Hold_AFF_SLICEL_C_R)
                                                      0.005     1.521    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.117ns (2.701%)  route 4.214ns (97.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 7.567 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.567ns (routing 0.758ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        4.214     7.329    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X105Y290       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.567     7.567    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y290       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.065     7.632    
                         clock uncertainty           -0.067     7.565    
    SLICE_X105Y290       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     7.483    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.117ns (2.701%)  route 4.214ns (97.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 7.567 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.567ns (routing 0.758ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        4.214     7.329    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X105Y290       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.567     7.567    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y290       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.065     7.632    
                         clock uncertainty           -0.067     7.565    
    SLICE_X105Y290       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.483    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.117ns (2.762%)  route 4.119ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 7.585 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.585ns (routing 0.758ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        4.119     7.234    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X110Y288       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.585     7.585    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X110Y288       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.065     7.650    
                         clock uncertainty           -0.067     7.583    
    SLICE_X110Y288       FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082     7.501    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.117ns (2.762%)  route 4.119ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 7.585 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.585ns (routing 0.758ns, distribution 1.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        4.119     7.234    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X110Y288       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.585     7.585    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X110Y288       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.065     7.650    
                         clock uncertainty           -0.067     7.583    
    SLICE_X110Y288       FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     7.501    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.501    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.117ns (2.707%)  route 4.205ns (97.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 7.737 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.737ns (routing 0.758ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        4.205     7.320    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X130Y274       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.737     7.737    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X130Y274       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.065     7.802    
                         clock uncertainty           -0.067     7.735    
    SLICE_X130Y274       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     7.653    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.117ns (2.707%)  route 4.205ns (97.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 7.737 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.737ns (routing 0.758ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        4.205     7.320    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X130Y274       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.737     7.737    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X130Y274       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.065     7.802    
                         clock uncertainty           -0.067     7.735    
    SLICE_X130Y274       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.653    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.117ns (3.032%)  route 3.742ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.747ns (routing 0.758ns, distribution 1.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        3.742     6.857    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X132Y276       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.747     7.747    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X132Y276       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.065     7.812    
                         clock uncertainty           -0.067     7.745    
    SLICE_X132Y276       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     7.663    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.117ns (3.032%)  route 3.742ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.747ns (routing 0.758ns, distribution 1.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        3.742     6.857    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/inverted_reset
    SLICE_X132Y276       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.747     7.747    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X132Y276       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.065     7.812    
                         clock uncertainty           -0.067     7.745    
    SLICE_X132Y276       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.663    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.117ns (3.487%)  route 3.238ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 7.535 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.535ns (routing 0.758ns, distribution 1.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        3.238     6.353    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/inverted_reset
    SLICE_X102Y119       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.535     7.535    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X102Y119       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.065     7.600    
                         clock uncertainty           -0.067     7.533    
    SLICE_X102Y119       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082     7.451    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@5.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.117ns (3.487%)  route 3.238ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 7.535 - 5.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 0.823ns, distribution 2.175ns)
  Clock Net Delay (Destination): 2.535ns (routing 0.758ns, distribution 1.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.998     2.998    xcl_design_i/static_region/psreset_system/U0/slowest_sync_clk
    SLICE_X124Y125       FDRE                                         r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.115 r  xcl_design_i/static_region/psreset_system/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1083, routed)        3.238     6.353    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/inverted_reset
    SLICE_X102Y119       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     5.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       2.535     7.535    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X102Y119       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.065     7.600    
                         clock uncertainty           -0.067     7.533    
    SLICE_X102Y119       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.451    xcl_design_i/static_region/interconnect_aximm/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  1.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.435ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X112Y120       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.307 f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     1.519    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out
    SLICE_X110Y118       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.502     1.502    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X110Y118       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism             -0.042     1.460    
    SLICE_X110Y118       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     1.465    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.435ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X112Y120       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.307 f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     1.519    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out
    SLICE_X110Y118       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.502     1.502    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X110Y118       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism             -0.042     1.460    
    SLICE_X110Y118       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.465    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.435ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X112Y120       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.307 f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     1.519    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out
    SLICE_X110Y118       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.502     1.502    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X110Y118       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/C
                         clock pessimism             -0.042     1.460    
    SLICE_X110Y118       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     1.465    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.435ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X112Y120       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.307 f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     1.519    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out
    SLICE_X110Y118       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.502     1.502    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X110Y118       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism             -0.042     1.460    
    SLICE_X110Y118       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.465    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.435ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X112Y120       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.307 f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     1.519    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out
    SLICE_X110Y118       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.502     1.502    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X110Y118       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism             -0.042     1.460    
    SLICE_X110Y118       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.465    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.258ns (routing 0.393ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.435ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.258     1.258    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X112Y120       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.307 f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     1.519    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_0_out
    SLICE_X110Y118       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.502     1.502    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X110Y118       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism             -0.042     1.460    
    SLICE_X110Y118       FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.465    xcl_design_i/static_region/interconnect_aximm/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.245ns (routing 0.393ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.435ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.245     1.245    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X108Y121       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.293 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.198     1.491    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X108Y119       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.472     1.472    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y119       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.042     1.430    
    SLICE_X108Y119       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.435    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.245ns (routing 0.393ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.435ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.245     1.245    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X108Y121       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.293 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.198     1.491    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X108Y119       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.472     1.472    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y119       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.042     1.430    
    SLICE_X108Y119       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.435    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.048ns (19.048%)  route 0.204ns (80.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.245ns (routing 0.393ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.435ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.245     1.245    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X108Y121       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.293 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.204     1.497    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X108Y119       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.475     1.475    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y119       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.042     1.433    
    SLICE_X108Y119       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.438    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock S_AXI_ACLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.245ns (routing 0.393ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.435ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.245     1.245    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X108Y121       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y121       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.294 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.209     1.503    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X109Y119       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y70         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=26024, routed)       1.479     1.479    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y119       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.042     1.437    
    SLICE_X109Y119       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.442    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xcl_design_clkwiz_kernel_0
  To Clock:  clk_out1_xcl_design_clkwiz_kernel_0

Setup :            0  Failing Endpoints,  Worst Slack        3.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.233ns (20.475%)  route 0.905ns (79.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 6.814 - 5.000 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.143ns (routing 1.352ns, distribution 1.791ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.240ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.143     2.348    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X90Y76         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.465 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.491     2.956    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X91Y76         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.072 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.414     3.486    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0
    SLICE_X91Y79         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.792     6.814    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y79         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.440     7.254    
                         clock uncertainty           -0.067     7.186    
    SLICE_X91Y79         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.104    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.233ns (20.475%)  route 0.905ns (79.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 6.814 - 5.000 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.143ns (routing 1.352ns, distribution 1.791ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.240ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.143     2.348    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X90Y76         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.465 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.491     2.956    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X91Y76         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.072 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.414     3.486    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0
    SLICE_X91Y79         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.792     6.814    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y79         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.440     7.254    
                         clock uncertainty           -0.067     7.186    
    SLICE_X91Y79         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.104    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.233ns (20.475%)  route 0.905ns (79.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 6.814 - 5.000 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.143ns (routing 1.352ns, distribution 1.791ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.240ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.143     2.348    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X90Y76         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.465 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.491     2.956    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X91Y76         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.072 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.414     3.486    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0
    SLICE_X91Y79         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.792     6.814    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X91Y79         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.440     7.254    
                         clock uncertainty           -0.067     7.186    
    SLICE_X91Y79         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     7.104    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.302ns (27.989%)  route 0.777ns (72.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 6.822 - 5.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.352ns, distribution 1.794ns)
  Clock Net Delay (Destination): 2.800ns (routing 1.240ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.146     2.351    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X90Y76         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.468 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.339     2.807    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X91Y76         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.992 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1/O
                         net (fo=2, routed)           0.438     3.430    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1_n_0
    SLICE_X92Y79         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.800     6.822    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X92Y79         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.380     7.202    
                         clock uncertainty           -0.067     7.135    
    SLICE_X92Y79         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     7.053    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.302ns (27.989%)  route 0.777ns (72.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 6.822 - 5.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.146ns (routing 1.352ns, distribution 1.794ns)
  Clock Net Delay (Destination): 2.800ns (routing 1.240ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.146     2.351    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X90Y76         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.468 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.339     2.807    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X91Y76         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.992 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1/O
                         net (fo=2, routed)           0.438     3.430    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1_n_0
    SLICE_X92Y79         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.800     6.822    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X92Y79         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.380     7.202    
                         clock uncertainty           -0.067     7.135    
    SLICE_X92Y79         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     7.053    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.254ns (24.517%)  route 0.782ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 6.801 - 5.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.133ns (routing 1.352ns, distribution 1.781ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.240ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.133     2.338    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X91Y94         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y94         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.455 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.341     2.796    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X92Y94         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     2.933 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2/O
                         net (fo=2, routed)           0.441     3.374    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2_n_0
    SLICE_X92Y93         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.779     6.801    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X92Y93         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.380     7.181    
                         clock uncertainty           -0.067     7.114    
    SLICE_X92Y93         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     7.032    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.254ns (24.517%)  route 0.782ns (75.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 6.801 - 5.000 ) 
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.133ns (routing 1.352ns, distribution 1.781ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.240ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.133     2.338    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X91Y94         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y94         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.455 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.341     2.796    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X92Y94         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     2.933 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2/O
                         net (fo=2, routed)           0.441     3.374    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2_n_0
    SLICE_X92Y93         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.779     6.801    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X92Y93         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.380     7.181    
                         clock uncertainty           -0.067     7.114    
    SLICE_X92Y93         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     7.032    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.305ns (28.855%)  route 0.752ns (71.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 6.818 - 5.000 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.352ns, distribution 1.762ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.240ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.114     2.319    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X95Y64         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.436 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.180     2.616    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X94Y64         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.804 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.572     3.376    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X94Y70         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.796     6.818    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X94Y70         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.380     7.198    
                         clock uncertainty           -0.067     7.131    
    SLICE_X94Y70         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.049    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.305ns (28.855%)  route 0.752ns (71.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 6.818 - 5.000 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.352ns, distribution 1.762ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.240ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.114     2.319    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X95Y64         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.436 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.180     2.616    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X94Y64         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.804 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.572     3.376    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X94Y70         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.796     6.818    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X94Y70         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.380     7.198    
                         clock uncertainty           -0.067     7.131    
    SLICE_X94Y70         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     7.049    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -3.376    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@5.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.305ns (31.346%)  route 0.668ns (68.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 6.823 - 5.000 ) 
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.114ns (routing 1.352ns, distribution 1.762ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.240ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.399     2.399    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.714    -1.315 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -0.878    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.795 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       3.114     2.319    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X95Y64         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.436 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.180     2.616    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X94Y64         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.804 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.488     3.292    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X94Y68         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     5.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.168     7.168    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.593     3.575 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     3.947    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.022 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       2.801     6.823    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X94Y68         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.380     7.203    
                         clock uncertainty           -0.067     7.136    
    SLICE_X94Y68         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.054    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.439ns (routing 0.672ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.744ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.439     0.887    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X95Y63         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.936 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.098    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X95Y64         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.653     1.264    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X95Y64         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.339     0.925    
    SLICE_X95Y64         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     0.930    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      1.423ns (routing 0.672ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.744ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.423     0.871    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X95Y92         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.920 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.082    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X95Y91         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.632     1.243    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X95Y91         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.341     0.902    
    SLICE_X95Y91         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     0.907    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      1.418ns (routing 0.672ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.744ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.418     0.866    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X94Y134        FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y134        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.915 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.198     1.113    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y133        FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.645     1.256    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X94Y133        FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.342     0.914    
    SLICE_X94Y133        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     0.919    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      1.443ns (routing 0.672ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.744ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.443     0.891    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X93Y235        FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y235        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.940 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.213     1.153    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X93Y236        FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.680     1.291    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X93Y236        FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.345     0.946    
    SLICE_X93Y236        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     0.951    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      1.419ns (routing 0.672ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.744ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.419     0.867    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X91Y93         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.916 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.222     1.138    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y94         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.658     1.269    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X91Y94         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.340     0.929    
    SLICE_X91Y94         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     0.934    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.049ns (17.314%)  route 0.234ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.427ns (routing 0.672ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.744ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.427     0.875    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X95Y87         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.924 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.234     1.158    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X94Y87         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.641     1.252    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X94Y87         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.309     0.943    
    SLICE_X94Y87         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.948    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.049ns (17.314%)  route 0.234ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.427ns (routing 0.672ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.744ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.427     0.875    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X95Y87         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.924 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.234     1.158    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X94Y87         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.641     1.252    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X94Y87         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.309     0.943    
    SLICE_X94Y87         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.948    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.079ns (29.151%)  route 0.192ns (70.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      1.432ns (routing 0.672ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.744ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.432     0.880    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X94Y104        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.928 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.066     0.994    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X94Y103        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     1.025 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.126     1.151    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X94Y103        FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.653     1.264    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X94Y103        FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.340     0.924    
    SLICE_X94Y103        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.929    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.079ns (29.151%)  route 0.192ns (70.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      1.432ns (routing 0.672ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.744ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.432     0.880    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X94Y104        FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.928 r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.066     0.994    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X94Y103        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     1.025 f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.126     1.151    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X94Y103        FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.653     1.264    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X94Y103        FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.340     0.924    
    SLICE_X94Y103        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.929    xcl_design_i/u_ocl_region/opencldesign_i/m_axi_interconnect_M_AXI/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xcl_design_clkwiz_kernel_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns - clk_out1_xcl_design_clkwiz_kernel_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.064ns (20.915%)  route 0.242ns (79.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.440ns (routing 0.672ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.744ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.092     1.092    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.838    -0.746 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -0.579    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.552 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.440     0.888    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X91Y76         FDRE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.937 r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.033     0.970    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X91Y76         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     0.985 f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1/O
                         net (fo=2, routed)           0.209     1.194    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1_n_0
    SLICE_X92Y79         FDPE                                         f  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xcl_design_clkwiz_kernel_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y24        BUFG_GT                      0.000     0.000 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.264     1.264    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME3_ADV_X2Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.893    -0.629 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -0.420    xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_xcl_design_clkwiz_kernel_0
    BUFGCE_X2Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.389 r  xcl_design_i/static_region/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=44747, routed)       1.661     1.272    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X92Y79         FDPE                                         r  xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.309     0.963    
    SLICE_X92Y79         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     0.968    xcl_design_i/u_ocl_region/opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_xcl_design_clkwiz_system_0
  To Clock:  clk_out2_xcl_design_clkwiz_system_0

Setup :            0  Failing Endpoints,  Worst Slack        9.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.115ns (28.325%)  route 0.291ns (71.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 12.124 - 10.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.288ns (routing 1.026ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.942ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.288     2.743    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y119       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.858 f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.291     3.149    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X138Y119       FDPE                                         f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.032    12.124    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.570    12.694    
                         clock uncertainty           -0.074    12.620    
    SLICE_X138Y119       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    12.538    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@10.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.115ns (28.325%)  route 0.291ns (71.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 12.124 - 10.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.288ns (routing 1.026ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.942ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.414    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.372     3.101    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.166    -0.065 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     0.372    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.455 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.288     2.743    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y119       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.858 f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.291     3.149    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X138Y119       FDPE                                         f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.223    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           2.139    12.645    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.000     9.645 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    10.017    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.092 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         2.032    12.124    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.570    12.694    
                         clock uncertainty           -0.074    12.620    
    SLICE_X138Y119       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    12.538    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  9.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.990ns (routing 0.478ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.532ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.990     1.028    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y119       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.077 f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.211    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X138Y119       FDPE                                         f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.158     1.462    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.406     1.056    
    SLICE_X138Y119       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.061    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_xcl_design_clkwiz_system_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns - clk_out2_xcl_design_clkwiz_system_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.990ns (routing 0.478ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.532ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.152    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.048     1.300    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.456    -0.156 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     0.011    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.038 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         0.990     1.028    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y119       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.077 f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.211    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X138Y119       FDPE                                         f  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xcl_design_clkwiz_system_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  ref_clk_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/buf_refclk_ibuf/U0/IBUF_DS_P[0]
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.257    xcl_design_i/static_region/buf_refclk_bufg/U0/BUFG_GT_I[0]
    BUFG_GT_X1Y24        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  xcl_design_i/static_region/buf_refclk_bufg/U0/USE_BUFG_GT.GEN_BUFG_GT[0].BUFG_GT_U/O
                         net (fo=3, routed)           1.222     1.609    xcl_design_i/static_region/clkwiz_system/inst/clk_in1
    MMCME3_ADV_X2Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -1.545     0.064 r  xcl_design_i/static_region/clkwiz_system/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.273    xcl_design_i/static_region/clkwiz_system/inst/clk_out2_xcl_design_clkwiz_system_0
    BUFGCE_X2Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.304 r  xcl_design_i/static_region/clkwiz_system/inst/clkout2_buf/O
    X5Y1 (CLOCK_ROOT)    net (fo=425, routed)         1.158     1.462    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X138Y119       FDPE                                         r  xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.406     1.056    
    SLICE_X138Y119       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.061    xcl_design_i/static_region/hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.563ns (21.078%)  route 2.108ns (78.922%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 33.502 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.750ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.188     6.973    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X117Y281       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.054    33.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X117Y281       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.505    34.007    
                         clock uncertainty           -0.035    33.972    
    SLICE_X117Y281       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    33.890    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.890    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 26.917    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.563ns (21.181%)  route 2.095ns (78.819%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 33.622 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.750ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.175     6.960    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.174    33.622    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.520    34.142    
                         clock uncertainty           -0.035    34.107    
    SLICE_X120Y282       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    34.025    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         34.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.563ns (21.261%)  route 2.085ns (78.739%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 33.620 - 30.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 0.818ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.750ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.742     1.742    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.825 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.477     4.302    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X125Y286       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y286       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     4.420 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.465     4.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X125Y286       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     4.957 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.167     5.124    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X125Y287       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.309 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.288     5.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.785 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.165     6.950    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X120Y282       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.373    31.373    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    31.448 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         2.172    33.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X120Y282       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.520    34.140    
                         clock uncertainty           -0.035    34.105    
    SLICE_X120Y282       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    34.023    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         34.023    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                 27.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.046ns (routing 0.369ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.408ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.046     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X121Y278       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y278       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.140     2.065    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X120Y278       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.208     2.346    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X120Y278       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.412     1.934    
    SLICE_X120Y278       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.038ns (routing 0.369ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.408ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.038     1.868    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X120Y277       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y277       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.917 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.197     2.114    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X121Y277       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.214     2.352    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X121Y277       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.412     1.940    
    SLICE_X121Y277       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.046ns (routing 0.369ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.408ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.046     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X121Y278       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y278       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     2.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X120Y281       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.214     2.352    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X120Y281       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.412     1.940    
    SLICE_X120Y281       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.046ns (routing 0.369ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.408ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.046     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X121Y278       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y278       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     2.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X120Y281       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.214     2.352    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X120Y281       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.412     1.940    
    SLICE_X120Y281       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.046ns (routing 0.369ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.408ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.046     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X121Y278       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y278       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     2.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X120Y281       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.214     2.352    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X120Y281       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.412     1.940    
    SLICE_X120Y281       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.046ns (routing 0.369ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.408ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.046     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X121Y278       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y278       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.217     2.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X120Y281       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.214     2.352    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X120Y281       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.412     1.940    
    SLICE_X120Y281       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.945    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.626%)  route 0.229ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.062ns (routing 0.369ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.408ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.062     1.892    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X125Y281       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y281       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.941 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X123Y280       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.239     2.377    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X123Y280       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.412     1.965    
    SLICE_X123Y280       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.626%)  route 0.229ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.062ns (routing 0.369ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.408ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.062     1.892    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X125Y281       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y281       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.941 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X123Y280       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.239     2.377    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X123Y280       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.412     1.965    
    SLICE_X123Y280       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.626%)  route 0.229ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.062ns (routing 0.369ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.408ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.062     1.892    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X125Y281       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y281       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.941 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X123Y280       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.239     2.377    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X123Y280       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.412     1.965    
    SLICE_X123Y280       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.049ns (17.626%)  route 0.229ns (82.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.062ns (routing 0.369ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.408ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.830 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.062     1.892    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X125Y281       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y281       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.941 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.229     2.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X123Y280       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.107     1.107    dbg_hub/inst/DRCK
    BUFGCE_X2Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.138 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
    X4Y3 (CLOCK_ROOT)    net (fo=277, routed)         1.239     2.377    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X123Y280       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.412     1.965    
    SLICE_X123Y280       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dma_pcie_axi_aclk
  To Clock:  dma_pcie_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/reg_user_reset_reg/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.098ns (51.332%)  route 1.041ns (48.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 6.725 - 4.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 0.807ns, distribution 1.878ns)
  Clock Net Delay (Destination): 2.396ns (routing 0.734ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.685     3.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     4.033 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.708     4.741    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X120Y20        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.147     4.888 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/reg_user_reset_i_1/O
                         net (fo=2, routed)           0.333     5.221    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst_n_105
    SLICE_X120Y20        FDPE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/reg_user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.396     6.725    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/user_clk
    SLICE_X120Y20        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/reg_user_reset_reg/C
                         clock pessimism              0.251     6.976    
                         clock uncertainty           -0.035     6.941    
    SLICE_X120Y20        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.859    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/reg_user_reset_reg
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.098ns (51.332%)  route 1.041ns (48.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 6.725 - 4.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 0.807ns, distribution 1.878ns)
  Clock Net Delay (Destination): 2.396ns (routing 0.734ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.685     3.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/idle_reg
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     4.033 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.708     4.741    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X120Y20        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.147     4.888 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/reg_user_reset_i_1/O
                         net (fo=2, routed)           0.333     5.221    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst_n_105
    SLICE_X120Y20        FDPE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.396     6.725    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/user_clk
    SLICE_X120Y20        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/user_reset_int_reg/C
                         clock pessimism              0.251     6.976    
                         clock uncertainty           -0.035     6.941    
    SLICE_X120Y20        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     6.859    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.306ns (22.271%)  route 1.068ns (77.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 6.662 - 4.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.807ns, distribution 1.823ns)
  Clock Net Delay (Destination): 2.333ns (routing 0.734ns, distribution 1.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.630     3.027    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y83        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.141 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.410     3.551    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X110Y83        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.743 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.658     4.401    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0
    SLICE_X111Y80        FDPE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.333     6.662    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X111Y80        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.242     6.904    
                         clock uncertainty           -0.035     6.868    
    SLICE_X111Y80        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.786    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.786    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.185ns (15.455%)  route 1.012ns (84.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 6.646 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.317ns (routing 0.734ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.271     3.379    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/Q[1]
    SLICE_X117Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.448 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=2, routed)           0.741     4.189    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_user_tph_stt_read_data_valid_o_i_2_n_0
    SLICE_X117Y21        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.317     6.646    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/idle_reg
    SLICE_X117Y21        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.238     6.884    
                         clock uncertainty           -0.035     6.849    
    SLICE_X117Y21        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.767    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.185ns (15.455%)  route 1.012ns (84.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 6.646 - 4.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.807ns, distribution 1.788ns)
  Clock Net Delay (Destination): 2.317ns (routing 0.734ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.595     2.992    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/idle_reg
    SLICE_X116Y37        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y37        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.108 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=7, routed)           0.271     3.379    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/Q[1]
    SLICE_X117Y37        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069     3.448 f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=2, routed)           0.741     4.189    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_user_tph_stt_read_data_valid_o_i_2_n_0
    SLICE_X117Y21        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.317     6.646    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/idle_reg
    SLICE_X117Y21        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.238     6.884    
                         clock uncertainty           -0.035     6.849    
    SLICE_X117Y21        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.767    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.306ns (26.289%)  route 0.858ns (73.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 6.657 - 4.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.807ns, distribution 1.823ns)
  Clock Net Delay (Destination): 2.328ns (routing 0.734ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.630     3.027    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y83        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.141 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.410     3.551    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X110Y83        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.743 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.448     4.191    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0
    SLICE_X111Y79        FDPE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.328     6.657    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X111Y79        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.242     6.899    
                         clock uncertainty           -0.035     6.863    
    SLICE_X111Y79        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.781    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.306ns (26.289%)  route 0.858ns (73.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 6.657 - 4.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.630ns (routing 0.807ns, distribution 1.823ns)
  Clock Net Delay (Destination): 2.328ns (routing 0.734ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.630     3.027    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y83        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.141 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.410     3.551    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X110Y83        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.743 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.448     4.191    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0
    SLICE_X111Y79        FDPE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.328     6.657    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X111Y79        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.242     6.899    
                         clock uncertainty           -0.035     6.863    
    SLICE_X111Y79        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     6.781    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.322ns (27.428%)  route 0.852ns (72.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 6.793 - 4.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.726ns (routing 0.807ns, distribution 1.919ns)
  Clock Net Delay (Destination): 2.464ns (routing 0.734ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.726     3.123    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X124Y137       FDPE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y137       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.237 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.430     3.667    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X125Y136       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.208     3.875 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.422     4.297    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X126Y137       FDPE                                         f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.464     6.793    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X126Y137       FDPE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.251     7.044    
                         clock uncertainty           -0.035     7.009    
    SLICE_X126Y137       FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     6.927    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.322ns (27.428%)  route 0.852ns (72.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 6.793 - 4.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.726ns (routing 0.807ns, distribution 1.919ns)
  Clock Net Delay (Destination): 2.464ns (routing 0.734ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.726     3.123    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X124Y137       FDPE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y137       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.237 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.430     3.667    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X125Y136       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.208     3.875 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.422     4.297    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X126Y137       FDPE                                         f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.464     6.793    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X126Y137       FDPE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.251     7.044    
                         clock uncertainty           -0.035     7.009    
    SLICE_X126Y137       FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.082     6.927    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_pcie_axi_aclk rise@4.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.269ns (23.473%)  route 0.877ns (76.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 6.671 - 4.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.662ns (routing 0.807ns, distribution 1.855ns)
  Clock Net Delay (Destination): 2.342ns (routing 0.734ns, distribution 1.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.662     3.059    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X114Y121       FDPE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y121       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.173 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.321     3.494    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X115Y121       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.155     3.649 f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.556     4.205    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X114Y122       FDPE                                         f  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       2.342     6.671    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X114Y122       FDPE                                         r  xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.299     6.970    
                         clock uncertainty           -0.035     6.935    
    SLICE_X114Y122       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.853    xcl_design_i/static_region/pcie_width_converter/fifo_pcie/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  2.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.172ns (routing 0.416ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.470ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.172     1.290    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X114Y69        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y69        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.339 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     1.479    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X115Y69        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.392     1.557    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X115Y69        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.183     1.374    
    SLICE_X115Y69        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.379    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.172ns (routing 0.416ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.470ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.172     1.290    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X114Y69        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y69        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.339 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     1.479    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X115Y69        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.392     1.557    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X115Y69        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.183     1.374    
    SLICE_X115Y69        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.379    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.172ns (routing 0.416ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.470ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.172     1.290    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X114Y69        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y69        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.339 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     1.479    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X115Y69        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.392     1.557    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X115Y69        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.183     1.374    
    SLICE_X115Y69        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.379    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.172ns (routing 0.416ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.470ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.172     1.290    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X114Y69        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y69        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.339 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     1.479    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X115Y69        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.392     1.557    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X115Y69        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.183     1.374    
    SLICE_X115Y69        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.379    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.470ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.233     1.351    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X137Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y11        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.400 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142     1.542    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X138Y11        FDPE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.462     1.627    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X138Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.191     1.436    
    SLICE_X138Y11        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.441    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.470ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.233     1.351    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X137Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y11        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.400 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142     1.542    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X138Y11        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.462     1.627    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X138Y11        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.191     1.436    
    SLICE_X138Y11        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.441    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.470ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.233     1.351    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X137Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y11        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.400 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142     1.542    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X138Y11        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.462     1.627    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X138Y11        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.191     1.436    
    SLICE_X138Y11        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.441    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.470ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.233     1.351    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X137Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y11        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.400 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142     1.542    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X138Y11        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.462     1.627    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X138Y11        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.191     1.436    
    SLICE_X138Y11        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.441    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.470ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.233     1.351    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X137Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y11        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.400 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142     1.542    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X138Y11        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.462     1.627    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X138Y11        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.191     1.436    
    SLICE_X138Y11        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.441    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dma_pcie_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_pcie_axi_aclk rise@0.000ns - dma_pcie_axi_aclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.233ns (routing 0.416ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.470ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.233     1.351    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X137Y11        FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y11        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.400 f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142     1.542    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X138Y11        FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dma_pcie_axi_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/xcl_design_dma_pcie_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xcl_design_dma_pcie_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=26807, routed)       1.462     1.627    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X138Y11        FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.191     1.436    
    SLICE_X138Y11        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.441    xcl_design_i/static_region/interconnect_axilite/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  flash_clk
  To Clock:  flash_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]/CLR
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.114ns (5.840%)  route 1.838ns (94.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.335ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.847     1.847    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.961 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          1.838     3.799    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X98Y119        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.642    11.642    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X98Y119        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]/C
                         clock pessimism              0.092    11.734    
                         clock uncertainty           -0.094    11.639    
    SLICE_X98Y119        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    11.557    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]/CLR
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.114ns (5.840%)  route 1.838ns (94.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.335ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.309ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.847     1.847    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.961 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          1.838     3.799    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X98Y119        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.642    11.642    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X98Y119        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]/C
                         clock pessimism              0.092    11.734    
                         clock uncertainty           -0.094    11.639    
    SLICE_X98Y119        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    11.557    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.312ns (20.870%)  route 1.183ns (79.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.309ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.865     1.865    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.979 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.222     2.201    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X97Y69         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.198     2.399 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.961     3.360    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X97Y77         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.647    11.647    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y77         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.153    11.800    
                         clock uncertainty           -0.094    11.706    
    SLICE_X97Y77         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    11.624    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.312ns (26.022%)  route 0.887ns (73.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.309ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.865     1.865    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.979 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.222     2.201    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X97Y69         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.198     2.399 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.665     3.064    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X98Y72         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.646    11.646    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y72         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.154    11.800    
                         clock uncertainty           -0.094    11.705    
    SLICE_X98Y72         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    11.623    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.312ns (26.022%)  route 0.887ns (73.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.335ns, distribution 1.530ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.309ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.865     1.865    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.979 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.222     2.201    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X97Y69         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.198     2.399 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.665     3.064    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X98Y72         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.646    11.646    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y72         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.154    11.800    
                         clock uncertainty           -0.094    11.705    
    SLICE_X98Y72         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    11.623    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]/CLR
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.114ns (10.536%)  route 0.968ns (89.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.335ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.847     1.847    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.961 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.968     2.929    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X96Y118        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.643    11.643    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X96Y118        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]/C
                         clock pessimism              0.092    11.735    
                         clock uncertainty           -0.094    11.640    
    SLICE_X96Y118        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.558    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]/CLR
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.114ns (10.536%)  route 0.968ns (89.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.335ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.309ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.847     1.847    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.961 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.968     2.929    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X96Y118        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.643    11.643    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X96Y118        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]/C
                         clock pessimism              0.092    11.735    
                         clock uncertainty           -0.094    11.640    
    SLICE_X96Y118        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    11.558    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]/CLR
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.114ns (10.920%)  route 0.930ns (89.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.335ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.309ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.847     1.847    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.961 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.930     2.891    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X97Y118        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.644    11.644    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y118        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]/C
                         clock pessimism              0.092    11.736    
                         clock uncertainty           -0.094    11.641    
    SLICE_X97Y118        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.559    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.942ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]/CLR
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.114ns (14.767%)  route 0.658ns (85.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.335ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.309ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.847     1.847    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.961 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.658     2.619    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X100Y112       FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.646    11.646    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X100Y112       FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]/C
                         clock pessimism              0.092    11.738    
                         clock uncertainty           -0.094    11.643    
    SLICE_X100Y112       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.561    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  8.942    

Slack (MET) :             9.381ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (flash_clk rise@10.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.115ns (29.040%)  route 0.281ns (70.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 11.651 - 10.000 ) 
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.335ns, distribution 1.534ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.309ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.869     1.869    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.984 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.281     2.265    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y69         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                     10.000    10.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000    10.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         1.651    11.651    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.171    11.822    
                         clock uncertainty           -0.094    11.728    
    SLICE_X97Y69         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    11.646    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  9.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.776ns (routing 0.127ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.142ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.776     0.776    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.825 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     0.955    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X97Y69         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.921     0.921    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y69         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.115     0.806    
    SLICE_X97Y69         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     0.811    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]/CLR
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.049ns (13.388%)  route 0.317ns (86.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.142ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.317     1.129    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X100Y112       FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.914     0.914    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X100Y112       FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]/C
                         clock pessimism             -0.073     0.841    
    SLICE_X100Y112       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     0.846    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]/CLR
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.049ns (9.627%)  route 0.460ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.460     1.272    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X97Y118        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.912     0.912    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X97Y118        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]/C
                         clock pessimism             -0.073     0.839    
    SLICE_X97Y118        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     0.844    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.110ns (22.822%)  route 0.372ns (77.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.771ns (routing 0.127ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.142ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.771     0.771    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y68         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.819 r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.036     0.855    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X97Y69         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.062     0.917 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.336     1.253    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X98Y72         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.919     0.919    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y72         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.105     0.814    
    SLICE_X98Y72         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.819    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.110ns (22.822%)  route 0.372ns (77.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.771ns (routing 0.127ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.142ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.771     0.771    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y68         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.819 r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.036     0.855    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X97Y69         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.062     0.917 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.336     1.253    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X98Y72         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.919     0.919    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y72         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.105     0.814    
    SLICE_X98Y72         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.819    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]/CLR
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.049ns (9.333%)  route 0.476ns (90.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.476     1.288    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X96Y118        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.912     0.912    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X96Y118        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]/C
                         clock pessimism             -0.073     0.839    
    SLICE_X96Y118        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.844    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]/CLR
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.049ns (9.333%)  route 0.476ns (90.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.476     1.288    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X96Y118        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.912     0.912    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X96Y118        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]/C
                         clock pessimism             -0.073     0.839    
    SLICE_X96Y118        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.844    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.110ns (17.405%)  route 0.522ns (82.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.771ns (routing 0.127ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.142ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.771     0.771    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y68         FDRE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.819 r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.036     0.855    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X97Y69         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.062     0.917 f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.486     1.403    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X97Y77         FDPE                                         f  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.916     0.916    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y77         FDPE                                         r  xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.106     0.810    
    SLICE_X97Y77         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     0.815    xcl_design_i/static_region/flash_programmer/inst/bitstream_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]/CLR
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.049ns (5.031%)  route 0.925ns (94.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.142ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.925     1.737    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X98Y119        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.915     0.915    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X98Y119        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]/C
                         clock pessimism             -0.073     0.842    
    SLICE_X98Y119        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     0.847    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]/CLR
                            (removal check against rising-edge clock flash_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (flash_clk rise@0.000ns - flash_clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.049ns (5.031%)  route 0.925ns (94.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.763ns (routing 0.127ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.142ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.763     0.763    xcl_design_i/static_region/psreset_flashprog/U0/slowest_sync_clk
    SLICE_X99Y101        FDRE                                         r  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.812 f  xcl_design_i/static_region/psreset_flashprog/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=53, routed)          0.925     1.737    xcl_design_i/static_region/flash_programmer/inst/programmer_i/RST
    SLICE_X98Y119        FDCE                                         f  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock flash_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X2Y50         BUFGCE                       0.000     0.000 r  xcl_design_i/static_region/clkwiz_system/inst/clkout3_buf/O
    X4Y2 (CLOCK_ROOT)    net (fo=266, routed)         0.915     0.915    xcl_design_i/static_region/flash_programmer/inst/programmer_i/CLK
    SLICE_X98Y119        FDCE                                         r  xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]/C
                         clock pessimism             -0.073     0.842    
    SLICE_X98Y119        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     0.847    xcl_design_i/static_region/flash_programmer/inst/programmer_i/FSM_sequential_CurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.890    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.117ns (4.849%)  route 2.296ns (95.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 8.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.309ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.296     6.219    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X107Y151       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.804     8.762    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X107Y151       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.104     8.658    
                         clock uncertainty           -0.056     8.602    
    SLICE_X107Y151       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     8.520    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.117ns (4.849%)  route 2.296ns (95.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 8.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.309ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.296     6.219    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X107Y151       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.804     8.762    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X107Y151       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.104     8.658    
                         clock uncertainty           -0.056     8.602    
    SLICE_X107Y151       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     8.520    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.117ns (4.928%)  route 2.257ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 8.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.257     6.180    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X104Y151       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.799     8.757    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X104Y151       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.041     8.716    
                         clock uncertainty           -0.056     8.660    
    SLICE_X104Y151       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.578    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.117ns (4.928%)  route 2.257ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 8.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.309ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.257     6.180    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X104Y151       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.799     8.757    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X104Y151       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.041     8.716    
                         clock uncertainty           -0.056     8.660    
    SLICE_X104Y151       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.578    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.117ns (5.263%)  route 2.106ns (94.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 8.770 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.309ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.106     6.029    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X104Y154       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.812     8.770    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X104Y154       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.041     8.729    
                         clock uncertainty           -0.056     8.673    
    SLICE_X104Y154       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.591    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.117ns (5.501%)  route 2.010ns (94.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 8.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.309ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.010     5.933    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X106Y154       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.796     8.754    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X106Y154       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.104     8.650    
                         clock uncertainty           -0.056     8.594    
    SLICE_X106Y154       FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.512    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.117ns (5.501%)  route 2.010ns (94.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 8.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.309ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.010     5.933    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X106Y154       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.796     8.754    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X106Y154       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.104     8.650    
                         clock uncertainty           -0.056     8.594    
    SLICE_X106Y154       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     8.512    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.117ns (5.501%)  route 2.010ns (94.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 8.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.309ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.010     5.933    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X106Y154       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.796     8.754    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X106Y154       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.104     8.650    
                         clock uncertainty           -0.056     8.594    
    SLICE_X106Y154       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     8.512    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.117ns (5.501%)  route 2.010ns (94.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 8.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.309ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.010     5.933    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X106Y154       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.796     8.754    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X106Y154       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.104     8.650    
                         clock uncertainty           -0.056     8.594    
    SLICE_X106Y154       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.082     8.512    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_clkout0 rise@5.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.117ns (5.501%)  route 2.010ns (94.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 8.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.335ns, distribution 1.724ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.309ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       2.059     3.806    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.923 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          2.010     5.933    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X106Y154       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      5.000     5.000 r  
    D23                                               0.000     5.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237     5.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.796     8.754    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X106Y154       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.104     8.650    
                         clock uncertainty           -0.056     8.594    
    SLICE_X106Y154       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.512    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.836ns (routing 0.127ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.142ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.836     1.831    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X106Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.880 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.137     2.017    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X105Y153       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.981     1.799    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X105Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.092     1.891    
    SLICE_X105Y153       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.896    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.836ns (routing 0.127ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.142ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.836     1.831    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X106Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.880 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.137     2.017    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X105Y153       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.981     1.799    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X105Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.092     1.891    
    SLICE_X105Y153       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.896    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.865     1.860    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X102Y112       FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.909 f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     2.041    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X101Y112       FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.029     1.847    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X101Y112       FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.048     1.895    
    SLICE_X101Y112       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.900    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.865     1.860    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X102Y112       FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.909 f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     2.041    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X101Y112       FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.029     1.847    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X101Y112       FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.048     1.895    
    SLICE_X101Y112       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.900    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.865     1.860    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X102Y112       FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.909 f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     2.041    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X101Y112       FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.029     1.847    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/m_aclk
    SLICE_X101Y112       FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.048     1.895    
    SLICE_X101Y112       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     1.900    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.142ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.865     1.860    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X102Y112       FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.909 f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     2.041    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X101Y112       FDCE                                         f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.029     1.847    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X101Y112       FDCE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism              0.048     1.895    
    SLICE_X101Y112       FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     1.900    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      0.842ns (routing 0.127ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.142ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.842     1.837    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X103Y153       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.886 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.137     2.023    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X104Y153       FDCE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.007     1.825    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X104Y153       FDCE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism              0.051     1.876    
    SLICE_X104Y153       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.881    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      0.866ns (routing 0.127ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.142ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.866     1.861    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X100Y109       FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.910 f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     2.040    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X100Y109       FDPE                                         f  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.023     1.841    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X100Y109       FDPE                                         r  xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.050     1.891    
    SLICE_X100Y109       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.896    xcl_design_i/static_region/interconnect_axilite/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.856ns (routing 0.127ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.142ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.856     1.851    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X107Y137       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.900 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.179     2.079    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X106Y138       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.003     1.821    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X106Y138       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism              0.092     1.913    
    SLICE_X106Y138       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.918    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      0.856ns (routing 0.127ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.142ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       0.856     1.851    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X107Y137       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.900 f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.179     2.079    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X106Y138       FDPE                                         f  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout0
    BUFGCE_X2Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_divClk/O
    X4Y3 (CLOCK_ROOT)    net (fo=29624, routed)       1.003     1.821    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X106Y138       FDPE                                         r  xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.092     1.913    
    SLICE_X106Y138       FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.918    xcl_design_i/static_region/interconnect_aximm/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       17.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.249ns (13.795%)  route 1.556ns (86.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 23.773 - 20.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.647ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.594ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.061     3.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.599     4.524    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.656 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.957     5.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X121Y276       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.815    23.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y276       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.041    23.732    
                         clock uncertainty           -0.067    23.665    
    SLICE_X121Y276       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    23.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 17.970    

Slack (MET) :             17.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.249ns (13.795%)  route 1.556ns (86.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 23.773 - 20.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.647ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.594ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.061     3.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.599     4.524    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.656 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.957     5.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X121Y276       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.815    23.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y276       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.041    23.732    
                         clock uncertainty           -0.067    23.665    
    SLICE_X121Y276       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082    23.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 17.970    

Slack (MET) :             18.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.291ns (19.863%)  route 1.174ns (80.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 23.779 - 20.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.647ns, distribution 1.410ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.594ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.057     3.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y262       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y262       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.921 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.211     4.132    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X121Y262       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     4.306 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.963     5.269    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X122Y279       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.821    23.779    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y279       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.103    23.676    
                         clock uncertainty           -0.067    23.609    
    SLICE_X122Y279       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    23.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.527    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                 18.258    

Slack (MET) :             18.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.249ns (19.347%)  route 1.038ns (80.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 23.792 - 20.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.647ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.594ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.061     3.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.599     4.524    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.656 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.439     5.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X123Y284       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.834    23.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y284       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.104    23.688    
                         clock uncertainty           -0.067    23.622    
    SLICE_X123Y284       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    23.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 18.445    

Slack (MET) :             18.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.249ns (19.347%)  route 1.038ns (80.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 23.792 - 20.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.647ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.594ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.061     3.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.599     4.524    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X124Y285       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     4.656 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.439     5.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X123Y284       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.834    23.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y284       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.104    23.688    
                         clock uncertainty           -0.067    23.622    
    SLICE_X123Y284       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082    23.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         23.540    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 18.445    

Slack (MET) :             18.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.291ns (23.544%)  route 0.945ns (76.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 23.780 - 20.000 ) 
    Source Clock Delay      (SCD):    3.804ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.647ns, distribution 1.410ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.594ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.057     3.804    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y262       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y262       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.921 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.211     4.132    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X121Y262       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     4.306 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.734     5.040    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X121Y278       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.822    23.780    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X121Y278       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.103    23.677    
                         clock uncertainty           -0.067    23.610    
    SLICE_X121Y278       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    23.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.528    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                 18.488    

Slack (MET) :             18.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.117ns (11.988%)  route 0.859ns (88.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 23.798 - 20.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.647ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.594ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.061     3.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.859     4.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X120Y284       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.840    23.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X120Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.104    23.694    
                         clock uncertainty           -0.067    23.628    
    SLICE_X120Y284       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    23.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         23.546    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 18.762    

Slack (MET) :             18.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.117ns (11.988%)  route 0.859ns (88.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 23.798 - 20.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.647ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.594ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.061     3.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.925 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.859     4.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X120Y284       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.840    23.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X120Y284       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.104    23.694    
                         clock uncertainty           -0.067    23.628    
    SLICE_X120Y284       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    23.546    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.546    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 18.762    

Slack (MET) :             18.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.114ns (12.154%)  route 0.824ns (87.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 23.791 - 20.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.042ns (routing 0.647ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.594ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.042     3.789    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y279       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y279       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.903 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.824     4.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X120Y286       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.833    23.791    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X120Y286       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.103    23.688    
                         clock uncertainty           -0.067    23.621    
    SLICE_X120Y286       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    23.539    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         23.539    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                 18.812    

Slack (MET) :             18.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_clkout5 rise@20.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.114ns (12.154%)  route 0.824ns (87.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 23.791 - 20.000 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.042ns (routing 0.647ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.594ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     0.393 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.483    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.483 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.348    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.121     1.227 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.664    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.747 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         2.042     3.789    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y279       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y279       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.903 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.824     4.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X120Y286       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     20.000    20.000 r  
    D23                                               0.000    20.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.237    20.237 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.288    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.288 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.066    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.445    21.511 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    21.883    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.958 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.833    23.791    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X120Y286       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.103    23.688    
                         clock uncertainty           -0.067    23.621    
    SLICE_X120Y286       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082    23.539    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         23.539    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                 18.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      0.871ns (routing 0.283ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.313ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.871     1.866    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y284       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y284       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.915 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.137     2.052    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X122Y284       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.037     1.855    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y284       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.096     1.951    
    SLICE_X122Y284       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.956    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.048ns (16.725%)  route 0.239ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.313ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.239     2.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X124Y289       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.046     1.864    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X124Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.096     1.960    
    SLICE_X124Y289       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.965    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.048ns (18.182%)  route 0.216ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.313ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.216     2.127    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X120Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.012     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X120Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.096     1.926    
    SLICE_X120Y288       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.048ns (18.182%)  route 0.216ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.313ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.216     2.127    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X120Y288       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.012     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X120Y288       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.096     1.926    
    SLICE_X120Y288       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.048ns (17.844%)  route 0.221ns (82.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.313ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.221     2.132    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X122Y289       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.040     1.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.066     1.924    
    SLICE_X122Y289       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.313ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.220     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X121Y289       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.038     1.856    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.066     1.922    
    SLICE_X121Y289       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.927    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.313ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.220     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X121Y289       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.038     1.856    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.066     1.922    
    SLICE_X121Y289       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.927    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.313ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.220     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X121Y289       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.038     1.856    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.066     1.922    
    SLICE_X121Y289       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.927    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.313ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.220     2.131    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X121Y289       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.038     1.856    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.066     1.922    
    SLICE_X121Y289       FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     1.927    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.048ns (17.582%)  route 0.225ns (82.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      0.868ns (routing 0.283ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.313ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.098     0.098 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.126    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.126 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.531    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.801 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     0.968    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.995 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         0.868     1.863    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y286       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y286       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.911 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=158, routed)         0.225     2.136    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X121Y289       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  c1_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X2Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.280     0.280 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.328    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.328 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.785    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/c0_mmcm_clk_in
    MMCME3_ADV_X2Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.578 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.787    xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/mmcm_clkout5
    BUFGCE_X2Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.818 r  xcl_design_i/static_region/ddrmem/inst/u_ddr3_infrastructure/u_bufg_dbg_clk/O
    X4Y4 (CLOCK_ROOT)    net (fo=355, routed)         1.040     1.858    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y289       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.066     1.924    
    SLICE_X121Y289       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.929    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xcl_design_i/static_region/dma_pcie/inst/sys_clk
  To Clock:  xcl_design_i/static_region/dma_pcie/inst/sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.117ns (9.718%)  route 1.087ns (90.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.087     3.553    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.732    12.061    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.185    12.246    
                         clock uncertainty           -0.035    12.211    
    SLICE_X142Y42        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    12.129    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.117ns (9.718%)  route 1.087ns (90.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.087     3.553    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.732    12.061    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.185    12.246    
                         clock uncertainty           -0.035    12.211    
    SLICE_X142Y42        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    12.129    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.117ns (9.718%)  route 1.087ns (90.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.645ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.087     3.553    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.732    12.061    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.185    12.246    
                         clock uncertainty           -0.035    12.211    
    SLICE_X142Y42        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    12.129    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.117ns (9.791%)  route 1.078ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.078     3.544    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    12.128    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.117ns (9.791%)  route 1.078ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.078     3.544    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    12.128    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.117ns (9.791%)  route 1.078ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.078     3.544    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    12.128    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.117ns (9.791%)  route 1.078ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.078     3.544    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    12.128    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.117ns (9.791%)  route 1.078ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.078     3.544    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y42        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y42        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X142Y42        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    12.128    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.117ns (10.400%)  route 1.008ns (89.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.645ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.008     3.474    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDPE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.731    12.060    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism              0.185    12.245    
                         clock uncertainty           -0.035    12.210    
    SLICE_X141Y39        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082    12.128    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@10.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.117ns (10.493%)  route 0.998ns (89.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.712ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.645ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.082     0.082    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.952     2.349    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.466 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.998     3.464    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.046    10.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.729    12.058    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.185    12.243    
                         clock uncertainty           -0.035    12.208    
    SLICE_X141Y39        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    12.126    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  8.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.049ns (11.061%)  route 0.394ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.411ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.394     1.424    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y40        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.021     1.186    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.145     1.041    
    SLICE_X140Y40        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.049ns (11.061%)  route 0.394ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.411ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.394     1.424    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y40        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.021     1.186    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.145     1.041    
    SLICE_X140Y40        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.049ns (11.061%)  route 0.394ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.411ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.394     1.424    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y40        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.021     1.186    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.145     1.041    
    SLICE_X140Y40        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.049ns (11.061%)  route 0.394ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.411ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.394     1.424    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y40        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.021     1.186    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.145     1.041    
    SLICE_X140Y40        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.049ns (11.061%)  route 0.394ns (88.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.411ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.394     1.424    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y40        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.021     1.186    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.145     1.041    
    SLICE_X140Y40        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.046    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.049ns (9.024%)  route 0.494ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.411ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.494     1.524    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.028     1.193    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.145     1.048    
    SLICE_X141Y39        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.053    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.049ns (9.024%)  route 0.494ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.411ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.494     1.524    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.028     1.193    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism             -0.145     1.048    
    SLICE_X141Y39        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.053    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.049ns (9.024%)  route 0.494ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.411ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.494     1.524    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDPE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.028     1.193    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.145     1.048    
    SLICE_X141Y39        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.053    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.049ns (9.024%)  route 0.494ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.411ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.494     1.524    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDPE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.028     1.193    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDPE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.145     1.048    
    SLICE_X141Y39        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.053    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock xcl_design_i/static_region/dma_pcie/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns - xcl_design_i/static_region/dma_pcie/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.049ns (9.024%)  route 0.494ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.863ns (routing 0.362ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.411ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.018     0.018    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         0.863     0.981    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X127Y40        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.030 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.494     1.524    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y39        FDCE                                         f  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock xcl_design_i/static_region/dma_pcie/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  xcl_design_i/static_region/buf_refclk_ibuf/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=3, routed)           0.035     0.035    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=228, routed)         1.028     1.193    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y39        FDCE                                         r  xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.145     1.048    
    SLICE_X141Y39        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.053    xcl_design_i/static_region/dma_pcie/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.471    





