Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun May 25 15:53:02 2025
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1591)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3724)
5. checking no_input_delay (13)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1591)
---------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: im/scan_seg_1/clkout_reg/Q (HIGH)

 There are 1495 register/latch pins with no clock driven by root clock pin: tool_clock_divider_by_2_0/clk_2_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3724)
---------------------------------------------------
 There are 3724 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3764          inf        0.000                      0                 3764           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3764 Endpoints
Min Delay          3764 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            B4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.198ns  (logic 16.540ns (23.562%)  route 53.658ns (76.438%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.917    63.926    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.050 r  im/g0_b7/O
                         net (fo=2, routed)           2.585    66.635    D4_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.563    70.198 r  B4_OBUF_inst/O
                         net (fo=0)                   0.000    70.198    B4
    B4                                                                r  B4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            A3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.903ns  (logic 16.544ns (23.667%)  route 53.360ns (76.333%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.903    63.912    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.036 r  im/g0_b5/O
                         net (fo=2, routed)           2.301    66.337    D3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.567    69.903 r  A3_OBUF_inst/O
                         net (fo=0)                   0.000    69.903    A3
    A3                                                                r  A3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.880ns  (logic 16.522ns (23.644%)  route 53.358ns (76.356%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 f  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 f  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 f  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 f  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 f  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 f  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.970    63.979    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.103 r  im/g0_b0/O
                         net (fo=2, routed)           2.232    66.335    H2_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.545    69.880 r  D5_OBUF_inst/O
                         net (fo=0)                   0.000    69.880    D5
    D5                                                                r  D5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            B2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.765ns  (logic 16.540ns (23.709%)  route 53.225ns (76.291%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.968    63.977    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.101 r  im/g0_b1/O
                         net (fo=2, routed)           2.101    66.202    D2_OBUF
    B2                   OBUF (Prop_obuf_I_O)         3.563    69.765 r  B2_OBUF_inst/O
                         net (fo=0)                   0.000    69.765    B2
    B2                                                                r  B2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            A4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.752ns  (logic 16.538ns (23.710%)  route 53.214ns (76.290%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.759    63.768    im/n_array[3]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.124    63.892 r  im/g0_b6/O
                         net (fo=2, routed)           2.299    66.191    E3_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.561    69.752 r  A4_OBUF_inst/O
                         net (fo=0)                   0.000    69.752    A4
    A4                                                                r  A4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.695ns  (logic 16.523ns (23.708%)  route 53.172ns (76.292%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.917    63.926    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.050 r  im/g0_b7/O
                         net (fo=2, routed)           2.099    66.149    D4_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    69.695 r  D4_OBUF_inst/O
                         net (fo=0)                   0.000    69.695    D4
    D4                                                                r  D4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            E3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.595ns  (logic 16.521ns (23.738%)  route 53.074ns (76.262%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.759    63.768    im/n_array[3]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.124    63.892 r  im/g0_b6/O
                         net (fo=2, routed)           2.159    66.051    E3_OBUF
    E3                   OBUF (Prop_obuf_I_O)         3.544    69.595 r  E3_OBUF_inst/O
                         net (fo=0)                   0.000    69.595    E3
    E3                                                                r  E3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.538ns  (logic 16.520ns (23.757%)  route 53.018ns (76.243%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.903    63.912    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.036 r  im/g0_b5/O
                         net (fo=2, routed)           1.959    65.995    D3_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.543    69.538 r  D3_OBUF_inst/O
                         net (fo=0)                   0.000    69.538    D3
    D3                                                                r  D3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            B1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.532ns  (logic 16.536ns (23.782%)  route 52.996ns (76.218%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 r  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 r  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 r  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 r  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 r  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 r  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.539    63.548    im/n_array[3]
    SLICE_X64Y66         LUT6 (Prop_lut6_I3_O)        0.124    63.672 r  im/g0_b4/O
                         net (fo=2, routed)           2.301    65.973    F4_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.559    69.532 r  B1_OBUF_inst/O
                         net (fo=0)                   0.000    69.532    B1
    B1                                                                r  B1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/inst_index_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            H2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.521ns  (logic 16.527ns (23.773%)  route 52.994ns (76.227%))
  Logic Levels:           51  (CARRY4=22 FDPE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  top/mem_wb_0/inst_index_out_reg[5]/C
    SLICE_X29Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  top/mem_wb_0/inst_index_out_reg[5]/Q
                         net (fo=10, routed)          1.177     1.633    top/mem_wb_0/MEM_WB_WB_inst_index[5]
    SLICE_X30Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.757 f  top/mem_wb_0/regs[548]_i_3/O
                         net (fo=118, routed)         2.427     4.184    top/mem_wb_0/regs[548]_i_3_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  top/mem_wb_0/regs[548]_i_2/O
                         net (fo=117, routed)         5.585     9.893    top/mem_wb_0/regs[548]_i_2_n_0
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.017 f  top/mem_wb_0/g0_b0_i_418/O
                         net (fo=102, routed)         4.085    14.102    top/mem_wb_0/g0_b0_i_418_n_0
    SLICE_X50Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.226 r  top/mem_wb_0/g0_b0_i_1212/O
                         net (fo=1, routed)           0.000    14.226    top/mem_wb_0/g0_b0_i_1212_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.606 r  top/mem_wb_0/g0_b0_i_636/CO[3]
                         net (fo=1, routed)           0.000    14.606    top/mem_wb_0/g0_b0_i_636_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  top/mem_wb_0/g0_b0_i_632/CO[3]
                         net (fo=1, routed)           0.000    14.723    top/mem_wb_0/g0_b0_i_632_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.962 r  top/mem_wb_0/g0_b0_i_338/O[2]
                         net (fo=267, routed)         4.835    19.797    top/mem_wb_0/im/data_to_display0[31]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.301    20.098 r  top/mem_wb_0/g0_b0_i_230/O
                         net (fo=47, routed)          4.357    24.455    top/mem_wb_0/im/p_0_in[31]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    24.579 r  top/mem_wb_0/g0_b0_i_7233/O
                         net (fo=1, routed)           0.000    24.579    top/mem_wb_0/g0_b0_i_7233_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.111 r  top/mem_wb_0/g0_b0_i_6074/CO[3]
                         net (fo=1, routed)           0.000    25.111    top/mem_wb_0/g0_b0_i_6074_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.225 f  top/mem_wb_0/g0_b0_i_6077/CO[3]
                         net (fo=36, routed)          2.897    28.121    top/mem_wb_0/g0_b0_i_6077_n_0
    SLICE_X55Y75         LUT3 (Prop_lut3_I2_O)        0.124    28.245 r  top/mem_wb_0/g0_b0_i_6097/O
                         net (fo=19, routed)          1.694    29.939    top/mem_wb_0/g0_b0_i_6097_n_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    30.063 r  top/mem_wb_0/g0_b0_i_6126/O
                         net (fo=1, routed)           0.000    30.063    top/mem_wb_0/g0_b0_i_6126_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.703 r  top/mem_wb_0/g0_b0_i_4681/O[3]
                         net (fo=2, routed)           1.708    32.411    top/mem_wb_0/g0_b0_i_4681_n_4
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.306    32.717 r  top/mem_wb_0/g0_b0_i_3135/O
                         net (fo=2, routed)           0.953    33.670    top/mem_wb_0/g0_b0_i_3135_n_0
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.124    33.794 r  top/mem_wb_0/g0_b0_i_3139/O
                         net (fo=1, routed)           0.000    33.794    top/mem_wb_0/g0_b0_i_3139_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.307 r  top/mem_wb_0/g0_b0_i_2020/CO[3]
                         net (fo=1, routed)           0.000    34.307    top/mem_wb_0/g0_b0_i_2020_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.526 r  top/mem_wb_0/g0_b0_i_2019/O[0]
                         net (fo=10, routed)          0.835    35.361    top/mem_wb_0/g0_b0_i_2019_n_7
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.295    35.656 r  top/mem_wb_0/g0_b0_i_3126/O
                         net (fo=1, routed)           0.000    35.656    top/mem_wb_0/g0_b0_i_3126_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.057 r  top/mem_wb_0/g0_b0_i_2018/CO[3]
                         net (fo=1, routed)           0.000    36.057    top/mem_wb_0/g0_b0_i_2018_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.391 r  top/mem_wb_0/g0_b0_i_1056/O[1]
                         net (fo=45, routed)          1.533    37.924    top/mem_wb_0/g0_b0_i_1056_n_6
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.303    38.227 r  top/mem_wb_0/g0_b0_i_2016/O
                         net (fo=1, routed)           0.000    38.227    top/mem_wb_0/g0_b0_i_2016_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.719 r  top/mem_wb_0/g0_b0_i_1055/CO[1]
                         net (fo=44, routed)          3.431    42.150    top/mem_wb_0/g0_b0_i_1055_n_2
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.332    42.482 r  top/mem_wb_0/g0_b0_i_6197/O
                         net (fo=28, routed)          1.631    44.113    top/mem_wb_0/im/content_62[5]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124    44.237 r  top/mem_wb_0/g0_b0_i_6174/O
                         net (fo=4, routed)           1.380    45.617    top/mem_wb_0/g0_b0_i_6174_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124    45.741 r  top/mem_wb_0/g0_b0_i_8570/O
                         net (fo=1, routed)           0.000    45.741    top/mem_wb_0/g0_b0_i_8570_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.273 r  top/mem_wb_0/g0_b0_i_8116/CO[3]
                         net (fo=1, routed)           0.000    46.273    top/mem_wb_0/g0_b0_i_8116_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.387 r  top/mem_wb_0/g0_b0_i_7331/CO[3]
                         net (fo=1, routed)           0.000    46.387    top/mem_wb_0/g0_b0_i_7331_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.501 r  top/mem_wb_0/g0_b0_i_6144/CO[3]
                         net (fo=1, routed)           0.009    46.510    top/mem_wb_0/g0_b0_i_6144_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.624 r  top/mem_wb_0/g0_b0_i_4697/CO[3]
                         net (fo=1, routed)           0.000    46.624    top/mem_wb_0/g0_b0_i_4697_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.863 r  top/mem_wb_0/g0_b0_i_6194/O[2]
                         net (fo=4, routed)           1.027    47.890    top/mem_wb_0/g0_b0_i_6194_n_5
    SLICE_X63Y79         LUT6 (Prop_lut6_I5_O)        0.302    48.192 r  top/mem_wb_0/g0_b0_i_4743/O
                         net (fo=1, routed)           0.338    48.531    top/mem_wb_0/g0_b0_i_4743_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    48.978 r  top/mem_wb_0/g0_b0_i_3161/O[3]
                         net (fo=3, routed)           0.699    49.676    top/mem_wb_0/g0_b0_i_3161_n_4
    SLICE_X64Y77         LUT3 (Prop_lut3_I1_O)        0.307    49.983 r  top/mem_wb_0/g0_b0_i_3154/O
                         net (fo=2, routed)           0.692    50.675    top/mem_wb_0/g0_b0_i_3154_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.124    50.799 r  top/mem_wb_0/g0_b0_i_2026/O
                         net (fo=2, routed)           0.726    51.526    top/mem_wb_0/g0_b0_i_2026_n_0
    SLICE_X65Y75         LUT6 (Prop_lut6_I0_O)        0.124    51.650 r  top/mem_wb_0/g0_b0_i_2030/O
                         net (fo=1, routed)           0.000    51.650    top/mem_wb_0/g0_b0_i_2030_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.051 r  top/mem_wb_0/g0_b0_i_1059/CO[3]
                         net (fo=1, routed)           0.000    52.051    top/mem_wb_0/g0_b0_i_1059_n_0
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    52.385 r  top/mem_wb_0/g0_b0_i_2022/O[1]
                         net (fo=2, routed)           1.324    53.708    top/mem_wb_0/g0_b0_i_2022_n_6
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.303    54.011 r  top/mem_wb_0/g0_b0_i_2024/O
                         net (fo=1, routed)           0.000    54.011    top/mem_wb_0/g0_b0_i_2024_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    54.238 r  top/mem_wb_0/g0_b0_i_1058/O[1]
                         net (fo=1, routed)           0.941    55.179    top/mem_wb_0/g0_b0_i_1058_n_6
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.303    55.482 r  top/mem_wb_0/g0_b0_i_564/O
                         net (fo=1, routed)           0.000    55.482    top/mem_wb_0/g0_b0_i_564_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.883 r  top/mem_wb_0/g0_b0_i_267/CO[3]
                         net (fo=1, routed)           0.000    55.883    top/mem_wb_0/g0_b0_i_267_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.105 f  top/mem_wb_0/g0_b0_i_268/O[0]
                         net (fo=6, routed)           1.712    57.817    top/mem_wb_0/g0_b0_i_268_n_7
    SLICE_X53Y61         LUT4 (Prop_lut4_I0_O)        0.327    58.144 f  top/mem_wb_0/g0_b0_i_182/O
                         net (fo=2, routed)           0.839    58.984    top/mem_wb_0/g0_b0_i_182_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I1_O)        0.332    59.316 f  top/mem_wb_0/g0_b0_i_198/O
                         net (fo=1, routed)           0.665    59.981    top/mem_wb_0/g0_b0_i_198_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    60.105 f  top/mem_wb_0/g0_b0_i_81/O
                         net (fo=1, routed)           1.065    61.170    top/mem_wb_0/g0_b0_i_81_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    61.294 f  top/mem_wb_0/g0_b0_i_22/O
                         net (fo=1, routed)           0.590    61.884    top/mem_wb_0/g0_b0_i_22_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    62.008 f  top/mem_wb_0/g0_b0_i_4/O
                         net (fo=8, routed)           1.970    63.979    im/n_array[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I3_O)        0.124    64.103 r  im/g0_b0/O
                         net (fo=2, routed)           1.868    65.971    H2_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.550    69.521 r  H2_OBUF_inst/O
                         net (fo=0)                   0.000    69.521    H2
    H2                                                                r  H2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/id_alu_0/read_data_2_out_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/read_data_2_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE                         0.000     0.000 r  top/id_alu_0/read_data_2_out_reg[23]/C
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/id_alu_0/read_data_2_out_reg[23]/Q
                         net (fo=16, routed)          0.070     0.234    top/alu_mem_0/read_data_2_out_reg[31]_2[23]
    SLICE_X38Y30         FDCE                                         r  top/alu_mem_0/read_data_2_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[0]/C
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/rd_index_out_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    top/mem_wb_0/rd_index_out_reg[4]_1[0]
    SLICE_X53Y12         FDCE                                         r  top/mem_wb_0/rd_index_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[21]/C
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[21]/Q
                         net (fo=1, routed)           0.086     0.227    top/if_id_0/IF_ID_ID_pc[21]
    SLICE_X41Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.272 r  top/if_id_0/pc_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.272    top/id_alu_0/pc_out_reg[31]_3[21]
    SLICE_X41Y16         FDCE                                         r  top/id_alu_0/pc_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[25]/C
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[25]/Q
                         net (fo=1, routed)           0.087     0.228    top/if_id_0/IF_ID_ID_pc[25]
    SLICE_X41Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  top/if_id_0/pc_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.273    top/id_alu_0/pc_out_reg[31]_3[25]
    SLICE_X41Y17         FDCE                                         r  top/id_alu_0/pc_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[7]/C
    SLICE_X47Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[7]/Q
                         net (fo=1, routed)           0.091     0.232    top/if_id_0/IF_ID_ID_pc[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.277 r  top/if_id_0/pc_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.277    top/id_alu_0/pc_out_reg[31]_3[7]
    SLICE_X46Y13         FDCE                                         r  top/id_alu_0/pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[29]/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[29]/Q
                         net (fo=1, routed)           0.097     0.238    top/if_id_0/IF_ID_ID_pc[29]
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  top/if_id_0/pc_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.283    top/id_alu_0/pc_out_reg[31]_3[29]
    SLICE_X40Y18         FDCE                                         r  top/id_alu_0/pc_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/ALU_result_out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/ALU_MEM_result_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE                         0.000     0.000 r  top/alu_mem_0/ALU_result_out_reg[31]/C
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/ALU_result_out_reg[31]/Q
                         net (fo=1, routed)           0.097     0.238    top/alu_mem_0/ALU_result_out_reg_n_0_[31]
    SLICE_X40Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.283 r  top/alu_mem_0/ALU_MEM_result_out[31]_i_1/O
                         net (fo=3, routed)           0.000     0.283    top/mem_wb_0/D[31]
    SLICE_X40Y26         FDCE                                         r  top/mem_wb_0/ALU_MEM_result_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/id_alu_0/rd_index_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/rd_index_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.148ns (51.166%)  route 0.141ns (48.834%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDCE                         0.000     0.000 r  top/id_alu_0/rd_index_out_reg[3]/C
    SLICE_X52Y12         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  top/id_alu_0/rd_index_out_reg[3]/Q
                         net (fo=1, routed)           0.141     0.289    top/alu_mem_0/rd_index_out_reg[4]_1[3]
    SLICE_X52Y12         FDCE                                         r  top/alu_mem_0/rd_index_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/id_alu_0/read_data_2_out_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/read_data_2_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.479%)  route 0.126ns (43.521%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE                         0.000     0.000 r  top/id_alu_0/read_data_2_out_reg[21]/C
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/id_alu_0/read_data_2_out_reg[21]/Q
                         net (fo=16, routed)          0.126     0.290    top/alu_mem_0/read_data_2_out_reg[31]_2[21]
    SLICE_X43Y32         FDCE                                         r  top/alu_mem_0/read_data_2_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/wb_0/regs_reg[365]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/wb_0/regs_reg[365]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.757%)  route 0.110ns (37.243%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE                         0.000     0.000 r  top/wb_0/regs_reg[365]/C
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/wb_0/regs_reg[365]/Q
                         net (fo=1, routed)           0.110     0.251    top/mem_wb_0/regs[333]
    SLICE_X53Y32         LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  top/mem_wb_0/regs[365]_i_1/O
                         net (fo=3, routed)           0.000     0.296    top/wb_0/D[333]
    SLICE_X53Y32         FDCE                                         r  top/wb_0/regs_reg[365]/D
  -------------------------------------------------------------------    -------------------





