// Seed: 2575230438
`endcelldefine
module module_0 (
    output id_0,
    output logic id_1
);
  assign id_0 = id_2[1 : 1];
endmodule
