{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_lite License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_lite License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Info" "ICPT_EVAL_MODE" "9 Jun 08, 2024 " "Info: Thank you for using the Quartus II software 30-day evaluation. You have 9 days left (until Jun 08, 2024) before compilation and simulation support is disabled." {  } {  } 0 0 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_debug License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "Warning: FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_debug License text:  6e6a77545579 TS_OK SIGN=\"1522 268B BDB1 6671 2B23 C443 3798 D110 5ACD 5571 F8CD 45C6 11E7 EB10 992E 1B47 84FE A8CB 111D 4C18 EAC6 A7AA 2F4B 1CFA 5DC7 93E3 57D7 93C6 C45A A622\" License path:  C:\\FPGA Sim\\quartus\\bin\\license.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 0 "FLEXlm software error: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 15:13:05 2024 " "Info: Processing started: Thu May 30 15:13:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asynram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file asynram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asynram-rtl " "Info: Found design unit 1: asynram-rtl" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asynram " "Info: Found entity 1: asynram" {  } { { "asynram.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/asynram.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-struct " "Info: Found design unit 1: regfile-struct" {  } { { "regfile.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/regfile.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Info: Found entity 1: cpu0" {  } { { "cpu0.bdf" "" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Info: Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder8bit-structure " "Info: Found design unit 2: adder8bit-structure" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 88 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fa-b_fa " "Info: Found design unit 3: fa-b_fa" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adder8bit " "Info: Found entity 2: adder8bit" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 fa " "Info: Found entity 3: fa" {  } { { "alu.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/alu.vhd" 115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Info: Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ar.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Info: Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_dir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Info: Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_dir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Info: Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_mux.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/bus_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Info: Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/flag_reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Info: Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/flag_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Info: Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ir.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/ir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/pc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Info: Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_mux.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Info: Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Info: Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_out.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Info: Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_out.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Info: Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_test.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Info: Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Info: Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_testa.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Info: Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/reg_testa.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Info: Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Info: Found entity 1: t1" {  } { { "t1.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Info: Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Info: Found entity 1: t2" {  } { { "t2.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Info: Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t3.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Info: Found entity 1: t3" {  } { { "t3.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/t3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Info: Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/timer.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu0 " "Info: Elaborating entity \"cpu0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst7 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst7\"" {  } { { "cpu0.bdf" "inst7" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 880 344 552 1104 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 controller.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(18): object \"temp2\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"1110\" controller.vhd(218) " "Error (10321): VHDL error at controller.vhd(218): choice \"\"1110\"\" overlaps with a previous choice" {  } { { "controller.vhd" "" { Text "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/controller.vhd" 218 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controller:inst7 " "Error: Can't elaborate user hierarchy \"controller:inst7\"" {  } { { "cpu0.bdf" "inst7" { Schematic "C:/Users/Fine/Desktop/大二下/计组/综合性实验/CPU-1/cpu1/CPU8bit/cpu0.bdf" { { 880 344 552 1104 "inst7" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4450 " "Error: Peak virtual memory: 4450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 30 15:13:06 2024 " "Error: Processing ended: Thu May 30 15:13:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
