{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572677775783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572677775785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  2 00:56:15 2019 " "Processing started: Sat Nov  2 00:56:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572677775785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677775785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677775785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572677776000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572677776000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793942 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x4-Behavioral " "Found design unit 1: mux2x4-Behavioral" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux2x4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793943 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x4 " "Found entity 1: mux2x4" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux2x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Found design unit 1: register4-Behavioral" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/register4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793944 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/register4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793944 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-Behavioral " "Found design unit 1: register1-Behavioral" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/register1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793945 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/register1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro68HC11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro68HC11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro68HC11-Behavioral " "Found design unit 1: micro68HC11-Behavioral" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793947 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro68HC11 " "Found entity 1: micro68HC11" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793948 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-Behavioral " "Found design unit 1: mux3x1-Behavioral" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux3x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793949 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux3x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572677793949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677793949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572677794007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 mux3x1:inst5 " "Elaborating entity \"mux3x1\" for hierarchy \"mux3x1:inst5\"" {  } { { "Practica6.bdf" "inst5" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 432 1320 1536 576 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572677794016 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010_out mux3x1.vhd(25) " "VHDL Process Statement warning at mux3x1.vhd(25): signal \"Dir_0010_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux3x1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794017 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0011_out mux3x1.vhd(27) " "VHDL Process Statement warning at mux3x1.vhd(27): signal \"Dir_0011_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux3x1.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794017 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0012_out mux3x1.vhd(29) " "VHDL Process Statement warning at mux3x1.vhd(29): signal \"Dir_0012_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux3x1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794017 "|Practica6|mux3x1:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010_out mux3x1.vhd(31) " "VHDL Process Statement warning at mux3x1.vhd(31): signal \"Dir_0010_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3x1.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/mux3x1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794017 "|Practica6|mux3x1:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst2 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst2\"" {  } { { "Practica6.bdf" "inst2" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 272 1000 1224 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572677794018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0020 memoria.vhd(26) " "Verilog HDL or VHDL warning at memoria.vhd(26): object \"Dir_0020\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794020 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0030 memoria.vhd(27) " "Verilog HDL or VHDL warning at memoria.vhd(27): object \"Dir_0030\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794020 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0060 memoria.vhd(60) " "Verilog HDL or VHDL warning at memoria.vhd(60): object \"Dir_0060\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0061 memoria.vhd(61) " "Verilog HDL or VHDL warning at memoria.vhd(61): object \"Dir_0061\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0062 memoria.vhd(62) " "Verilog HDL or VHDL warning at memoria.vhd(62): object \"Dir_0062\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0063 memoria.vhd(64) " "Verilog HDL or VHDL warning at memoria.vhd(64): object \"Dir_0063\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0064 memoria.vhd(65) " "Verilog HDL or VHDL warning at memoria.vhd(65): object \"Dir_0064\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0065 memoria.vhd(66) " "Verilog HDL or VHDL warning at memoria.vhd(66): object \"Dir_0065\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0066 memoria.vhd(68) " "Verilog HDL or VHDL warning at memoria.vhd(68): object \"Dir_0066\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0067 memoria.vhd(69) " "Verilog HDL or VHDL warning at memoria.vhd(69): object \"Dir_0067\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794021 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0068 memoria.vhd(71) " "Verilog HDL or VHDL warning at memoria.vhd(71): object \"Dir_0068\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0069 memoria.vhd(75) " "Verilog HDL or VHDL warning at memoria.vhd(75): object \"Dir_0069\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_006A memoria.vhd(76) " "Verilog HDL or VHDL warning at memoria.vhd(76): object \"Dir_006A\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_006B memoria.vhd(77) " "Verilog HDL or VHDL warning at memoria.vhd(77): object \"Dir_006B\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_006C memoria.vhd(79) " "Verilog HDL or VHDL warning at memoria.vhd(79): object \"Dir_006C\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_006D memoria.vhd(80) " "Verilog HDL or VHDL warning at memoria.vhd(80): object \"Dir_006D\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_006E memoria.vhd(81) " "Verilog HDL or VHDL warning at memoria.vhd(81): object \"Dir_006E\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_006F memoria.vhd(83) " "Verilog HDL or VHDL warning at memoria.vhd(83): object \"Dir_006F\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0070 memoria.vhd(84) " "Verilog HDL or VHDL warning at memoria.vhd(84): object \"Dir_0070\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_0071 memoria.vhd(86) " "Verilog HDL or VHDL warning at memoria.vhd(86): object \"Dir_0071\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D0 memoria.vhd(89) " "Verilog HDL or VHDL warning at memoria.vhd(89): object \"Dir_00D0\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D1 memoria.vhd(90) " "Verilog HDL or VHDL warning at memoria.vhd(90): object \"Dir_00D1\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D2 memoria.vhd(91) " "Verilog HDL or VHDL warning at memoria.vhd(91): object \"Dir_00D2\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D3 memoria.vhd(92) " "Verilog HDL or VHDL warning at memoria.vhd(92): object \"Dir_00D3\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794022 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D4 memoria.vhd(93) " "Verilog HDL or VHDL warning at memoria.vhd(93): object \"Dir_00D4\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D5 memoria.vhd(94) " "Verilog HDL or VHDL warning at memoria.vhd(94): object \"Dir_00D5\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D6 memoria.vhd(95) " "Verilog HDL or VHDL warning at memoria.vhd(95): object \"Dir_00D6\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D7 memoria.vhd(96) " "Verilog HDL or VHDL warning at memoria.vhd(96): object \"Dir_00D7\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D8 memoria.vhd(97) " "Verilog HDL or VHDL warning at memoria.vhd(97): object \"Dir_00D8\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00D9 memoria.vhd(98) " "Verilog HDL or VHDL warning at memoria.vhd(98): object \"Dir_00D9\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00DA memoria.vhd(99) " "Verilog HDL or VHDL warning at memoria.vhd(99): object \"Dir_00DA\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00DB memoria.vhd(100) " "Verilog HDL or VHDL warning at memoria.vhd(100): object \"Dir_00DB\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00DC memoria.vhd(101) " "Verilog HDL or VHDL warning at memoria.vhd(101): object \"Dir_00DC\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00DD memoria.vhd(102) " "Verilog HDL or VHDL warning at memoria.vhd(102): object \"Dir_00DD\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00DE memoria.vhd(103) " "Verilog HDL or VHDL warning at memoria.vhd(103): object \"Dir_00DE\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00DF memoria.vhd(104) " "Verilog HDL or VHDL warning at memoria.vhd(104): object \"Dir_00DF\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F0 memoria.vhd(105) " "Verilog HDL or VHDL warning at memoria.vhd(105): object \"Dir_00F0\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F1 memoria.vhd(106) " "Verilog HDL or VHDL warning at memoria.vhd(106): object \"Dir_00F1\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F2 memoria.vhd(107) " "Verilog HDL or VHDL warning at memoria.vhd(107): object \"Dir_00F2\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794023 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F3 memoria.vhd(108) " "Verilog HDL or VHDL warning at memoria.vhd(108): object \"Dir_00F3\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794024 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F4 memoria.vhd(109) " "Verilog HDL or VHDL warning at memoria.vhd(109): object \"Dir_00F4\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794024 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F5 memoria.vhd(110) " "Verilog HDL or VHDL warning at memoria.vhd(110): object \"Dir_00F5\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794024 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F6 memoria.vhd(111) " "Verilog HDL or VHDL warning at memoria.vhd(111): object \"Dir_00F6\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794024 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F7 memoria.vhd(112) " "Verilog HDL or VHDL warning at memoria.vhd(112): object \"Dir_00F7\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794024 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F8 memoria.vhd(113) " "Verilog HDL or VHDL warning at memoria.vhd(113): object \"Dir_00F8\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794024 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00F9 memoria.vhd(114) " "Verilog HDL or VHDL warning at memoria.vhd(114): object \"Dir_00F9\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794025 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00FA memoria.vhd(115) " "Verilog HDL or VHDL warning at memoria.vhd(115): object \"Dir_00FA\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794025 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00FB memoria.vhd(116) " "Verilog HDL or VHDL warning at memoria.vhd(116): object \"Dir_00FB\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794025 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00FC memoria.vhd(117) " "Verilog HDL or VHDL warning at memoria.vhd(117): object \"Dir_00FC\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794025 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00FD memoria.vhd(118) " "Verilog HDL or VHDL warning at memoria.vhd(118): object \"Dir_00FD\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794025 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dir_00FE memoria.vhd(119) " "Verilog HDL or VHDL warning at memoria.vhd(119): object \"Dir_00FE\" assigned a value but never read" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794025 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010 memoria.vhd(489) " "VHDL Process Statement warning at memoria.vhd(489): signal \"Dir_0010\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794066 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0011 memoria.vhd(490) " "VHDL Process Statement warning at memoria.vhd(490): signal \"Dir_0011\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794067 "|Practica6|memoria:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0012 memoria.vhd(491) " "VHDL Process Statement warning at memoria.vhd(491): signal \"Dir_0012\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/memoria.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794067 "|Practica6|memoria:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst1 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst1\"" {  } { { "Practica6.bdf" "inst1" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 96 232 392 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572677794124 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794124 "|Practica6|sensa_boton:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro68HC11 micro68HC11:inst " "Elaborating entity \"micro68HC11\" for hierarchy \"micro68HC11:inst\"" {  } { { "Practica6.bdf" "inst" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 24 648 880 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572677794125 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Data_out micro68HC11.vhd(12) " "VHDL Signal Declaration warning at micro68HC11.vhd(12): used implicit default value for signal \"Data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572677794125 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nRW micro68HC11.vhd(14) " "VHDL Signal Declaration warning at micro68HC11.vhd(14): used explicit default value for signal \"nRW\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572677794126 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "XH micro68HC11.vhd(35) " "VHDL Signal Declaration warning at micro68HC11.vhd(35): used implicit default value for signal \"XH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572677794126 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "XL micro68HC11.vhd(36) " "VHDL Signal Declaration warning at micro68HC11.vhd(36): used implicit default value for signal \"XL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572677794126 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "YL micro68HC11.vhd(38) " "VHDL Signal Declaration warning at micro68HC11.vhd(38): used implicit default value for signal \"YL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572677794126 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microI micro68HC11.vhd(47) " "VHDL Signal Declaration warning at micro68HC11.vhd(47): used explicit default value for signal \"microI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572677794126 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microX micro68HC11.vhd(48) " "VHDL Signal Declaration warning at micro68HC11.vhd(48): used explicit default value for signal \"microX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572677794126 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indY micro68HC11.vhd(57) " "Verilog HDL or VHDL warning at micro68HC11.vhd(57): object \"indY\" assigned a value but never read" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572677794127 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A micro68HC11.vhd(177) " "VHDL Process Statement warning at micro68HC11.vhd(177): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794129 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B micro68HC11.vhd(178) " "VHDL Process Statement warning at micro68HC11.vhd(178): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794129 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC micro68HC11.vhd(180) " "VHDL Process Statement warning at micro68HC11.vhd(180): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794129 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XL micro68HC11.vhd(181) " "VHDL Process Statement warning at micro68HC11.vhd(181): signal \"XL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794129 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XH micro68HC11.vhd(182) " "VHDL Process Statement warning at micro68HC11.vhd(182): signal \"XH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794130 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YL micro68HC11.vhd(183) " "VHDL Process Statement warning at micro68HC11.vhd(183): signal \"YL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794130 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estados micro68HC11.vhd(184) " "VHDL Process Statement warning at micro68HC11.vhd(184): signal \"estados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572677794130 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRQ micro68HC11.vhd(59) " "VHDL Process Statement warning at micro68HC11.vhd(59): inferring latch(es) for signal or variable \"IRQ\", which holds its previous value in one or more paths through the process" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572677794130 "|Practica6|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XIRQ micro68HC11.vhd(59) " "VHDL Process Statement warning at micro68HC11.vhd(59): inferring latch(es) for signal or variable \"XIRQ\", which holds its previous value in one or more paths through the process" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572677794130 "|Practica6|micro68HC11:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XIRQ micro68HC11.vhd(59) " "Inferred latch for \"XIRQ\" at micro68HC11.vhd(59)" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677794135 "|Practica6|micro68HC11:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQ micro68HC11.vhd(59) " "Inferred latch for \"IRQ\" at micro68HC11.vhd(59)" {  } { { "micro68HC11.vhd" "" { Text "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/micro68HC11.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677794135 "|Practica6|micro68HC11:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 register1:REGISTER_INT_I " "Elaborating entity \"register1\" for hierarchy \"register1:REGISTER_INT_I\"" {  } { { "Practica6.bdf" "REGISTER_INT_I" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 344 472 600 456 "REGISTER_INT_I" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572677794147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[7\] GND " "Pin \"out_leds\[7\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[6\] GND " "Pin \"out_leds\[6\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[5\] GND " "Pin \"out_leds\[5\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[4\] GND " "Pin \"out_leds\[4\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[3\] GND " "Pin \"out_leds\[3\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[2\] GND " "Pin \"out_leds\[2\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[1\] GND " "Pin \"out_leds\[1\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_leds\[0\] GND " "Pin \"out_leds\[0\]\" is stuck at GND" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 456 1584 1760 472 "out_leds\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572677794718 "|Practica6|out_leds[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572677794718 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "257 " "257 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572677794728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572677794853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572677794853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "out_sel_1 " "No output dependent on input pin \"out_sel_1\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 504 1032 1200 520 "out_sel_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|out_sel_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "out_sel_2 " "No output dependent on input pin \"out_sel_2\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 536 1032 1200 552 "out_sel_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|out_sel_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boton_estado " "No output dependent on input pin \"boton_estado\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 120 40 208 136 "boton_estado" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|boton_estado"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 168 32 200 184 "reloj" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|reloj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 240 32 200 256 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_I " "No output dependent on input pin \"INT_I\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 272 32 200 288 "INT_I" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|INT_I"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_X " "No output dependent on input pin \"INT_X\"" {  } { { "Practica6.bdf" "" { Schematic "/home/sirivasv/Documents/BACKUP/MCC-AC/Practica6/Practica6.bdf" { { 312 32 200 328 "INT_X" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572677794948 "|Practica6|INT_X"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572677794948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572677794949 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572677794949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572677794949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572677794960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  2 00:56:34 2019 " "Processing ended: Sat Nov  2 00:56:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572677794960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572677794960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572677794960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572677794960 ""}
