git clone --depth 1 --no-tags https://github.com/2427jim2427/SOC_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732788984
git clone --depth 1 --no-tags https://github.com/Shant1R/Custom_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732886219
git clone --depth 1 --no-tags https://github.com/pindibangaram/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735076457
git clone --depth 1 --no-tags https://github.com/CPollreis/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735233838
git clone --depth 1 --no-tags https://github.com/aseem0609/KGP-RISC-32-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735544965
git clone --depth 1 --no-tags https://github.com/parangatm/Program-Scheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735714218
git clone --depth 1 --no-tags https://github.com/RSqwining/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737164345
git clone --depth 1 --no-tags https://github.com/varadgadgil19/Multi-Drop-Bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736930352
git clone --depth 1 --no-tags https://github.com/andrew99154/FPGA-pingpong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734766176
git clone --depth 1 --no-tags https://github.com/Error3ero/suffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735024298
git clone --depth 1 --no-tags https://github.com/zeynepiince/FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737405186
git clone --depth 1 --no-tags https://github.com/KarimWalidFawzy/PIC-verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733996631
git clone --depth 1 --no-tags https://github.com/NguQuang/RISC_SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737866106
git clone --depth 1 --no-tags https://github.com/RobertChienShiba/Single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735638306
git clone --depth 1 --no-tags https://github.com/dabinl1258/picorv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739156156
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736431152
git clone --depth 1 --no-tags https://github.com/Josephood7/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738440750
git clone --depth 1 --no-tags https://github.com/BarryJu1999/Lab_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738508083
git clone --depth 1 --no-tags https://github.com/fff1214/extra_labD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738541345
git clone --depth 1 --no-tags https://github.com/Kliver0910/logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734817469
git clone --depth 1 --no-tags https://github.com/drkome/Verilog-ornekleri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738210089
git clone --depth 1 --no-tags https://github.com/wzray07/FPGA_snake_game_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735830706
git clone --depth 1 --no-tags https://github.com/kevin861222/SOC-Lab-D-SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738814235
git clone --depth 1 --no-tags https://github.com/ZAIN-ALI-02/AXI4-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739285960
git clone --depth 1 --no-tags https://github.com/zhqnb6666/FPGA-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732939500
git clone --depth 1 --no-tags https://github.com/federico-b-ee/RISCV_Intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734148607
git clone --depth 1 --no-tags https://github.com/manjunath-8/CRC_Generation-NB_IoT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737793999
git clone --depth 1 --no-tags https://github.com/Sourabh-Mallapur/WM-Controller-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735544782
git clone --depth 1 --no-tags https://github.com/AlexWalburg/control_system_coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737600596
git clone --depth 1 --no-tags https://github.com/dodododddo/openmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739478256
git clone --depth 1 --no-tags https://github.com/wendadawen/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736197512
git clone --depth 1 --no-tags https://github.com/dangwi/systolic-array-CNN-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736876445
git clone --depth 1 --no-tags https://github.com/Hariprasath-hub/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733130398
git clone --depth 1 --no-tags https://github.com/SilinYe2001/riscv_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736452623
git clone --depth 1 --no-tags https://github.com/hekurani/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737001659
git clone --depth 1 --no-tags https://github.com/usmank23/UART--Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737472169
git clone --depth 1 --no-tags https://github.com/shreyas0770/RISC_V_CNN_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733842299
git clone --depth 1 --no-tags https://github.com/viethoang298/UART_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732757865
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_labD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734265767
git clone --depth 1 --no-tags https://github.com/bbbuuggg/HITSZ-DIGLogic-Password-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734347808
git clone --depth 1 --no-tags https://github.com/george91731/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733727608
git clone --depth 1 --no-tags https://github.com/tvd040562/RTL-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734180737
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734959583
git clone --depth 1 --no-tags https://github.com/luoxi1228/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736471595
git clone --depth 1 --no-tags https://github.com/eecsmap/ucb_eecs151_2023_fall_fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735445904
git clone --depth 1 --no-tags https://github.com/avikvaish123/Super-Smash-Bros-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734506195
git clone --depth 1 --no-tags https://github.com/LordAdamsy/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735916973
git clone --depth 1 --no-tags https://github.com/kleungkt/comp-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735291963
git clone --depth 1 --no-tags https://github.com/john-1109/SoC-Lab-SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737910448
git clone --depth 1 --no-tags https://github.com/FeridunTavsanli/FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736990664
git clone --depth 1 --no-tags https://github.com/sametbr/FB-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738118088
git clone --depth 1 --no-tags https://github.com/suvadeep3/32bitMIPS_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737184969
git clone --depth 1 --no-tags https://github.com/984-ISHU/8-Bit-ALU-Using-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737463824
git clone --depth 1 --no-tags https://github.com/PalakTripathi1/SAChache-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737071112
git clone --depth 1 --no-tags https://github.com/Zeynepuraz/FB-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738521583
git clone --depth 1 --no-tags https://github.com/kerlee/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738980054
git clone --depth 1 --no-tags https://github.com/hsuting0627/ICLAB_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737841944
git clone --depth 1 --no-tags https://github.com/pranjal20498/RISCV-Single-Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739359549
git clone --depth 1 --no-tags https://github.com/soy3563/MNIST_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735745784
git clone --depth 1 --no-tags https://github.com/RookieT0T/Processor_Cache_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739303004
git clone --depth 1 --no-tags https://github.com/shadowash0215/ZJU-LCDF-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735240930
git clone --depth 1 --no-tags https://github.com/chuanjunzhang/About-me.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736213315
git clone --depth 1 --no-tags https://github.com/doee-hc/ucas_digital_ic_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736560143
git clone --depth 1 --no-tags https://github.com/J-oseph/glorbcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735839723
git clone --depth 1 --no-tags https://github.com/AnselPeng2019/IFC_protocol_CPLD_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733735981
git clone --depth 1 --no-tags https://github.com/sdcarlson/FPGA-Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737942989
git clone --depth 1 --no-tags https://github.com/AntiHexCode/PIC-8259A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738101292
git clone --depth 1 --no-tags https://github.com/TurDi1/I2C_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739144673
git clone --depth 1 --no-tags https://github.com/sintanony/dld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736373503
git clone --depth 1 --no-tags https://github.com/Aniketkumarroy/NovaEdge32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739448248
git clone --depth 1 --no-tags https://github.com/vinycecard/Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732714302
git clone --depth 1 --no-tags https://github.com/Kuramych/HLIMDS_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733127961
git clone --depth 1 --no-tags https://github.com/LeonardoEnne12/Verilog-Morse-Code-Translator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733267018
git clone --depth 1 --no-tags https://github.com/savvy-tech-bySF/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733744595
git clone --depth 1 --no-tags https://github.com/CLEEIV/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733018751
git clone --depth 1 --no-tags https://github.com/sofyafyaa/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733808810
git clone --depth 1 --no-tags https://github.com/Zhuyh1139/verilog_guess-number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737206391
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-FIR_VERSION2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733634449
git clone --depth 1 --no-tags https://github.com/bbnoir/simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736938631
git clone --depth 1 --no-tags https://github.com/gggmmm/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732639861
git clone --depth 1 --no-tags https://github.com/johnbagshaw007/FPGA-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733306659
git clone --depth 1 --no-tags https://github.com/kritika902/Traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733765982
git clone --depth 1 --no-tags https://github.com/Manish0120/Name-Detector-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733761088
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/IEEE-754-32-bit-Floating-Point-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732947936
git clone --depth 1 --no-tags https://github.com/niyati-10/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732984301
git clone --depth 1 --no-tags https://github.com/yyybbbyyyb/2023_BUAA_CO_P3-P7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734408434
git clone --depth 1 --no-tags https://github.com/tahiya04/FPGAPianoTiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735191459
git clone --depth 1 --no-tags https://github.com/vemulasarika/Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734589129
git clone --depth 1 --no-tags https://github.com/Gatsch/tt06-verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732837304
git clone --depth 1 --no-tags https://github.com/tadjc/DSD_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733963045
git clone --depth 1 --no-tags https://github.com/APikka1984/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735234591
git clone --depth 1 --no-tags https://github.com/rtwoa/verilog_sem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735010604
git clone --depth 1 --no-tags https://github.com/advaneharshal/prog_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735888351
git clone --depth 1 --no-tags https://github.com/rjujjav/FIR-Filter-Accelerator-physical-design-and-HLS-for-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736028395
