INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Applying external generics to 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Delivering EJava files for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Generating implementation netlist for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Running synthesis for 'cc_cmplr_v3_0_c934fc15e6f4565d'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cddcbf1230a19a309/tmp/_cg/cc_cmplr_v3_0_c934
fc15e6f4565d
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cddcbf1230a19a309/tmp/_cg/cc_cmplr_v3_0_c934
fc15e6f4565d
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_c934fc15e6f4565d'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
