{"vcs1":{"timestamp_begin":1728309394.822479937, "rt":18.56, "ut":17.48, "st":0.76}}
{"vcselab":{"timestamp_begin":1728309413.484106625, "rt":1.28, "ut":0.35, "st":0.21}}
{"link":{"timestamp_begin":1728309414.859744113, "rt":0.59, "ut":0.19, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728309394.132032080}
{"VCS_COMP_START_TIME": 1728309394.132032080}
{"VCS_COMP_END_TIME": 1728309440.804312887}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368416}}
{"stitch_vcselab": {"peak_mem": 239776}}
