-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Jun 14 03:10:14 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity if_loop_2 is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	n_din : in std_logic_vector (31 downto 0);
	n_valid_in : in std_logic;
	n_ready_out : out std_logic;
	a_address0 : out std_logic_vector (31 downto 0);
	a_ce0 : out std_logic;
	a_we0 : out std_logic;
	a_dout0 : out std_logic_vector (31 downto 0);
	a_din0 : in std_logic_vector (31 downto 0);
	a_address1 : out std_logic_vector (31 downto 0);
	a_ce1 : out std_logic;
	a_we1 : out std_logic;
	a_dout1 : out std_logic_vector (31 downto 0);
	a_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of if_loop_2 is 

	signal n_clk : std_logic;
	signal n_rst : std_logic;
	signal n_dataInArray_0 : std_logic_vector(31 downto 0);
	signal n_pValidArray_0 : std_logic;
	signal n_readyArray_0 : std_logic;
	signal n_nReadyArray_0 : std_logic;
	signal n_validArray_0 : std_logic;
	signal n_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal icmp_0_clk : std_logic;
	signal icmp_0_rst : std_logic;
	signal icmp_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_0_pValidArray_0 : std_logic;
	signal icmp_0_pValidArray_1 : std_logic;
	signal icmp_0_readyArray_0 : std_logic;
	signal icmp_0_readyArray_1 : std_logic;
	signal icmp_0_nReadyArray_0 : std_logic;
	signal icmp_0_validArray_0 : std_logic;
	signal icmp_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_6_nReadyArray_2 : std_logic;
	signal fork_6_validArray_2 : std_logic;
	signal fork_6_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_10_clk : std_logic;
	signal forkC_10_rst : std_logic;
	signal forkC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_10_pValidArray_0 : std_logic;
	signal forkC_10_readyArray_0 : std_logic;
	signal forkC_10_nReadyArray_0 : std_logic;
	signal forkC_10_validArray_0 : std_logic;
	signal forkC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_1 : std_logic;
	signal forkC_10_validArray_1 : std_logic;
	signal forkC_10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_8_clk : std_logic;
	signal branchC_8_rst : std_logic;
	signal branchC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_8_pValidArray_0 : std_logic;
	signal branchC_8_pValidArray_1 : std_logic;
	signal branchC_8_readyArray_0 : std_logic;
	signal branchC_8_readyArray_1 : std_logic;
	signal branchC_8_nReadyArray_0 : std_logic;
	signal branchC_8_validArray_0 : std_logic;
	signal branchC_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_8_nReadyArray_1 : std_logic;
	signal branchC_8_validArray_1 : std_logic;
	signal branchC_8_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal brCst_block2_clk : std_logic;
	signal brCst_block2_rst : std_logic;
	signal brCst_block2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block2_pValidArray_0 : std_logic;
	signal brCst_block2_readyArray_0 : std_logic;
	signal brCst_block2_nReadyArray_0 : std_logic;
	signal brCst_block2_validArray_0 : std_logic;
	signal brCst_block2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_7_nReadyArray_3 : std_logic;
	signal fork_7_validArray_3 : std_logic;
	signal fork_7_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_2_clk : std_logic;
	signal phiC_2_rst : std_logic;
	signal phiC_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_2_pValidArray_0 : std_logic;
	signal phiC_2_readyArray_0 : std_logic;
	signal phiC_2_nReadyArray_0 : std_logic;
	signal phiC_2_validArray_0 : std_logic;
	signal phiC_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_11_clk : std_logic;
	signal forkC_11_rst : std_logic;
	signal forkC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_11_pValidArray_0 : std_logic;
	signal forkC_11_readyArray_0 : std_logic;
	signal forkC_11_nReadyArray_0 : std_logic;
	signal forkC_11_validArray_0 : std_logic;
	signal forkC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_1 : std_logic;
	signal forkC_11_validArray_1 : std_logic;
	signal forkC_11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_2 : std_logic;
	signal forkC_11_validArray_2 : std_logic;
	signal forkC_11_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_3 : std_logic;
	signal forkC_11_validArray_3 : std_logic;
	signal forkC_11_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_9_clk : std_logic;
	signal branchC_9_rst : std_logic;
	signal branchC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_9_pValidArray_0 : std_logic;
	signal branchC_9_pValidArray_1 : std_logic;
	signal branchC_9_readyArray_0 : std_logic;
	signal branchC_9_readyArray_1 : std_logic;
	signal branchC_9_nReadyArray_0 : std_logic;
	signal branchC_9_validArray_0 : std_logic;
	signal branchC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_nReadyArray_1 : std_logic;
	signal branchC_9_validArray_1 : std_logic;
	signal branchC_9_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_4_clk : std_logic;
	signal phi_4_rst : std_logic;
	signal phi_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_4_dataInArray_1 : std_logic_vector(30 downto 0);
	signal phi_4_dataInArray_2 : std_logic_vector(30 downto 0);
	signal phi_4_pValidArray_0 : std_logic;
	signal phi_4_pValidArray_1 : std_logic;
	signal phi_4_pValidArray_2 : std_logic;
	signal phi_4_readyArray_0 : std_logic;
	signal phi_4_readyArray_1 : std_logic;
	signal phi_4_readyArray_2 : std_logic;
	signal phi_4_nReadyArray_0 : std_logic;
	signal phi_4_validArray_0 : std_logic;
	signal phi_4_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal load_7_clk : std_logic;
	signal load_7_rst : std_logic;
	signal load_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataInArray_1 : std_logic_vector(30 downto 0);
	signal load_7_pValidArray_0 : std_logic;
	signal load_7_pValidArray_1 : std_logic;
	signal load_7_readyArray_0 : std_logic;
	signal load_7_readyArray_1 : std_logic;
	signal load_7_nReadyArray_0 : std_logic;
	signal load_7_validArray_0 : std_logic;
	signal load_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_7_nReadyArray_1 : std_logic;
	signal load_7_validArray_1 : std_logic;
	signal load_7_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal icmp_8_clk : std_logic;
	signal icmp_8_rst : std_logic;
	signal icmp_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_8_pValidArray_0 : std_logic;
	signal icmp_8_pValidArray_1 : std_logic;
	signal icmp_8_readyArray_0 : std_logic;
	signal icmp_8_readyArray_1 : std_logic;
	signal icmp_8_nReadyArray_0 : std_logic;
	signal icmp_8_validArray_0 : std_logic;
	signal icmp_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal select_0_clk : std_logic;
	signal select_0_rst : std_logic;
	signal select_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal select_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal select_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal select_0_pValidArray_0 : std_logic;
	signal select_0_pValidArray_1 : std_logic;
	signal select_0_pValidArray_2 : std_logic;
	signal select_0_readyArray_0 : std_logic;
	signal select_0_readyArray_1 : std_logic;
	signal select_0_readyArray_2 : std_logic;
	signal select_0_nReadyArray_0 : std_logic;
	signal select_0_validArray_0 : std_logic;
	signal select_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_9_clk : std_logic;
	signal add_9_rst : std_logic;
	signal add_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_9_pValidArray_0 : std_logic;
	signal add_9_pValidArray_1 : std_logic;
	signal add_9_readyArray_0 : std_logic;
	signal add_9_readyArray_1 : std_logic;
	signal add_9_nReadyArray_0 : std_logic;
	signal add_9_validArray_0 : std_logic;
	signal add_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_10_clk : std_logic;
	signal add_10_rst : std_logic;
	signal add_10_dataInArray_0 : std_logic_vector(30 downto 0);
	signal add_10_dataInArray_1 : std_logic_vector(30 downto 0);
	signal add_10_pValidArray_0 : std_logic;
	signal add_10_pValidArray_1 : std_logic;
	signal add_10_readyArray_0 : std_logic;
	signal add_10_readyArray_1 : std_logic;
	signal add_10_nReadyArray_0 : std_logic;
	signal add_10_validArray_0 : std_logic;
	signal add_10_dataOutArray_0 : std_logic_vector(30 downto 0);

	signal icmp_11_clk : std_logic;
	signal icmp_11_rst : std_logic;
	signal icmp_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_11_pValidArray_0 : std_logic;
	signal icmp_11_pValidArray_1 : std_logic;
	signal icmp_11_readyArray_0 : std_logic;
	signal icmp_11_readyArray_1 : std_logic;
	signal icmp_11_nReadyArray_0 : std_logic;
	signal icmp_11_validArray_0 : std_logic;
	signal icmp_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(30 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(30 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(30 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(30 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(30 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_3 : std_logic;
	signal fork_8_validArray_3 : std_logic;
	signal fork_8_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_3_clk : std_logic;
	signal phiC_3_rst : std_logic;
	signal phiC_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_3_pValidArray_0 : std_logic;
	signal phiC_3_pValidArray_1 : std_logic;
	signal phiC_3_readyArray_0 : std_logic;
	signal phiC_3_readyArray_1 : std_logic;
	signal phiC_3_nReadyArray_0 : std_logic;
	signal phiC_3_validArray_0 : std_logic;
	signal phiC_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_3_nReadyArray_1 : std_logic;
	signal phiC_3_validArray_1 : std_logic;
	signal phiC_3_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_10_clk : std_logic;
	signal branchC_10_rst : std_logic;
	signal branchC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_10_pValidArray_0 : std_logic;
	signal branchC_10_pValidArray_1 : std_logic;
	signal branchC_10_readyArray_0 : std_logic;
	signal branchC_10_readyArray_1 : std_logic;
	signal branchC_10_nReadyArray_0 : std_logic;
	signal branchC_10_validArray_0 : std_logic;
	signal branchC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_nReadyArray_1 : std_logic;
	signal branchC_10_validArray_1 : std_logic;
	signal branchC_10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_14_pValidArray_0 : std_logic;
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_13_clk : std_logic;
	signal phi_13_rst : std_logic;
	signal phi_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_13_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_13_pValidArray_0 : std_logic;
	signal phi_13_pValidArray_1 : std_logic;
	signal phi_13_pValidArray_2 : std_logic;
	signal phi_13_readyArray_0 : std_logic;
	signal phi_13_readyArray_1 : std_logic;
	signal phi_13_readyArray_2 : std_logic;
	signal phi_13_nReadyArray_0 : std_logic;
	signal phi_13_validArray_0 : std_logic;
	signal phi_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_4_clk : std_logic;
	signal phiC_4_rst : std_logic;
	signal phiC_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_4_pValidArray_0 : std_logic;
	signal phiC_4_pValidArray_1 : std_logic;
	signal phiC_4_readyArray_0 : std_logic;
	signal phiC_4_readyArray_1 : std_logic;
	signal phiC_4_nReadyArray_0 : std_logic;
	signal phiC_4_validArray_0 : std_logic;
	signal phiC_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_4_nReadyArray_1 : std_logic;
	signal phiC_4_validArray_1 : std_logic;
	signal phiC_4_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal MC_a_clk : std_logic;
	signal MC_a_rst : std_logic;
	signal MC_a_dataInArray_0 : std_logic_vector(30 downto 0);
	signal MC_a_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_a_dataInArray_2 : std_logic_vector(30 downto 0);
	signal MC_a_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_a_pValidArray_0 : std_logic;
	signal MC_a_pValidArray_1 : std_logic;
	signal MC_a_pValidArray_2 : std_logic;
	signal MC_a_pValidArray_3 : std_logic;
	signal MC_a_readyArray_0 : std_logic;
	signal MC_a_readyArray_1 : std_logic;
	signal MC_a_readyArray_2 : std_logic;
	signal MC_a_readyArray_3 : std_logic;
	signal MC_a_nReadyArray_0 : std_logic;
	signal MC_a_validArray_0 : std_logic;
	signal MC_a_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_a_nReadyArray_1 : std_logic;
	signal MC_a_validArray_1 : std_logic;
	signal MC_a_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_a_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(30 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

begin


	n_clk <= clk;
	n_rst <= rst;
	n_dataInArray_0 <= n_din;
	n_pValidArray_0 <= start_valid;
	fork_0_pValidArray_0 <= n_validArray_0;
	n_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(n_dataOutArray_0),fork_0_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	icmp_0_pValidArray_1 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= icmp_0_readyArray_1;
	icmp_0_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),icmp_0_dataInArray_1'length));

	icmp_0_clk <= clk;
	icmp_0_rst <= rst;
	fork_6_pValidArray_0 <= icmp_0_validArray_0;
	icmp_0_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_0_dataOutArray_0),fork_6_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	branch_0_pValidArray_0 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),branch_0_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	icmp_0_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= icmp_0_readyArray_0;
	icmp_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),icmp_0_dataInArray_0'length));
	branch_1_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),branch_1_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	sink_1_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_13_pValidArray_1 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= phi_13_readyArray_1;
	phi_13_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),phi_13_dataInArray_1'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_n0_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_n0_dataInArray_0'length));
	sink_2_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_2_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	branch_1_pValidArray_1 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),branch_1_dataInArray_1'length));
	branch_0_pValidArray_1 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),branch_0_dataInArray_1'length));
	branchC_8_pValidArray_1 <= fork_6_validArray_2;
	fork_6_nReadyArray_2 <= branchC_8_readyArray_1;
	branchC_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_2),branchC_8_dataInArray_1'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_10_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_10_readyArray_0;
	forkC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_10_dataInArray_0'length));

	forkC_10_clk <= clk;
	forkC_10_rst <= rst;
	cst_6_pValidArray_0 <= forkC_10_validArray_0;
	forkC_10_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "0";
	branchC_8_pValidArray_0 <= forkC_10_validArray_1;
	forkC_10_nReadyArray_1 <= branchC_8_readyArray_0;
	branchC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_1),branchC_8_dataInArray_0'length));

	branchC_8_clk <= clk;
	branchC_8_rst <= rst;
	phiC_2_pValidArray_0 <= branchC_8_validArray_0;
	branchC_8_nReadyArray_0 <= phiC_2_readyArray_0;
	phiC_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_8_dataOutArray_0),phiC_2_dataInArray_0'length));
	phiC_4_pValidArray_0 <= branchC_8_validArray_1;
	branchC_8_nReadyArray_1 <= phiC_4_readyArray_0;
	phiC_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_8_dataOutArray_1),phiC_4_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_0_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";

	brCst_block2_clk <= clk;
	brCst_block2_rst <= rst;
	fork_7_pValidArray_0 <= brCst_block2_validArray_0;
	brCst_block2_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block2_dataOutArray_0),fork_7_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_2_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_2_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	branch_3_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),branch_3_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	branch_4_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),branch_4_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_3_pValidArray_1 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_3_dataInArray_1'length));
	sink_3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_3_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_4_pValidArray_1 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_4_readyArray_1;
	phi_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_4_dataInArray_1'length));
	sink_4_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_4_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	phi_n1_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),phi_n1_dataInArray_0'length));
	sink_5_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),sink_5_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	branch_4_pValidArray_1 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),branch_4_dataInArray_1'length));
	branch_3_pValidArray_1 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),branch_3_dataInArray_1'length));
	branch_2_pValidArray_1 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),branch_2_dataInArray_1'length));
	branchC_9_pValidArray_1 <= fork_7_validArray_3;
	fork_7_nReadyArray_3 <= branchC_9_readyArray_1;
	branchC_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_3),branchC_9_dataInArray_1'length));

	phiC_2_clk <= clk;
	phiC_2_rst <= rst;
	forkC_11_pValidArray_0 <= phiC_2_validArray_0;
	phiC_2_nReadyArray_0 <= forkC_11_readyArray_0;
	forkC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_2_dataOutArray_0),forkC_11_dataInArray_0'length));

	forkC_11_clk <= clk;
	forkC_11_rst <= rst;
	cst_1_pValidArray_0 <= forkC_11_validArray_0;
	forkC_11_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "0";
	cst_2_pValidArray_0 <= forkC_11_validArray_1;
	forkC_11_nReadyArray_1 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "0";
	branchC_9_pValidArray_0 <= forkC_11_validArray_2;
	forkC_11_nReadyArray_2 <= branchC_9_readyArray_0;
	branchC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_11_dataOutArray_2),branchC_9_dataInArray_0'length));
	brCst_block2_pValidArray_0 <= forkC_11_validArray_3;
	forkC_11_nReadyArray_3 <= brCst_block2_readyArray_0;
	brCst_block2_dataInArray_0 <= "1";

	branchC_9_clk <= clk;
	branchC_9_rst <= rst;
	phiC_3_pValidArray_0 <= branchC_9_validArray_0;
	branchC_9_nReadyArray_0 <= phiC_3_readyArray_0;
	phiC_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_0),phiC_3_dataInArray_0'length));
	sink_8_pValidArray_0 <= branchC_9_validArray_1;
	branchC_9_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_1),sink_8_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	add_9_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= add_9_readyArray_0;
	add_9_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),add_9_dataInArray_0'length));

	phi_4_clk <= clk;
	phi_4_rst <= rst;
	fork_1_pValidArray_0 <= phi_4_validArray_0;
	phi_4_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_4_dataOutArray_0),fork_1_dataInArray_0'length));

	load_7_clk <= clk;
	load_7_rst <= rst;
	fork_2_pValidArray_0 <= load_7_validArray_0;
	load_7_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_0),fork_2_dataInArray_0'length));
	MC_a_pValidArray_0 <= load_7_validArray_1;
	load_7_nReadyArray_1 <= MC_a_readyArray_0;
	MC_a_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_1),MC_a_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	icmp_8_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= icmp_8_readyArray_1;
	icmp_8_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),icmp_8_dataInArray_1'length));

	icmp_8_clk <= clk;
	icmp_8_rst <= rst;
	select_0_pValidArray_0 <= icmp_8_validArray_0;
	icmp_8_nReadyArray_0 <= select_0_readyArray_0;
	select_0_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_8_dataOutArray_0),select_0_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	select_0_pValidArray_2 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= select_0_readyArray_2;
	select_0_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),select_0_dataInArray_2'length));

	select_0_clk <= clk;
	select_0_rst <= rst;
	add_9_pValidArray_1 <= select_0_validArray_0;
	select_0_nReadyArray_0 <= add_9_readyArray_1;
	add_9_dataInArray_1 <= std_logic_vector (resize(unsigned(select_0_dataOutArray_0),add_9_dataInArray_1'length));

	add_9_clk <= clk;
	add_9_rst <= rst;
	branch_5_pValidArray_0 <= add_9_validArray_0;
	add_9_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_9_dataOutArray_0),branch_5_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	add_10_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= add_10_readyArray_1;
	add_10_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),add_10_dataInArray_1'length));

	add_10_clk <= clk;
	add_10_rst <= rst;
	fork_4_pValidArray_0 <= add_10_validArray_0;
	add_10_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_10_dataOutArray_0),fork_4_dataInArray_0'length));

	icmp_11_clk <= clk;
	icmp_11_rst <= rst;
	fork_8_pValidArray_0 <= icmp_11_validArray_0;
	icmp_11_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_11_dataOutArray_0),fork_8_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	fork_5_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),fork_5_dataInArray_0'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	add_10_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= add_10_readyArray_0;
	add_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),add_10_dataInArray_0'length));
	load_7_pValidArray_1 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= load_7_readyArray_1;
	load_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),load_7_dataInArray_1'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_8_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_8_readyArray_0;
	icmp_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),icmp_8_dataInArray_0'length));
	select_0_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= select_0_readyArray_1;
	select_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),select_0_dataInArray_1'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	icmp_11_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= icmp_11_readyArray_0;
	icmp_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),icmp_11_dataInArray_0'length));
	branch_6_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_6_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_11_pValidArray_1 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_11_readyArray_1;
	icmp_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),icmp_11_dataInArray_1'length));
	branch_7_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),branch_7_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_3_pValidArray_2 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_3_dataInArray_2'length));
	phi_13_pValidArray_2 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= phi_13_readyArray_2;
	phi_13_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),phi_13_dataInArray_2'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_4_pValidArray_2 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_4_readyArray_2;
	phi_4_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),phi_4_dataInArray_2'length));
	sink_6_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),sink_6_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_n1_pValidArray_1 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),phi_n1_dataInArray_1'length));
	sink_7_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_7_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	branch_7_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),branch_7_dataInArray_1'length));
	branch_6_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),branch_6_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),branch_5_dataInArray_1'length));
	branchC_10_pValidArray_1 <= fork_8_validArray_3;
	fork_8_nReadyArray_3 <= branchC_10_readyArray_1;
	branchC_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_3),branchC_10_dataInArray_1'length));

	phiC_3_clk <= clk;
	phiC_3_rst <= rst;
	branchC_10_pValidArray_0 <= phiC_3_validArray_0;
	phiC_3_nReadyArray_0 <= branchC_10_readyArray_0;
	branchC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_3_dataOutArray_0),branchC_10_dataInArray_0'length));
	fork_14_pValidArray_0 <= phiC_3_validArray_1;
	phiC_3_nReadyArray_1 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_3_dataOutArray_1),fork_14_dataInArray_0'length));

	branchC_10_clk <= clk;
	branchC_10_rst <= rst;
	phiC_3_pValidArray_1 <= branchC_10_validArray_0;
	branchC_10_nReadyArray_0 <= phiC_3_readyArray_1;
	phiC_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_0),phiC_3_dataInArray_1'length));
	phiC_4_pValidArray_1 <= branchC_10_validArray_1;
	branchC_10_nReadyArray_1 <= phiC_4_readyArray_1;
	phiC_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_1),phiC_4_dataInArray_1'length));

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_3_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "1010";

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_4_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "0";

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_5_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "1";

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	phi_3_pValidArray_0 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_0),phi_3_dataInArray_0'length));
	phi_4_pValidArray_0 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= phi_4_readyArray_0;
	phi_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_1),phi_4_dataInArray_0'length));

	phi_13_clk <= clk;
	phi_13_rst <= rst;
	ret_0_pValidArray_0 <= phi_13_validArray_0;
	phi_13_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_13_dataOutArray_0),ret_0_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_1 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_1'length));

	phiC_4_clk <= clk;
	phiC_4_rst <= rst;
	sink_0_pValidArray_0 <= phiC_4_validArray_0;
	phiC_4_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_4_dataOutArray_0),sink_0_dataInArray_0'length));
	phi_13_pValidArray_0 <= phiC_4_validArray_1;
	phiC_4_nReadyArray_1 <= phi_13_readyArray_0;
	phi_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_4_dataOutArray_1),phi_13_dataInArray_0'length));

	MC_a_clk <= clk;
	MC_a_rst <= rst;
	a_ce0 <= MC_a_we0_ce0;
	a_we0 <= MC_a_we0_ce0;
	load_7_pValidArray_0 <= MC_a_validArray_0;
	MC_a_nReadyArray_0 <= load_7_readyArray_0;
	load_7_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_a_dataOutArray_0),load_7_dataInArray_0'length));
	end_0_pValidArray_0 <= MC_a_validArray_1;
	MC_a_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_a_dataOutArray_1),end_0_dataInArray_0'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

n: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => n_clk,
	rst => n_rst,
	dataInArray(0) => n_dataInArray_0,
	pValidArray(0) => n_pValidArray_0,
	readyArray(0) => n_readyArray_0,
	nReadyArray(0) => n_nReadyArray_0,
	validArray(0) => n_validArray_0,
	dataOutArray(0) => n_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

icmp_0: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_0_clk,
	rst => icmp_0_rst,
	dataInArray(0) => icmp_0_dataInArray_0,
	dataInArray(1) => icmp_0_dataInArray_1,
	pValidArray(0) => icmp_0_pValidArray_0,
	pValidArray(1) => icmp_0_pValidArray_1,
	readyArray(0) => icmp_0_readyArray_0,
	readyArray(1) => icmp_0_readyArray_1,
	nReadyArray(0) => icmp_0_nReadyArray_0,
	validArray(0) => icmp_0_validArray_0,
	dataOutArray(0) => icmp_0_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	nReadyArray(2) => fork_6_nReadyArray_2,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	validArray(2) => fork_6_validArray_2,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1,
	dataOutArray(2) => fork_6_dataOutArray_2
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_10: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_10_clk,
	rst => forkC_10_rst,
	dataInArray(0) => forkC_10_dataInArray_0,
	pValidArray(0) => forkC_10_pValidArray_0,
	readyArray(0) => forkC_10_readyArray_0,
	nReadyArray(0) => forkC_10_nReadyArray_0,
	nReadyArray(1) => forkC_10_nReadyArray_1,
	validArray(0) => forkC_10_validArray_0,
	validArray(1) => forkC_10_validArray_1,
	dataOutArray(0) => forkC_10_dataOutArray_0,
	dataOutArray(1) => forkC_10_dataOutArray_1
);

branchC_8: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_8_clk,
	rst => branchC_8_rst,
	dataInArray(0) => branchC_8_dataInArray_0,
	Condition(0) => branchC_8_dataInArray_1,
	pValidArray(0) => branchC_8_pValidArray_0,
	pValidArray(1) => branchC_8_pValidArray_1,
	readyArray(0) => branchC_8_readyArray_0,
	readyArray(1) => branchC_8_readyArray_1,
	nReadyArray(0) => branchC_8_nReadyArray_0,
	nReadyArray(1) => branchC_8_nReadyArray_1,
	validArray(0) => branchC_8_validArray_0,
	validArray(1) => branchC_8_validArray_1,
	dataOutArray(0) => branchC_8_dataOutArray_0,
	dataOutArray(1) => branchC_8_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

brCst_block2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block2_clk,
	rst => brCst_block2_rst,
	dataInArray(0) => brCst_block2_dataInArray_0,
	pValidArray(0) => brCst_block2_pValidArray_0,
	readyArray(0) => brCst_block2_readyArray_0,
	nReadyArray(0) => brCst_block2_nReadyArray_0,
	validArray(0) => brCst_block2_validArray_0,
	dataOutArray(0) => brCst_block2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

branch_2: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	nReadyArray(3) => fork_7_nReadyArray_3,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	validArray(3) => fork_7_validArray_3,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2,
	dataOutArray(3) => fork_7_dataOutArray_3
);

phiC_2: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_2_clk,
	rst => phiC_2_rst,
	dataInArray(0) => phiC_2_dataInArray_0,
	pValidArray(0) => phiC_2_pValidArray_0,
	readyArray(0) => phiC_2_readyArray_0,
	nReadyArray(0) => phiC_2_nReadyArray_0,
	validArray(0) => phiC_2_validArray_0,
	dataOutArray(0) => phiC_2_dataOutArray_0
);

forkC_11: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_11_clk,
	rst => forkC_11_rst,
	dataInArray(0) => forkC_11_dataInArray_0,
	pValidArray(0) => forkC_11_pValidArray_0,
	readyArray(0) => forkC_11_readyArray_0,
	nReadyArray(0) => forkC_11_nReadyArray_0,
	nReadyArray(1) => forkC_11_nReadyArray_1,
	nReadyArray(2) => forkC_11_nReadyArray_2,
	nReadyArray(3) => forkC_11_nReadyArray_3,
	validArray(0) => forkC_11_validArray_0,
	validArray(1) => forkC_11_validArray_1,
	validArray(2) => forkC_11_validArray_2,
	validArray(3) => forkC_11_validArray_3,
	dataOutArray(0) => forkC_11_dataOutArray_0,
	dataOutArray(1) => forkC_11_dataOutArray_1,
	dataOutArray(2) => forkC_11_dataOutArray_2,
	dataOutArray(3) => forkC_11_dataOutArray_3
);

branchC_9: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_9_clk,
	rst => branchC_9_rst,
	dataInArray(0) => branchC_9_dataInArray_0,
	Condition(0) => branchC_9_dataInArray_1,
	pValidArray(0) => branchC_9_pValidArray_0,
	pValidArray(1) => branchC_9_pValidArray_1,
	readyArray(0) => branchC_9_readyArray_0,
	readyArray(1) => branchC_9_readyArray_1,
	nReadyArray(0) => branchC_9_nReadyArray_0,
	nReadyArray(1) => branchC_9_nReadyArray_1,
	validArray(0) => branchC_9_validArray_0,
	validArray(1) => branchC_9_validArray_1,
	dataOutArray(0) => branchC_9_dataOutArray_0,
	dataOutArray(1) => branchC_9_dataOutArray_1
);

phi_3: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

phi_4: entity work.Mux(arch) generic map (3,1,31,31,1)
port map (
	clk => phi_4_clk,
	rst => phi_4_rst,
	Condition(0) => phi_4_dataInArray_0,
	dataInArray(0) => phi_4_dataInArray_1,
	dataInArray(1) => phi_4_dataInArray_2,
	pValidArray(0) => phi_4_pValidArray_0,
	pValidArray(1) => phi_4_pValidArray_1,
	pValidArray(2) => phi_4_pValidArray_2,
	readyArray(0) => phi_4_readyArray_0,
	readyArray(1) => phi_4_readyArray_1,
	readyArray(2) => phi_4_readyArray_2,
	nReadyArray(0) => phi_4_nReadyArray_0,
	validArray(0) => phi_4_validArray_0,
	dataOutArray(0) => phi_4_dataOutArray_0
);

load_7: entity work.mc_load_op(arch) generic map (2,2,31,32)
port map (
	clk => load_7_clk,
	rst => load_7_rst,
	dataInArray(0) => load_7_dataInArray_0,
	input_addr => load_7_dataInArray_1,
	pValidArray(0) => load_7_pValidArray_0,
	pValidArray(1) => load_7_pValidArray_1,
	readyArray(0) => load_7_readyArray_0,
	readyArray(1) => load_7_readyArray_1,
	nReadyArray(0) => load_7_nReadyArray_0,
	nReadyArray(1) => load_7_nReadyArray_1,
	validArray(0) => load_7_validArray_0,
	validArray(1) => load_7_validArray_1,
	dataOutArray(0) => load_7_dataOutArray_0,
	output_addr => load_7_dataOutArray_1
);

cst_3: entity work.Const(arch) generic map (1,1,4,4)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

icmp_8: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_8_clk,
	rst => icmp_8_rst,
	dataInArray(0) => icmp_8_dataInArray_0,
	dataInArray(1) => icmp_8_dataInArray_1,
	pValidArray(0) => icmp_8_pValidArray_0,
	pValidArray(1) => icmp_8_pValidArray_1,
	readyArray(0) => icmp_8_readyArray_0,
	readyArray(1) => icmp_8_readyArray_1,
	nReadyArray(0) => icmp_8_nReadyArray_0,
	validArray(0) => icmp_8_validArray_0,
	dataOutArray(0) => icmp_8_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

select_0: entity work.select_op(arch) generic map (3,1,32,32)
port map (
	clk => select_0_clk,
	rst => select_0_rst,
	Condition(0) => select_0_dataInArray_0,
	dataInArray(0) => select_0_dataInArray_1,
	dataInArray(1) => select_0_dataInArray_2,
	pValidArray(0) => select_0_pValidArray_0,
	pValidArray(1) => select_0_pValidArray_1,
	pValidArray(2) => select_0_pValidArray_2,
	readyArray(0) => select_0_readyArray_0,
	readyArray(1) => select_0_readyArray_1,
	readyArray(2) => select_0_readyArray_2,
	nReadyArray(0) => select_0_nReadyArray_0,
	validArray(0) => select_0_validArray_0,
	dataOutArray(0) => select_0_dataOutArray_0
);

add_9: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_9_clk,
	rst => add_9_rst,
	dataInArray(0) => add_9_dataInArray_0,
	dataInArray(1) => add_9_dataInArray_1,
	pValidArray(0) => add_9_pValidArray_0,
	pValidArray(1) => add_9_pValidArray_1,
	readyArray(0) => add_9_readyArray_0,
	readyArray(1) => add_9_readyArray_1,
	nReadyArray(0) => add_9_nReadyArray_0,
	validArray(0) => add_9_validArray_0,
	dataOutArray(0) => add_9_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

add_10: entity work.add_op(arch) generic map (2,1,31,31)
port map (
	clk => add_10_clk,
	rst => add_10_rst,
	dataInArray(0) => add_10_dataInArray_0,
	dataInArray(1) => add_10_dataInArray_1,
	pValidArray(0) => add_10_pValidArray_0,
	pValidArray(1) => add_10_pValidArray_1,
	readyArray(0) => add_10_readyArray_0,
	readyArray(1) => add_10_readyArray_1,
	nReadyArray(0) => add_10_nReadyArray_0,
	validArray(0) => add_10_validArray_0,
	dataOutArray(0) => add_10_dataOutArray_0
);

icmp_11: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_11_clk,
	rst => icmp_11_rst,
	dataInArray(0) => icmp_11_dataInArray_0,
	dataInArray(1) => icmp_11_dataInArray_1,
	pValidArray(0) => icmp_11_pValidArray_0,
	pValidArray(1) => icmp_11_pValidArray_1,
	readyArray(0) => icmp_11_readyArray_0,
	readyArray(1) => icmp_11_readyArray_1,
	nReadyArray(0) => icmp_11_nReadyArray_0,
	validArray(0) => icmp_11_validArray_0,
	dataOutArray(0) => icmp_11_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_1: entity work.fork(arch) generic map (1,2,31,31)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,2,31,31)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,31,31)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	nReadyArray(3) => fork_8_nReadyArray_3,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	validArray(3) => fork_8_validArray_3,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2,
	dataOutArray(3) => fork_8_dataOutArray_3
);

phiC_3: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_3_clk,
	rst => phiC_3_rst,
	dataInArray(0) => phiC_3_dataInArray_0,
	dataInArray(1) => phiC_3_dataInArray_1,
	pValidArray(0) => phiC_3_pValidArray_0,
	pValidArray(1) => phiC_3_pValidArray_1,
	readyArray(0) => phiC_3_readyArray_0,
	readyArray(1) => phiC_3_readyArray_1,
	nReadyArray(0) => phiC_3_nReadyArray_0,
	nReadyArray(1) => phiC_3_nReadyArray_1,
	validArray(0) => phiC_3_validArray_0,
	validArray(1) => phiC_3_validArray_1,
	dataOutArray(0) => phiC_3_dataOutArray_0,
	Condition(0) => phiC_3_dataOutArray_1
);

branchC_10: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_10_clk,
	rst => branchC_10_rst,
	dataInArray(0) => branchC_10_dataInArray_0,
	Condition(0) => branchC_10_dataInArray_1,
	pValidArray(0) => branchC_10_pValidArray_0,
	pValidArray(1) => branchC_10_pValidArray_1,
	readyArray(0) => branchC_10_readyArray_0,
	readyArray(1) => branchC_10_readyArray_1,
	nReadyArray(0) => branchC_10_nReadyArray_0,
	nReadyArray(1) => branchC_10_nReadyArray_1,
	validArray(0) => branchC_10_validArray_0,
	validArray(1) => branchC_10_validArray_1,
	dataOutArray(0) => branchC_10_dataOutArray_0,
	dataOutArray(1) => branchC_10_dataOutArray_1
);

source_1: entity work.source(arch) generic map (0,1,32,4)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

source_3: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

fork_14: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1
);

phi_13: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_13_clk,
	rst => phi_13_rst,
	Condition(0) => phi_13_dataInArray_0,
	dataInArray(0) => phi_13_dataInArray_1,
	dataInArray(1) => phi_13_dataInArray_2,
	pValidArray(0) => phi_13_pValidArray_0,
	pValidArray(1) => phi_13_pValidArray_1,
	pValidArray(2) => phi_13_pValidArray_2,
	readyArray(0) => phi_13_readyArray_0,
	readyArray(1) => phi_13_readyArray_1,
	readyArray(2) => phi_13_readyArray_2,
	nReadyArray(0) => phi_13_nReadyArray_0,
	validArray(0) => phi_13_validArray_0,
	dataOutArray(0) => phi_13_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phiC_4: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_4_clk,
	rst => phiC_4_rst,
	dataInArray(0) => phiC_4_dataInArray_0,
	dataInArray(1) => phiC_4_dataInArray_1,
	pValidArray(0) => phiC_4_pValidArray_0,
	pValidArray(1) => phiC_4_pValidArray_1,
	readyArray(0) => phiC_4_readyArray_0,
	readyArray(1) => phiC_4_readyArray_1,
	nReadyArray(0) => phiC_4_nReadyArray_0,
	nReadyArray(1) => phiC_4_nReadyArray_1,
	validArray(0) => phiC_4_validArray_0,
	validArray(1) => phiC_4_validArray_1,
	dataOutArray(0) => phiC_4_dataOutArray_0,
	Condition(0) => phiC_4_dataOutArray_1
);

MC_a: entity work.MemCont(arch) generic map (32,31,1,1,1)
port map (
	clk => MC_a_clk,
	rst => MC_a_rst,
	io_storeDataOut => a_dout0,
	io_storeAddrOut => a_address0,
	io_storeEnable => MC_a_we0_ce0,
	io_loadDataIn => a_din1,
	io_loadAddrOut => a_address1,
	io_loadEnable => a_ce1,
	io_bbReadyToPrevs(0) => MC_a_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_a_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_a_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_a_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_a_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_a_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_a_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_a_readyArray_3,
	io_wrDataPorts_valid(0) => MC_a_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_a_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_a_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_a_validArray_0,
	io_rdPortsNext_bits(0) => MC_a_dataOutArray_0,
	io_Empty_Valid => MC_a_validArray_1,
	io_Empty_Ready => MC_a_nReadyArray_1

);

end_0: entity work.end_node(arch) generic map (1,1,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_1,
	eValidArray(0) => end_0_pValidArray_0,
	pValidArray(0) => end_0_pValidArray_1,
	eReadyArray(0) => end_0_readyArray_0,
	readyArray(0) => end_0_readyArray_1,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,31,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

end behavioral; 
