Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Mar 30 18:07:30 2023
| Host         : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_methodology -file VU440_TOP_methodology_drc_routed.rpt -pb VU440_TOP_methodology_drc_routed.pb -rpx VU440_TOP_methodology_drc_routed.rpx
| Design       : VU440_TOP
| Device       : xcvu440-flga2892-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1984
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                         | 970        |
| TIMING-9  | Warning  | Unknown CDC Logic                                    | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                     | 1          |
| TIMING-16 | Warning  | Large setup violation                                | 1000       |
| TIMING-18 | Warning  | Missing input or output delay                        | 4          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 8          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[0].sr_set_flg[0]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[1].sr_set_flg[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[2].sr_set_flg[2]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[3].sr_set_flg[3]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[4].sr_set_flg[4]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[5].sr_set_flg[5]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[6].sr_set_flg[6]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[7].sr_set_flg[7]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[0].sr_clr_flg[0]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[1].sr_clr_flg[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[2].sr_clr_flg[2]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[3].sr_clr_flg[3]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg[4]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg[5]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg[6]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg[7]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/i___32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[0].sr_set_flg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[1].sr_set_flg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[2].sr_set_flg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[3].sr_set_flg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[4].sr_set_flg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[5].sr_set_flg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[6].sr_set_flg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[7].sr_set_flg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[0].sr_clr_flg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[1].sr_clr_flg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[2].sr_clr_flg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[3].sr_clr_flg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[4].sr_clr_flg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[6].sr_clr_flg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[7].sr_clr_flg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_addr_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/i___32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_wr_data_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[0].sr_set_flg[0]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[1].sr_set_flg[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[2].sr_set_flg[2]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[3].sr_set_flg[3]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[4].sr_set_flg[4]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[5].sr_set_flg[5]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[6].sr_set_flg[6]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[7].sr_set_flg[7]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[0].sr_clr_flg[0]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[1].sr_clr_flg[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[2].sr_clr_flg[2]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[3].sr_clr_flg[3]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg[4]_bret_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg_reg[4]_bret/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg_reg[4]_bret__0/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg_reg[4]_bret__1/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg_reg[4]_bret__2/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[4].sr_clr_flg_reg[4]_bret__3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg[5]_bret_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg_reg[5]_bret/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg_reg[5]_bret__0/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg_reg[5]_bret__1/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg_reg[5]_bret__2/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[5].sr_clr_flg_reg[5]_bret__3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg[6]_bret_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]_bret/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]_bret__0/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]_bret__1/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]_bret__2/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[6].sr_clr_flg_reg[6]_bret__3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg[7]_bret_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg_reg[7]_bret/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg_reg[7]_bret__0/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg_reg[7]_bret__1/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg_reg[7]_bret__2/CLR, inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_addr_fifo/genblk2[7].sr_clr_flg_reg[7]_bret__3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/i___32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_data_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[0].sr_set_flg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[1].sr_set_flg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[2].sr_set_flg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[3].sr_set_flg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[4].sr_set_flg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[5].sr_set_flg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[6].sr_set_flg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[7].sr_set_flg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[0].sr_clr_flg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[1].sr_clr_flg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[2].sr_clr_flg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[3].sr_clr_flg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[4].sr_clr_flg[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[6].sr_clr_flg[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[7].sr_clr_flg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_addr_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[7].sr_clr_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[6].sr_clr_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[5].sr_clr_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[4].sr_clr_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[3].sr_clr_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[2].sr_clr_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[1].sr_clr_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk2[0].sr_clr_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[0].sr_set_flg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[1].sr_set_flg_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[2].sr_set_flg_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[3].sr_set_flg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[4].sr_set_flg_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[5].sr_set_flg_reg[5]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[6].sr_set_flg_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/i___32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_wr_data_fifo/genblk1[7].sr_set_flg_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/CLR, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.tx_active_design_1_aurora_64b66b_0_0_cdc_to_reg/CLR, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.tx_active_stg2_reg/CLR, inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg/CLR, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.tx_active_design_1_aurora_64b66b_1_0_cdc_to_reg/CLR, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.tx_active_stg2_reg/CLR, inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__100, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1018, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1052, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1086, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1120, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1154, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1188, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1222, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1256, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1290, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1324, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__134, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1358, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1392, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1426, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1460, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1494, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1528, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1562, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1596, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1630, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1664, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__168, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1698, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1732, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1766, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1800, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1834, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1868, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1902, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1936, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__1970, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__2004, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__202, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__2038, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__2072, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__2106, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__2140, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__2174, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__236, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__270, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__304, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__338, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__372, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__406, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__440, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__474, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__508, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__542, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__576, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__610, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__644, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__66, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__678, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__712, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__746, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__780, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__814, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__848, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__882, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__916, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__950, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_1__984, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[15]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[18]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__106, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__130, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__142, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__154, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__166, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__178, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__190, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__202, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__214, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__226, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__238, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__250, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__262, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__274, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__286, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__298, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__310, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__322, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__334, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__346, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__358, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__370, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__382, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__394, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__406, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__418, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__430, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__442, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__454, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__466, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__478, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__490, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__502, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__514, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__526, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__538, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__550, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__562, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__574, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__586, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#247 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__598, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#248 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__610, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#249 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__622, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#250 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__634, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#251 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__646, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#252 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__658, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#253 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__670, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#254 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__682, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#255 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__694, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#256 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__70, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#257 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__706, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#258 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__718, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#259 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__730, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#260 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__742, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#261 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__754, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#262 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__766, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#263 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__82, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 165 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#264 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__82_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#265 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[0]_i_2__94, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_inf_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_nan_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_s_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_s_r/q_reg[0]/CLR (the first 15 of 172 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#266 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#267 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#268 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#269 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#270 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#271 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#272 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#273 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#274 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#275 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#276 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#277 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#278 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#279 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#280 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#281 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#282 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#283 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#284 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#285 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#286 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#287 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#288 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#289 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#290 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#291 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#292 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#293 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#294 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#295 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#296 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#297 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#298 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#299 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#300 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#301 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#302 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#303 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#304 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#305 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#306 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#307 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#308 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#309 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#310 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#311 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#312 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#313 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#314 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#315 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#316 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#317 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#318 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#319 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#320 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#321 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#322 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#323 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#324 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#325 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#326 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#327 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#328 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#329 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[18]_bret__0_bret__1_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__0_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret_bret__3/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#330 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#331 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#332 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#333 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#334 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#335 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#336 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#337 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#338 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#339 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#340 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#341 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#342 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#343 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#344 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#345 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#346 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#347 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#348 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#349 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#350 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#351 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#352 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#353 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#354 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#355 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#356 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#357 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#358 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#359 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#360 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#361 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#362 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#363 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#364 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#365 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#366 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#367 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#368 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#369 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#370 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#371 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#372 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#373 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#374 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#375 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#376 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#377 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#378 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#379 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#380 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#381 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#382 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#383 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#384 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#385 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#386 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#387 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#388 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#389 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#390 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#391 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#392 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#393 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[20]_bret_bret__4_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#394 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#395 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#396 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__100, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#397 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__102, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#398 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__104, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#399 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__106, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#400 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__108, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#401 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__110, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#402 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__112, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#403 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__114, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#404 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__116, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#405 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#406 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#407 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__120, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#408 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__122, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#409 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__124, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#410 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__126, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#411 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#412 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#413 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#414 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#415 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#416 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#417 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#418 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#419 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#420 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#421 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#422 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#423 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#424 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#425 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#426 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#427 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#428 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#429 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#430 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#431 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#432 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#433 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#434 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#435 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#436 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#437 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#438 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#439 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__64, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#440 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__66, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#441 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__68, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#442 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__70, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#443 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__72, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#444 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__74, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#445 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__76, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#446 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__78, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#447 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#448 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__80, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#449 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__82, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#450 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__84, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#451 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__86, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#452 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__88, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#453 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__90, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#454 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__92, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#455 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__94, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#456 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__96, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#457 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[28]_bret_bret__0_i_2__98, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret_bret__1/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#458 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#459 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#460 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#461 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#462 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#463 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#464 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#465 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#466 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#467 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#468 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#469 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#470 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#471 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#472 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#473 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#474 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#475 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#476 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#477 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#478 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#479 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#480 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#481 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#482 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#483 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#484 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#485 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#486 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#487 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#488 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#489 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#490 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#491 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#492 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#493 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[21]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[23]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[23]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[24]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[24]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[24]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]_bret__0_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]_bret__0_bret__4/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#494 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#495 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#496 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#497 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#498 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#499 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#500 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#501 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#502 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#503 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#504 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__4_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__2/CLR (the first 15 of 66 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#505 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#506 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#507 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#508 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#509 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#510 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#511 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#512 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#513 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#514 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#515 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#516 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#517 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#518 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#519 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#520 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#521 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#522 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[5]_bret__4_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[0]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_bret__0_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]_bret_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[1]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[20]_bret__0_bret__0/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#523 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#524 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#525 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__100, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#526 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__102, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#527 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__104, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#528 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__106, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#529 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__108, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#530 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__110, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#531 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__112, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#532 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__114, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#533 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__116, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#534 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#535 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#536 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__120, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#537 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__122, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#538 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__124, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#539 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__126, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#540 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#541 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#542 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#543 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#544 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#545 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#546 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#547 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#548 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#549 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#550 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#551 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#552 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#553 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#554 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#555 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#556 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#557 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#558 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#559 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#560 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#561 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#562 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#563 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#564 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#565 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#566 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#567 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#568 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__64, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#569 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__66, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#570 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__68, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#571 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__70, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#572 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__72, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#573 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__74, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#574 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__76, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#575 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__78, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#576 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#577 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__80, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#578 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__82, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#579 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__84, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#580 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__86, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#581 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__88, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#582 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__90, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#583 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__92, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#584 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__94, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#585 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__96, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#586 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[6]_bret_i_2__98, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[12]_bret__4/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1h/ex2d_r/q_reg[13]_bret__1/CLR (the first 15 of 96 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#587 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__103, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#588 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__108, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#589 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__113, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#590 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#591 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__123, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#592 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__128, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#593 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#594 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__133, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#595 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__138, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#596 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__143, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#597 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__148, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#598 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__153, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#599 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__158, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#600 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__163, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#601 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__168, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#602 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__173, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#603 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__178, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#604 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#605 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__183, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#606 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__188, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#607 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__193, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#608 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__198, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#609 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__203, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#610 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__208, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#611 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__213, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#612 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__218, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#613 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__223, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#614 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__228, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#615 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#616 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__233, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#617 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__238, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#618 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__243, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#619 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__248, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#620 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__253, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#621 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__258, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#622 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__263, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#623 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__268, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#624 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__273, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#625 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__278, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#626 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#627 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__283, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#628 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__288, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#629 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__293, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#630 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__298, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#631 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#632 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__303, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#633 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__308, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#634 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__313, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#635 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__318, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#636 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#637 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#638 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#639 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#640 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#641 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#642 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__63, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#643 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__68, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#644 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__73, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#645 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__78, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#646 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#647 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__83, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#648 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__88, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#649 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__93, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#650 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[7]_i_2__98, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[16]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__2/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[17]_bret__3/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__0/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__1/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]_bret__2/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#651 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__108, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#652 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#653 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__128, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#654 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__138, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#655 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__148, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#656 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__158, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#657 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__168, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#658 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__178, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#659 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#660 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__188, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#661 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__198, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#662 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__208, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#663 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__218, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#664 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__228, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#665 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__238, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#666 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__248, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#667 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__258, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#668 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__268, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#669 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__278, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#670 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#671 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__288, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#672 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__298, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#673 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__308, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#674 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__318, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#675 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__328, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#676 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__338, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#677 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__348, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#678 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__358, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#679 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__368, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#680 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__378, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#681 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#682 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__388, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#683 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__398, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#684 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__408, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#685 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__418, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#686 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__428, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#687 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__438, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#688 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__448, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#689 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__458, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#690 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__468, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#691 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__478, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#692 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#693 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__488, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#694 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__498, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#695 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__508, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#696 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__518, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#697 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__528, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#698 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__538, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#699 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__548, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#700 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__558, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#701 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__568, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#702 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__578, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#703 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#704 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__588, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#705 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__598, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#706 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__608, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#707 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__618, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#708 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__628, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#709 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__638, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#710 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__68, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#711 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__78, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#712 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#713 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__88, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#714 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/q[8]_i_1__98, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_zero_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[3]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[4]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[5]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[6]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[7]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[10]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[22]/CLR (the first 15 of 125 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#715 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#716 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#717 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#718 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#719 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#720 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#721 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#722 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#723 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#724 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#725 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#726 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#727 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#728 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#729 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#730 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#731 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#732 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#733 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#734 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#735 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#736 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#737 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#738 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#739 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#740 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#741 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#742 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#743 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#744 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#745 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#746 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#747 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#748 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#749 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#750 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#751 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#752 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#753 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#754 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#755 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#756 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#757 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#758 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#759 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#760 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#761 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#762 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#763 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#764 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#765 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#766 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#767 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#768 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#769 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#770 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#771 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#772 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#773 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#774 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#775 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#776 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#777 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#778 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur0[61]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[12]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[20]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[28]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur0_reg[36]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#779 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#780 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#781 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#782 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#783 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#784 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#785 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#786 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#787 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#788 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#789 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#790 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#791 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#792 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#793 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#794 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#795 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#796 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#797 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#798 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#799 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#800 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#801 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#802 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#803 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#804 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#805 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#806 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#807 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#808 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#809 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#810 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#811 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#812 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#813 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#814 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#815 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#816 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#817 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#818 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#819 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#820 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#821 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#822 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#823 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#824 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#825 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#826 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#827 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#828 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#829 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#830 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#831 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#832 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#833 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#834 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#835 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#836 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#837 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#838 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#839 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#840 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#841 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#842 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur1[63]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[26]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[2]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[32]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur1_reg[39]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#843 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#844 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#845 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#846 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#847 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#848 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#849 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#850 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#851 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#852 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#853 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#854 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#855 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#856 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#857 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#858 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#859 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#860 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#861 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#862 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#863 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#864 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#865 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#866 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#867 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#868 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#869 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#870 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#871 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#872 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#873 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#874 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#875 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#876 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#877 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#878 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#879 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#880 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#881 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#882 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#883 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#884 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#885 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#886 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#887 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#888 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#889 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#890 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#891 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#892 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#893 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#894 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#895 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#896 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#897 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#898 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#899 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#900 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#901 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#902 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#903 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#904 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#905 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#906 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur2[62]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[17]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[1]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[25]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[33]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[34]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur2_reg[35]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#907 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#908 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#909 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#910 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#911 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#912 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#913 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#914 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#915 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#916 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#917 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#918 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#919 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#920 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#921 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#922 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#923 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#924 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#925 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#926 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#927 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#928 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#929 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#930 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#931 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#932 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#933 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[32].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#934 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[33].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#935 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[34].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#936 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[35].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#937 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[36].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#938 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[37].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#939 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[38].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#940 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[39].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#941 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[40].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#942 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#943 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[41].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#944 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[42].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#945 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[43].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#946 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[44].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#947 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[45].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#948 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[46].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#949 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[47].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#950 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[48].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#951 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[49].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#952 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[50].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#953 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#954 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[51].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#955 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[52].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#956 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[53].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#957 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[54].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#958 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[55].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#959 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[56].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#960 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[57].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#961 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[58].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#962 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[59].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#963 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[60].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#964 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#965 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[61].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#966 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[62].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#967 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[63].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#968 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#969 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#970 Warning
LUT drives async reset alert  
LUT cell inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/ur4[63]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[0]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[11]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[13]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[14]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[16]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[19]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[21]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[22]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[24]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[27]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[29]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[30]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[35]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[36]/CLR, inst_design_1_wrapper/design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/spu1/ur4_reg[37]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][410]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[410]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][368]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[304]_bret__2/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__4/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__6/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][21]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__648/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][238]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[494]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][93]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[413]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][49]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__248/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][93]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__663/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][148]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[468]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][114]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[498]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__439/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][119]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__581/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][31]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__158/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][316]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[124]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][156]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[412]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__8/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][497]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[433]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][386]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[322]_bret__2/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][280]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[408]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][322]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[258]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][386]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[386]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][409]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[89]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][79]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__396/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][462]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[334]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][17]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[465]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][484]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[292]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][152]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[408]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][462]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[78]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][50]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__981/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][66]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__331/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][102]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__698/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][486]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[230]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][9]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__48/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][192]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][9]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__46/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][157]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[413]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][410]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[346]_bret__4/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][486]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[422]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][60]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__303/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][166]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__941/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][63]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[349]_bret__0_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][339]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[403]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][78]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__391/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__121/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][75]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__314/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][92]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[28]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][339]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[147]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][60]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__239/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__17/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][13]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__386/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__5/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][120]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__586/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][148]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[404]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__0/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__2/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__12/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__8/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][238]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[174]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][197]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[325]_bret__1_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][14]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[398]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][11]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__56/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][251]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[379]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][465]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[17]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][102]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__449/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][39]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__703/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][75]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__376/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][334]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[462]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][39]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__946/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][432]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[368]_bret__4/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][83]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__416/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][361]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[425]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][465]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[81]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][14]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__329/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][94]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__471/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][57]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__591/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][113]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__561/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][56]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__283/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][306]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[370]_bret__0_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][132]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[388]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][218]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[474]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][229]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[101]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][226]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[482]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][48]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[432]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][83]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__837/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][31]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__476/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][249]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[57]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][339]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[467]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][180]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[436]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][316]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[188]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][68]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__802/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][63]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__611/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][123]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[59]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][459]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[331]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][413]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[285]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][156]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__671/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][31]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[479]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][350]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[158]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][154]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__859/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][113]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[497]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][205]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[141]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__7/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__14/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__10/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__15/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][108]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__897/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][148]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[20]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][410]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[154]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][336]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[144]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[452]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][372]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[244]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][69]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__346/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][363]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__953/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][409]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[281]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][450]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[2]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__992/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[7].sr_wr_flg_reg[7]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][240]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__558/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][463]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[79]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][217]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[409]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][50]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__743/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][144]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__401/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][384]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][459]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[203]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__681/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[393]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][216]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[344]_bret__3_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__446/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__3/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][180]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[372]_bret_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][356]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[420]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][422]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[294]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][226]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[162]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][162]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[98]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__15/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__4/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__0/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][288]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][352]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[480]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][119]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[55]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][216]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[472]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][107]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__718/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][465]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[209]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][424]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[168]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][410]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[282]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__11/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__13/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][60]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__559/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][154]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[410]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][238]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__902/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][98]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__683/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.134 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][413]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[29]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][19]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__646/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__19/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][68]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[388]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__7/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__9/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__18/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[12]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][292]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][424]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[488]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[132]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][480]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[480]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][93]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__466/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][93]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[477]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][81]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[17]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][154]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__658/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[196]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][97]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__486/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][88]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[408]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__384/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][93]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__404/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][217]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__855/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][19]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__98/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][97]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[33]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][322]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[130]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__0/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__11/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__9/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[56]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][148]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__844/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[4]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__2/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__5/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][164]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[420]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][105]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[489]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][409]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[473]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__17/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__16/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][90]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__451/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][249]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[505]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][249]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__929/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][180]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__753/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][322]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[386]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][339]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[19]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][105]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__521/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][105]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__894/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][413]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[157]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__925/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][19]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__838/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__304/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][102]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[38]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[12]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][132]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][14]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__633/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][36]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.184 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][258]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][72]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__1038/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][144]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[400]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[2]_rep__2/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][162]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[418]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][121]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__928/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__48/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][325]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[69]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][132]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__341/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][24]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__656/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][327]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][288]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__872/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][497]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[305]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][19]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__354/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[1].sr_wr_flg_reg[1]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][281]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[409]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][432]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[432]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[9]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][164]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][432]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[112]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][114]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[50]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][39]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__198/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][465]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[337]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][83]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[467]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][228]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[324]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][9]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__816/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][69]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[453]_bret_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][169]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[105]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][180]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[244]_bret__1_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][148]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__421/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[260]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][217]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[153]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][123]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[251]_bret__0_bret__2/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][102]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__506/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][162]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__491/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][105]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[41]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[473]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][240]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[432]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][372]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[52]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][194]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__1017/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][72]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__361/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__1047/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][325]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[133]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__6/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][16]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[464]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][194]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[75]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__626/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[184]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][432]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[304]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__882/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][252]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__778/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][39]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__134/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][108]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[492]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][361]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[489]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__12/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__5/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__6/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__18/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][84]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[404]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][325]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[453]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][203]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__618/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][100]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__856/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][84]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__643/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][361]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[169]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_mcid_reg[2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][356]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][107]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[43]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][132]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[452]_bret_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__813/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][81]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[465]_bret_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.268 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[3].sr_wr_flg_reg[3]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.268 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][226]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][372]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[500]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][68]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__588/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][81]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__406/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][292]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[484]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[2].sr_wr_flg_reg[2]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[6].sr_wr_flg_reg[6]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][90]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[26]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__661/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][240]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[352]_bret__4/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__9/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__14/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__3/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][108]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[44]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.296 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][375]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[503]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][48]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__499/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][424]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[40]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][192]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__323/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][162]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[34]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.301 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][84]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__359/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][432]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[496]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][128]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][465]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[145]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][16]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__828/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][228]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__817/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[409]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][123]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__1090/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][292]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][196]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][260]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][107]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__474/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.322 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][194]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[322]_bret__1_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][25]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__128/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][205]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][88]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[24]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[0]_rep__13/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][107]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__531/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][90]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[474]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][128]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__261/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][484]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[164]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[36]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][81]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__832/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][144]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][164]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[100]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][281]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[25]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][290]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][352]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][16]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][281]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][368]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[432]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][112]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__556/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][360]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][107]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__1072/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][16]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__83/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[5].sr_wr_flg_reg[5]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][231]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[12]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][100]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][424]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[296]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[4].sr_wr_flg_reg[4]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][2]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][452]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[68]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[2].sr_set_flg_reg[2]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.383 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__269/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__874/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__1046/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][36]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][372]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[180]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][356]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][103]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[39]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][88]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__441/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][149]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][34]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[0].sr_wr_flg_reg[0]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][88]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[472]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][68]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__279/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][103]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__511/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][143]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__578/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][224]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][114]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__566/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wcnt_reg[1]_rep__20/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[1].sr_set_flg_reg[1]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][96]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__481/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][132]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][325]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[484]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][368]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.410 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][267]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[139]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.410 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][213]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][480]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[352]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][376]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[312]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][16]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[400]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][352]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][237]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][0]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][352]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__876/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][196]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][162]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][372]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[116]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][365]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][322]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[66]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][224]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__483/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][88]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[344]_bret__3_bret__2/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][269]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][352]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][121]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[505]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][310]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.432 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[6].sr_set_flg_reg[6]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.434 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][322]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][32]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__163/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][208]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][256]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][103]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[487]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][10]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][260]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][16]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__339/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][366]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][128]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.461 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][35]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][16]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__636/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][267]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][256]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[384]_bret_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][279]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][303]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.467 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][337]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][324]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][236]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][308]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][107]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__956/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[4].sr_set_flg_reg[4]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.474 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][297]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][160]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][32]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][241]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][432]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[176]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][354]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.480 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[3].sr_set_flg_reg[3]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[386]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][207]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.487 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][480]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.487 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][263]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][249]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.489 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][271]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.491 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][239]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][186]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][373]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.496 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][116]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.496 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][336]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][119]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][199]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][229]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][309]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][369]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][250]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][22]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][151]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][176]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][32]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__99/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][344]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][100]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__501/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][0]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.509 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][103]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[0].sr_set_flg_reg[0]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][266]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][21]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][384]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__2/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.512 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][480]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[416]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][117]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][313]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][221]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.521 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][110]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][256]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__618/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][247]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[7].sr_set_flg_reg[7]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][276]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][291]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][29]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][256]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][13]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][134]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.538 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][274]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][363]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][141]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][106]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][131]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][295]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][240]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[48]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[384]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][30]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.553 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][277]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.553 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][349]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][104]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][333]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][160]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][324]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][306]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][20]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][317]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][319]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][230]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][32]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][15]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][372]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][224]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.570 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[3][240]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__738/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.571 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/genblk1[5].sr_set_flg_reg[5]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][203]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][288]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][133]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -1.576 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][218]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][351]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -1.585 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][206]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[7][73]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__366/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][217]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][183]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][255]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -1.591 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][367]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -1.593 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[288]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][105]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][174]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -1.596 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][155]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][158]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][191]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][215]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][28]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][362]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][197]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][171]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][166]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][320]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][352]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[224]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][129]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][153]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][185]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][187]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][142]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][170]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret__1_bret__321/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][370]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -1.615 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][118]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -1.615 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][159]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][283]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][285]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][273]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -1.619 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][304]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][192]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -1.625 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][320]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -1.626 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][256]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__794/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][27]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][288]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__675/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -1.630 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][235]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][299]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][335]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][238]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][364]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -1.636 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][17]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][346]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -1.640 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][135]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -1.640 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][245]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][112]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][209]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -1.642 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][329]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[192]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][233]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][210]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][223]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][227]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][261]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][246]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][294]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -1.648 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][300]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -1.648 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][305]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -1.648 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][361]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][345]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -1.650 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][272]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][115]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][355]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -1.652 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][301]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][31]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][198]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][24]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][287]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][311]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][357]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][358]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[4][0]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__796/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][286]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -1.661 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][244]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][302]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][222]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][323]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[384]_bret_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][307]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -1.668 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][232]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -1.668 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][343]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][125]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][177]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][289]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][321]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -1.671 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][331]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -1.672 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][107]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -1.673 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][138]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -1.673 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][280]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__421/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[416]_bret_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -1.675 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][384]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[128]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -1.675 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][130]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -1.676 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][175]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -1.676 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][252]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][359]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[1][416]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[32]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][245]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][293]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][139]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][152]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][216]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][234]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][315]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][219]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][18]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -1.693 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][189]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][165]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][330]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][126]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -1.697 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][173]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][1]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][163]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][254]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[448]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][113]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][114]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -1.705 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][312]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[480]_bret/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][127]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -1.710 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][156]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -1.715 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][146]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -1.716 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][195]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][288]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[160]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -1.721 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][334]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -1.722 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][220]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][190]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][316]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][111]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][14]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][270]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][157]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][384]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[0]_bret__3/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][184]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -1.733 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][278]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -1.736 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][168]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -1.737 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][284]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -1.737 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][350]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -1.738 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][339]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[2][64]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[0]_bret__1/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][181]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][296]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][326]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][33]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][225]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -1.746 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_tdata_reg[229]_bret_bret__673/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -1.746 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][353]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -1.747 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][121]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][164]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -1.753 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][167]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][120]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][341]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][145]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][347]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][318]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][137]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -1.778 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][122]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][212]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][248]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][348]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][257]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][314]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][150]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -1.789 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][193]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][19]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -1.792 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][253]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -1.793 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][178]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][251]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -1.798 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[64]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -1.798 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][338]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][26]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][123]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][124]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -1.807 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][204]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][102]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -1.815 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][214]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][371]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -1.819 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][179]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][182]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][275]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -1.826 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][328]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][242]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -1.831 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][201]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][200]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][262]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][101]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][282]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -1.836 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][154]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -1.839 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][23]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -1.840 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][148]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -1.843 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[5][448]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[320]_bret__0/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][298]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][11]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -1.849 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][215]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][202]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][243]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][264]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][161]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][169]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][340]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][342]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][332]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -1.877 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][268]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -1.878 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][108]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -1.881 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][149]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -1.889 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][147]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -1.890 ns between inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[6][160]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_aurora_ctrl/sr_tx_data_tmp_reg[96]/D (clocked by aurora_64b66b_1_user_clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][136]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -1.898 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][180]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][12]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -1.911 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][172]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][259]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -1.923 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][211]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][265]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][188]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][25]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -1.945 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_mcid_reg[2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][253]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -1.950 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][140]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -1.961 ns between inst_design_1_wrapper/design_1_i/C2C_SLAVE_TOP_0/inst/inst_s_top/inst_rd_in/sr_rvalid_reg/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][109]/CE (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -1.968 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][249]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -1.989 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][20]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -1.990 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][266]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -2.012 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][327]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][312]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][217]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -2.023 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][298]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -2.025 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][118]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -2.026 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][151]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -2.027 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][323]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][158]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][222]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -2.037 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][311]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][230]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -2.045 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][359]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -2.057 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][105]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][27]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -2.061 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][295]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -2.071 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][313]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -2.074 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][270]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][199]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][183]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][113]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][220]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][353]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -2.128 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][194]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -2.140 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][344]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -2.144 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][213]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][101]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][200]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][210]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -2.152 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][287]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -2.159 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][110]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -2.159 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][354]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -2.169 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][163]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -2.171 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][345]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -2.174 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][186]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -2.175 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][309]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -2.180 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][226]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][204]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][252]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][278]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][372]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -2.202 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][347]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -2.215 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][361]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][284]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -2.222 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][304]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -2.224 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][198]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -2.226 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][135]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][261]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -2.229 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][21]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -2.229 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][30]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -2.233 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][310]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][2]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -2.239 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][223]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][251]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][31]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][155]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][229]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -2.254 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][23]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -2.256 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][308]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][322]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][371]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -2.260 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][365]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -2.261 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][246]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][104]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -2.264 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][329]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -2.272 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][262]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -2.274 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][258]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -2.274 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][369]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -2.275 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_mcid_reg[2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][349]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -2.276 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][121]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][357]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -2.285 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][297]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][138]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][360]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -2.288 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][190]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -2.288 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][321]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_mcid_reg[2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][154]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][286]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -2.293 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][280]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -2.294 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][231]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][159]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][225]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][124]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][348]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -2.305 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][336]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -2.306 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][358]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][355]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -2.310 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][234]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -2.313 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][236]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][195]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][350]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -2.321 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][244]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -2.321 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][259]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -2.322 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][326]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -2.323 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][351]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -2.325 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][193]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -2.325 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][202]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -2.325 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][218]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][157]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][254]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][314]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -2.328 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][318]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -2.333 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][16]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][17]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][134]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -2.339 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][293]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -2.342 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][187]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -2.342 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][303]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/reg_ctrl_mcid_reg[2]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][285]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][122]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][268]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -2.353 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][232]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][133]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -2.354 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][147]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -2.355 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][170]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -2.355 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][197]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -2.362 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][10]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -2.363 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][307]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -2.366 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][167]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -2.366 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][250]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -2.371 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][185]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -2.372 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][289]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -2.376 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][13]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -2.377 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][305]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -2.380 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][362]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][24]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][269]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -2.382 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][165]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][334]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][337]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -2.393 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][219]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -2.393 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][363]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -2.394 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][316]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -2.397 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][182]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -2.400 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][221]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][255]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][34]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -2.407 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][150]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][211]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -2.416 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][328]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -2.419 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][265]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -2.423 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][341]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -2.424 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][233]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -2.425 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][179]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -2.427 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][300]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -2.430 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][26]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -2.431 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][144]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -2.436 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][272]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -2.438 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][19]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][131]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -2.444 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][267]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][290]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][263]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][294]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][299]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -2.452 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][237]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -2.455 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][281]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -2.456 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][243]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -2.457 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][168]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -2.458 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][137]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][339]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][141]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -2.468 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][173]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -2.469 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][29]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -2.471 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][176]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -2.472 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][216]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][201]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -2.477 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][18]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -2.477 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][247]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -2.477 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][346]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -2.483 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][338]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][126]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][241]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -2.488 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][301]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -2.489 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][28]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][319]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][331]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][283]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][161]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][116]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][364]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][207]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][115]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -2.512 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][315]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -2.512 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][367]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -2.517 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][175]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -2.518 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][174]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -2.519 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][106]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][145]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -2.522 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][180]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -2.529 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][136]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -2.531 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][317]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -2.532 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][191]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -2.546 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][166]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -2.546 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][275]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -2.547 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][162]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -2.552 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][205]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -2.552 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][22]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][143]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -2.556 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][240]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -2.556 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][330]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -2.561 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][1]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -2.562 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][33]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -2.565 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][366]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -2.566 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][239]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -2.569 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][130]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][171]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][177]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -2.578 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][129]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -2.579 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][153]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -2.582 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][25]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -2.584 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][117]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -2.588 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][342]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -2.590 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][156]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -2.599 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][333]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -2.602 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][212]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][12]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -2.609 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][370]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -2.614 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][248]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][15]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][227]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][282]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -2.622 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][123]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -2.626 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][140]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -2.627 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][169]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -2.629 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][178]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -2.631 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][114]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -2.633 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][119]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][127]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][291]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][302]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -2.634 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][340]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -2.640 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][107]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -2.643 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][148]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -2.660 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][189]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -2.660 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][238]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][188]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][257]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][274]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -2.662 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][172]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][325]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][368]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][139]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -2.673 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][112]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -2.680 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][120]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -2.689 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][335]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -2.693 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][214]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -2.696 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][184]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][208]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -2.721 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][343]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -2.726 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][206]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -2.727 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][296]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -2.740 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][271]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -2.740 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][279]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][203]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -2.755 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][306]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -2.758 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][277]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -2.761 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][235]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -2.762 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][35]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -2.765 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][142]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -2.767 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][181]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -2.772 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][273]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -2.773 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][209]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -2.783 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][125]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -2.786 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][11]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][152]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -2.801 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][14]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -2.809 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][332]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -2.810 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][242]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -2.818 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][108]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -2.831 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][276]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -2.838 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][111]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -2.840 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][264]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -2.846 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][102]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -2.848 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][103]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -2.851 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][109]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -2.885 ns between inst_design_1_wrapper/design_1_i/emax6_0/inst/fsm/axiif_addr_d_reg[7]/C (clocked by AXI_CLK) and inst_design_1_wrapper/design_1_i/C2C_MASTER_TOP_0/inst/inst_m_top/inst_rd_dat_fifo/sr_wdata0_reg[0][146]/D (clocked by AXI_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on EXT_RESET relative to clock(s) AXI_CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) INIT_CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) INIT_CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) INIT_CLK
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock aurora_64b66b_0_user_clk_out is referenced by name inside timing constraint (see constraint position 33 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock aurora_64b66b_0_user_clk_out is referenced by name inside timing constraint (see constraint position 34 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock aurora_64b66b_0_user_clk_out is referenced by name inside timing constraint (see constraint position 41 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock aurora_64b66b_1_user_clk_out is referenced by name inside timing constraint (see constraint position 35 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O]
Related violations: <none>

TIMING-28#5 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock aurora_64b66b_1_user_clk_out is referenced by name inside timing constraint (see constraint position 36 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O]
Related violations: <none>

TIMING-28#6 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock aurora_64b66b_1_user_clk_out is referenced by name inside timing constraint (see constraint position 42 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O]
Related violations: <none>

TIMING-28#7 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock rxoutclk_out[0] is referenced by name inside timing constraint (see constraint position 39 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK]
Related violations: <none>

TIMING-28#8 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock rxoutclk_out[0]_1 is referenced by name inside timing constraint (see constraint position 40 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK]
Related violations: <none>


