Implementation of a Five-Stage Pipelined CPU

(1) Instruction Fetch (IF)<br>
(2) Instruction Decode (ID)<br>
(3) Execute (EXE)<br>
(4) Memory (MEM)<br>
(5) Writeback (WB)<br>

Lab 3: IF, ID<br>
Lab 4: 
Lab 5: 
