# vlsi-rtl-ip-library
ndustry-standard RTL IP blocks for front-end VLSI design. Includes synthesizable, reusable, parameterized modules with lint-clean coding (Verible/Spyglass). Fully testbench-validated using Icarus/Verilator and GTKWave. Built for Qualcomm, NVIDIA, Intel, AMD interview-level and production-grade design readiness.
