// Seed: 3408193540
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    output tri id_8
    , id_10
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1
    , id_11,
    input tri id_2,
    output tri1 id_3,
    input tri id_4,
    output supply0 id_5
    , id_12,
    input tri1 id_6,
    output supply0 id_7,
    output logic id_8,
    input supply1 id_9
);
  always begin : LABEL_0
    id_8 <= -1 & 1;
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_6,
      id_6,
      id_4,
      id_4,
      id_7,
      id_1
  );
endmodule
