

================================================================
== Vitis HLS Report for 'avgB'
================================================================
* Date:           Fri Jun 28 16:03:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.310 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2|  16.000 ns|  16.000 ns|    2|    2|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     218|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     174|    -|
|Register         |        -|     -|     143|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     143|     392|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln199_1_fu_219_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln199_fu_364_p2               |         +|   0|  0|  21|          14|          14|
    |add_ln202_fu_433_p2               |         +|   0|  0|  27|          20|          20|
    |add_ln203_fu_445_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln206_fu_236_p2               |         +|   0|  0|  15|           8|           1|
    |thr_fu_378_p2                     |         +|   0|  0|  20|          13|          13|
    |and_ln199_fu_397_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_121                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_128                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_144                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_231                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_248                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_252                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_267                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_273                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state2     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_128_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_32_i_nbreadreq_fu_120_p3      |       and|   0|  0|   2|           1|           0|
    |icmp_ln200_fu_425_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln206_fu_247_p2              |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_condition_260                  |        or|   0|  0|   2|           1|           1|
    |select_ln199_fu_409_p3            |    select|   0|  0|  14|           1|          12|
    |thr_1_fu_417_p3                   |    select|   0|  0|  13|           1|          13|
    |xor_ln199_1_fu_403_p2             |       xor|   0|  0|   2|           1|           1|
    |xor_ln199_fu_391_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 218|         117|         124|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter0_fsm                        |  14|          3|    2|          6|
    |ap_NS_iter1_fsm                        |  14|          3|    2|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_179_p4  |  14|          3|    3|          9|
    |avg_pre_header_cnt_1                   |   9|          2|    8|         16|
    |avg_pre_header_sum_1                   |  14|          3|   20|         60|
    |n                                      |   9|          2|    8|         16|
    |ps_2                                   |  26|          5|    3|         15|
    |real_start                             |   9|          2|    1|          2|
    |s_avgAHeader_blk_n                     |   9|          2|    1|          2|
    |s_avgASamples_blk_n                    |   9|          2|    1|          2|
    |s_avgBPreHeader_blk_n                  |   9|          2|    1|          2|
    |s_avgBPreHeader_din                    |  20|          4|   64|        256|
    |s_avgBSamplesOut_blk_n                 |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 174|         37|  116|        396|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                  |   2|   0|    2|          0|
    |ap_CS_iter1_fsm                  |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |apv_id_2                         |   4|   0|    4|          0|
    |avg                              |  13|   0|   13|          0|
    |avg_header_tag_reg_600           |   1|   0|    1|          0|
    |avg_pre_header_cnt_1             |   8|   0|    8|          0|
    |avg_pre_header_sum_1             |  20|   0|   20|          0|
    |avg_pre_header_tag_1             |   1|   0|    1|          0|
    |m_apvThrB_load_reg_583           |  13|   0|   13|          0|
    |n                                |   8|   0|    8|          0|
    |n_load_reg_558                   |   8|   0|    8|          0|
    |ps_2                             |   3|   0|    3|          0|
    |ps_2_load_reg_550                |   3|   0|    3|          0|
    |ps_2_load_reg_550_pp0_iter0_reg  |   3|   0|    3|          0|
    |s_avgAHeader_read_reg_595        |  32|   0|   32|          0|
    |sample_data_reg_577              |  13|   0|   13|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_32_i_reg_554                 |   1|   0|    1|          0|
    |tmp_32_i_reg_554_pp0_iter0_reg   |   1|   0|    1|          0|
    |tmp_i_41_reg_569                 |   1|   0|    1|          0|
    |tmp_i_reg_573                    |   1|   0|    1|          0|
    |tmp_i_reg_573_pp0_iter0_reg      |   1|   0|    1|          0|
    |trunc_ln149_reg_604              |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 143|   0|  143|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|              avgB|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|              avgB|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|              avgB|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|              avgB|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|              avgB|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|              avgB|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|              avgB|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|              avgB|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|              avgB|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|              avgB|  return value|
|s_avgASamples_dout               |   in|   13|     ap_fifo|     s_avgASamples|       pointer|
|s_avgASamples_num_data_valid     |   in|    3|     ap_fifo|     s_avgASamples|       pointer|
|s_avgASamples_fifo_cap           |   in|    3|     ap_fifo|     s_avgASamples|       pointer|
|s_avgASamples_empty_n            |   in|    1|     ap_fifo|     s_avgASamples|       pointer|
|s_avgASamples_read               |  out|    1|     ap_fifo|     s_avgASamples|       pointer|
|s_avgBSamplesOut_din             |  out|   13|     ap_fifo|  s_avgBSamplesOut|       pointer|
|s_avgBSamplesOut_num_data_valid  |   in|    2|     ap_fifo|  s_avgBSamplesOut|       pointer|
|s_avgBSamplesOut_fifo_cap        |   in|    2|     ap_fifo|  s_avgBSamplesOut|       pointer|
|s_avgBSamplesOut_full_n          |   in|    1|     ap_fifo|  s_avgBSamplesOut|       pointer|
|s_avgBSamplesOut_write           |  out|    1|     ap_fifo|  s_avgBSamplesOut|       pointer|
|s_avgAHeader_dout                |   in|   32|     ap_fifo|      s_avgAHeader|       pointer|
|s_avgAHeader_num_data_valid      |   in|    2|     ap_fifo|      s_avgAHeader|       pointer|
|s_avgAHeader_fifo_cap            |   in|    2|     ap_fifo|      s_avgAHeader|       pointer|
|s_avgAHeader_empty_n             |   in|    1|     ap_fifo|      s_avgAHeader|       pointer|
|s_avgAHeader_read                |  out|    1|     ap_fifo|      s_avgAHeader|       pointer|
|s_avgBPreHeader_din              |  out|   64|     ap_fifo|   s_avgBPreHeader|       pointer|
|s_avgBPreHeader_num_data_valid   |   in|    2|     ap_fifo|   s_avgBPreHeader|       pointer|
|s_avgBPreHeader_fifo_cap         |   in|    2|     ap_fifo|   s_avgBPreHeader|       pointer|
|s_avgBPreHeader_full_n           |   in|    1|     ap_fifo|   s_avgBPreHeader|       pointer|
|s_avgBPreHeader_write            |  out|    1|     ap_fifo|   s_avgBPreHeader|       pointer|
|m_apvThrB_address0               |  out|   11|   ap_memory|         m_apvThrB|         array|
|m_apvThrB_ce0                    |  out|    1|   ap_memory|         m_apvThrB|         array|
|m_apvThrB_q0                     |   in|   13|   ap_memory|         m_apvThrB|         array|
+---------------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ps_2_load = load i3 %ps_2" [../mpd_data_processor.cpp:143]   --->   Operation 4 'load' 'ps_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.46ns)   --->   "%switch_ln143 = switch i3 %ps_2_load, void %avgB.exit, i3 1, void %sw.bb.i, i3 2, void %sw.bb51.i, i3 3, void %sw.bb63.i, i3 4, void %sw.bb81.i" [../mpd_data_processor.cpp:143]   --->   Operation 5 'switch' 'switch_ln143' <Predicate = true> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_32_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i13P0A, i13 %s_avgASamples, i32 1" [../mpd_data_processor.cpp:194]   --->   Operation 6 'nbreadreq' 'tmp_32_i' <Predicate = (ps_2_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %tmp_32_i, void %if.end80.i, void %if.then65.i" [../mpd_data_processor.cpp:194]   --->   Operation 7 'br' 'br_ln194' <Predicate = (ps_2_load == 3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%apv_id_2_load = load i4 %apv_id_2" [../mpd_data_processor.cpp:199]   --->   Operation 8 'load' 'apv_id_2_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %apv_id_2_load, i7 0" [../mpd_data_processor.cpp:199]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [../mpd_data_processor.cpp:199]   --->   Operation 10 'load' 'n_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i8 %n_load" [../mpd_data_processor.cpp:199]   --->   Operation 11 'zext' 'zext_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%add_ln199_1 = add i11 %tmp, i11 %zext_ln199" [../mpd_data_processor.cpp:199]   --->   Operation 12 'add' 'add_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i11 %add_ln199_1" [../mpd_data_processor.cpp:199]   --->   Operation 13 'zext' 'zext_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_apvThrB_addr = getelementptr i13 %m_apvThrB, i64 0, i64 %zext_ln199_1" [../mpd_data_processor.cpp:199]   --->   Operation 14 'getelementptr' 'm_apvThrB_addr' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.03ns)   --->   "%m_apvThrB_load = load i11 %m_apvThrB_addr" [../mpd_data_processor.cpp:199]   --->   Operation 15 'load' 'm_apvThrB_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i_41 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgAHeader, i32 1" [../mpd_data_processor.cpp:180]   --->   Operation 16 'nbreadreq' 'tmp_i_41' <Predicate = (ps_2_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %tmp_i_41, void %if.end62.i, void %if.then53.i" [../mpd_data_processor.cpp:180]   --->   Operation 17 'br' 'br_ln180' <Predicate = (ps_2_load == 2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgAHeader, i32 1" [../mpd_data_processor.cpp:146]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (ps_2_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp_i, void %if.end50.i, void %if.then.i" [../mpd_data_processor.cpp:146]   --->   Operation 19 'br' 'br_ln146' <Predicate = (ps_2_load == 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 20 [1/1] (0.81ns)   --->   "%store_ln213 = store i3 1, i3 %ps_2" [../mpd_data_processor.cpp:213]   --->   Operation 20 'store' 'store_ln213' <Predicate = (ps_2_load == 4)> <Delay = 0.81>
ST_2 : Operation 21 [1/1] (2.65ns)   --->   "%sample_data = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %s_avgASamples" [../mpd_data_processor.cpp:196]   --->   Operation 21 'read' 'sample_data' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 3> <FIFO>
ST_2 : Operation 22 [1/1] (2.65ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgBSamplesOut, i13 %sample_data" [../mpd_data_processor.cpp:197]   --->   Operation 22 'write' 'write_ln197' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/2] (2.03ns)   --->   "%m_apvThrB_load = load i11 %m_apvThrB_addr" [../mpd_data_processor.cpp:199]   --->   Operation 23 'load' 'm_apvThrB_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_2 : Operation 24 [1/1] (1.46ns)   --->   "%add_ln206 = add i8 %n_load, i8 1" [../mpd_data_processor.cpp:206]   --->   Operation 24 'add' 'add_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.62ns)   --->   "%store_ln206 = store i8 %add_ln206, i8 %n" [../mpd_data_processor.cpp:206]   --->   Operation 25 'store' 'store_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.62>
ST_2 : Operation 26 [1/1] (1.46ns)   --->   "%icmp_ln206 = icmp_eq  i8 %n_load, i8 127" [../mpd_data_processor.cpp:206]   --->   Operation 26 'icmp' 'icmp_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %if.end79.i, void %if.then78.i" [../mpd_data_processor.cpp:206]   --->   Operation 27 'br' 'br_ln206' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.81ns)   --->   "%store_ln207 = store i3 4, i3 %ps_2" [../mpd_data_processor.cpp:207]   --->   Operation 28 'store' 'store_ln207' <Predicate = (ps_2_load == 3 & tmp_32_i & icmp_ln206)> <Delay = 0.81>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln207 = br void %if.end79.i" [../mpd_data_processor.cpp:207]   --->   Operation 29 'br' 'br_ln207' <Predicate = (ps_2_load == 3 & tmp_32_i & icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.65ns)   --->   "%s_avgAHeader_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader" [../mpd_data_processor.cpp:182]   --->   Operation 30 'read' 's_avgAHeader_read_1' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%avg_header_avg = trunc i32 %s_avgAHeader_read_1" [../mpd_data_processor.cpp:182]   --->   Operation 31 'trunc' 'avg_header_avg' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%avg_header_tag_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgAHeader_read_1, i32 16" [../mpd_data_processor.cpp:182]   --->   Operation 32 'bitselect' 'avg_header_tag_1' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%br_ln183 = br i1 %avg_header_tag_1, void %if.else59.i, void %if.end61.i" [../mpd_data_processor.cpp:183]   --->   Operation 33 'br' 'br_ln183' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.62>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln187 = store i13 %avg_header_avg, i13 %avg" [../mpd_data_processor.cpp:187]   --->   Operation 34 'store' 'store_ln187' <Predicate = (ps_2_load == 2 & tmp_i_41 & !avg_header_tag_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%br_ln0 = br void %if.end61.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (ps_2_load == 2 & tmp_i_41 & !avg_header_tag_1)> <Delay = 0.62>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%storemerge_i = phi i3 3, void %if.else59.i, i3 5, void %if.then53.i"   --->   Operation 36 'phi' 'storemerge_i' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.81ns)   --->   "%store_ln184 = store i3 %storemerge_i, i3 %ps_2" [../mpd_data_processor.cpp:184]   --->   Operation 37 'store' 'store_ln184' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.81>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln190 = br void %if.end62.i" [../mpd_data_processor.cpp:190]   --->   Operation 38 'br' 'br_ln190' <Predicate = (ps_2_load == 2 & tmp_i_41)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.65ns)   --->   "%s_avgAHeader_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader" [../mpd_data_processor.cpp:148]   --->   Operation 39 'read' 's_avgAHeader_read' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%avg_header_tag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgAHeader_read, i32 16" [../mpd_data_processor.cpp:148]   --->   Operation 40 'bitselect' 'avg_header_tag' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %avg_header_tag, void %if.else48.i, void %land.rhs.i" [../mpd_data_processor.cpp:149]   --->   Operation 41 'br' 'br_ln149' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i32 %s_avgAHeader_read" [../mpd_data_processor.cpp:149]   --->   Operation 42 'trunc' 'trunc_ln149' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.46ns)   --->   "%switch_ln149 = switch i2 %trunc_ln149, void %if.else48.i, i2 1, void %if.then15.i, i2 2, void %if.then44.i" [../mpd_data_processor.cpp:149]   --->   Operation 43 'switch' 'switch_ln149' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag)> <Delay = 1.46>
ST_2 : Operation 44 [1/1] (0.62ns)   --->   "%store_ln171 = store i1 1, i1 %avg_pre_header_tag_1" [../mpd_data_processor.cpp:171]   --->   Operation 44 'store' 'store_ln171' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.62>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %s_avgAHeader_read, i32 2, i32 5" [../mpd_data_processor.cpp:151]   --->   Operation 45 'partselect' 'tmp_34_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln151 = store i4 %tmp_34_i, i4 %apv_id_2" [../mpd_data_processor.cpp:151]   --->   Operation 46 'store' 'store_ln151' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.62ns)   --->   "%store_ln162 = store i1 0, i1 %avg_pre_header_tag_1" [../mpd_data_processor.cpp:162]   --->   Operation 47 'store' 'store_ln162' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.62>
ST_2 : Operation 48 [1/1] (0.62ns)   --->   "%store_ln164 = store i8 0, i8 %n" [../mpd_data_processor.cpp:164]   --->   Operation 48 'store' 'store_ln164' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.62>
ST_2 : Operation 49 [1/1] (0.81ns)   --->   "%store_ln166 = store i3 2, i3 %ps_2" [../mpd_data_processor.cpp:166]   --->   Operation 49 'store' 'store_ln166' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.81>
ST_2 : Operation 50 [1/1] (0.81ns)   --->   "%store_ln175 = store i3 5, i3 %ps_2" [../mpd_data_processor.cpp:175]   --->   Operation 50 'store' 'store_ln175' <Predicate = (ps_2_load == 1 & tmp_i & trunc_ln149 != 1 & trunc_ln149 != 2) | (ps_2_load == 1 & tmp_i & !avg_header_tag)> <Delay = 0.81>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (ps_2_load == 1 & tmp_i & trunc_ln149 != 1 & trunc_ln149 != 2) | (ps_2_load == 1 & tmp_i & !avg_header_tag)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThrB, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:143]   --->   Operation 69 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%avg_pre_header_sum_1_load = load i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:154]   --->   Operation 70 'load' 'avg_pre_header_sum_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%avg_pre_header_cnt_1_load = load i8 %avg_pre_header_cnt_1" [../mpd_data_processor.cpp:158]   --->   Operation 71 'load' 'avg_pre_header_cnt_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%avg_pre_header_tag_1_load = load i1 %avg_pre_header_tag_1" [../mpd_data_processor.cpp:212]   --->   Operation 72 'load' 'avg_pre_header_tag_1_load' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 %avg_pre_header_tag_1_load, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %avg_pre_header_sum_1_load" [../mpd_data_processor.cpp:212]   --->   Operation 73 'bitconcatenate' 'tmp_18_i' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i41 %tmp_18_i" [../mpd_data_processor.cpp:212]   --->   Operation 74 'zext' 'zext_ln212' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.65ns)   --->   "%write_ln212 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln212" [../mpd_data_processor.cpp:212]   --->   Operation 75 'write' 'write_ln212' <Predicate = (ps_2_load == 4)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln214 = br void %avgB.exit" [../mpd_data_processor.cpp:214]   --->   Operation 76 'br' 'br_ln214' <Predicate = (ps_2_load == 4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %m_apvThrB_load" [../mpd_data_processor.cpp:199]   --->   Operation 77 'sext' 'sext_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%avg_load = load i13 %avg" [../mpd_data_processor.cpp:199]   --->   Operation 78 'load' 'avg_load' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %avg_load" [../mpd_data_processor.cpp:199]   --->   Operation 79 'sext' 'sext_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.62ns)   --->   "%add_ln199 = add i14 %sext_ln199_1, i14 %sext_ln199" [../mpd_data_processor.cpp:199]   --->   Operation 80 'add' 'add_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln199, i32 13" [../mpd_data_processor.cpp:199]   --->   Operation 81 'bitselect' 'tmp_22' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.62ns)   --->   "%thr = add i13 %avg_load, i13 %m_apvThrB_load" [../mpd_data_processor.cpp:199]   --->   Operation 82 'add' 'thr' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %thr, i32 12" [../mpd_data_processor.cpp:199]   --->   Operation 83 'bitselect' 'tmp_23' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%xor_ln199 = xor i1 %tmp_22, i1 1" [../mpd_data_processor.cpp:199]   --->   Operation 84 'xor' 'xor_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%and_ln199 = and i1 %tmp_23, i1 %xor_ln199" [../mpd_data_processor.cpp:199]   --->   Operation 85 'and' 'and_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%xor_ln199_1 = xor i1 %tmp_22, i1 %tmp_23" [../mpd_data_processor.cpp:199]   --->   Operation 86 'xor' 'xor_ln199_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%select_ln199 = select i1 %and_ln199, i13 4095, i13 4096" [../mpd_data_processor.cpp:199]   --->   Operation 87 'select' 'select_ln199' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln200)   --->   "%thr_1 = select i1 %xor_ln199_1, i13 %select_ln199, i13 %thr" [../mpd_data_processor.cpp:199]   --->   Operation 88 'select' 'thr_1' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.62ns) (out node of the LUT)   --->   "%icmp_ln200 = icmp_sgt  i13 %sample_data, i13 %thr_1" [../mpd_data_processor.cpp:200]   --->   Operation 89 'icmp' 'icmp_ln200' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %if.then71.i, void %if.end75.i" [../mpd_data_processor.cpp:200]   --->   Operation 90 'br' 'br_ln200' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i13 %sample_data" [../mpd_data_processor.cpp:202]   --->   Operation 91 'sext' 'sext_ln202' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.70ns)   --->   "%add_ln202 = add i20 %avg_pre_header_sum_1_load, i20 %sext_ln202" [../mpd_data_processor.cpp:202]   --->   Operation 92 'add' 'add_ln202' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln202 = store i20 %add_ln202, i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:202]   --->   Operation 93 'store' 'store_ln202' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.69>
ST_3 : Operation 94 [1/1] (1.46ns)   --->   "%add_ln203 = add i8 %avg_pre_header_cnt_1_load, i8 1" [../mpd_data_processor.cpp:203]   --->   Operation 94 'add' 'add_ln203' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.62ns)   --->   "%store_ln203 = store i8 %add_ln203, i8 %avg_pre_header_cnt_1" [../mpd_data_processor.cpp:203]   --->   Operation 95 'store' 'store_ln203' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.62>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln204 = br void %if.end75.i" [../mpd_data_processor.cpp:204]   --->   Operation 96 'br' 'br_ln204' <Predicate = (ps_2_load == 3 & tmp_32_i & !icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln208 = br void %if.end80.i" [../mpd_data_processor.cpp:208]   --->   Operation 97 'br' 'br_ln208' <Predicate = (ps_2_load == 3 & tmp_32_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln209 = br void %avgB.exit" [../mpd_data_processor.cpp:209]   --->   Operation 98 'br' 'br_ln209' <Predicate = (ps_2_load == 3)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln191 = br void %avgB.exit" [../mpd_data_processor.cpp:191]   --->   Operation 99 'br' 'br_ln191' <Predicate = (ps_2_load == 2)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_36_i = partset i20 @_ssdm_op_PartSet.i20.i20.i2.i32.i32, i20 %avg_pre_header_sum_1_load, i2 2, i32 0, i32 1" [../mpd_data_processor.cpp:170]   --->   Operation 100 'partset' 'tmp_36_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln170 = store i20 %tmp_36_i, i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:170]   --->   Operation 101 'store' 'store_ln170' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.69>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln172_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %tmp_36_i" [../mpd_data_processor.cpp:172]   --->   Operation 102 'bitconcatenate' 'zext_ln172_cast' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i41 %zext_ln172_cast" [../mpd_data_processor.cpp:172]   --->   Operation 103 'zext' 'zext_ln172' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.65ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln172" [../mpd_data_processor.cpp:172]   --->   Operation 104 'write' 'write_ln172' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln173 = br void %if.end.i" [../mpd_data_processor.cpp:173]   --->   Operation 105 'br' 'br_ln173' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 2)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19_i = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %s_avgAHeader_read, i32 2, i32 10" [../mpd_data_processor.cpp:156]   --->   Operation 106 'partselect' 'tmp_19_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_19_i, i2 1" [../mpd_data_processor.cpp:156]   --->   Operation 107 'bitconcatenate' 'tmp_20_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_35_i = partset i20 @_ssdm_op_PartSet.i20.i20.i11.i32.i32, i20 %avg_pre_header_sum_1_load, i11 %tmp_20_i, i32 0, i32 10" [../mpd_data_processor.cpp:156]   --->   Operation 108 'partset' 'tmp_35_i' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln158_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %tmp_35_i" [../mpd_data_processor.cpp:158]   --->   Operation 109 'bitconcatenate' 'zext_ln158_cast' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i41 %zext_ln158_cast" [../mpd_data_processor.cpp:158]   --->   Operation 110 'zext' 'zext_ln158' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.65ns)   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln158" [../mpd_data_processor.cpp:158]   --->   Operation 111 'write' 'write_ln158' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 112 [1/1] (0.69ns)   --->   "%store_ln160 = store i20 0, i20 %avg_pre_header_sum_1" [../mpd_data_processor.cpp:160]   --->   Operation 112 'store' 'store_ln160' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.69>
ST_3 : Operation 113 [1/1] (0.62ns)   --->   "%store_ln161 = store i8 0, i8 %avg_pre_header_cnt_1" [../mpd_data_processor.cpp:161]   --->   Operation 113 'store' 'store_ln161' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.62>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln167 = br void %if.end49.i" [../mpd_data_processor.cpp:167]   --->   Operation 114 'br' 'br_ln167' <Predicate = (ps_2_load == 1 & tmp_i & avg_header_tag & trunc_ln149 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end49.i"   --->   Operation 115 'br' 'br_ln0' <Predicate = (ps_2_load == 1 & tmp_i & trunc_ln149 != 1) | (ps_2_load == 1 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln176 = br void %if.end50.i" [../mpd_data_processor.cpp:176]   --->   Operation 116 'br' 'br_ln176' <Predicate = (ps_2_load == 1 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln177 = br void %avgB.exit" [../mpd_data_processor.cpp:177]   --->   Operation 117 'br' 'br_ln177' <Predicate = (ps_2_load == 1)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_apvThrB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ps_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_sum_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avg_pre_header_cnt_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgAHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ apv_id_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgBPreHeader]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ avg_pre_header_tag_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ n]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ avg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s_avgASamples]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_avgBSamplesOut]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ps_2_load                 (load          ) [ 0111]
switch_ln143              (switch        ) [ 0000]
tmp_32_i                  (nbreadreq     ) [ 0111]
br_ln194                  (br            ) [ 0000]
apv_id_2_load             (load          ) [ 0000]
tmp                       (bitconcatenate) [ 0000]
n_load                    (load          ) [ 0010]
zext_ln199                (zext          ) [ 0000]
add_ln199_1               (add           ) [ 0000]
zext_ln199_1              (zext          ) [ 0000]
m_apvThrB_addr            (getelementptr ) [ 0010]
tmp_i_41                  (nbreadreq     ) [ 0010]
br_ln180                  (br            ) [ 0000]
tmp_i                     (nbreadreq     ) [ 0111]
br_ln146                  (br            ) [ 0000]
store_ln213               (store         ) [ 0000]
sample_data               (read          ) [ 0101]
write_ln197               (write         ) [ 0000]
m_apvThrB_load            (load          ) [ 0101]
add_ln206                 (add           ) [ 0000]
store_ln206               (store         ) [ 0000]
icmp_ln206                (icmp          ) [ 0010]
br_ln206                  (br            ) [ 0000]
store_ln207               (store         ) [ 0000]
br_ln207                  (br            ) [ 0000]
s_avgAHeader_read_1       (read          ) [ 0000]
avg_header_avg            (trunc         ) [ 0000]
avg_header_tag_1          (bitselect     ) [ 0010]
br_ln183                  (br            ) [ 0000]
store_ln187               (store         ) [ 0000]
br_ln0                    (br            ) [ 0000]
storemerge_i              (phi           ) [ 0000]
store_ln184               (store         ) [ 0000]
br_ln190                  (br            ) [ 0000]
s_avgAHeader_read         (read          ) [ 0101]
avg_header_tag            (bitselect     ) [ 0111]
br_ln149                  (br            ) [ 0000]
trunc_ln149               (trunc         ) [ 0111]
switch_ln149              (switch        ) [ 0000]
store_ln171               (store         ) [ 0000]
tmp_34_i                  (partselect    ) [ 0000]
store_ln151               (store         ) [ 0000]
store_ln162               (store         ) [ 0000]
store_ln164               (store         ) [ 0000]
store_ln166               (store         ) [ 0000]
store_ln175               (store         ) [ 0000]
br_ln0                    (br            ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specpipeline_ln143        (specpipeline  ) [ 0000]
avg_pre_header_sum_1_load (load          ) [ 0000]
avg_pre_header_cnt_1_load (load          ) [ 0000]
avg_pre_header_tag_1_load (load          ) [ 0000]
tmp_18_i                  (bitconcatenate) [ 0000]
zext_ln212                (zext          ) [ 0000]
write_ln212               (write         ) [ 0000]
br_ln214                  (br            ) [ 0000]
sext_ln199                (sext          ) [ 0000]
avg_load                  (load          ) [ 0000]
sext_ln199_1              (sext          ) [ 0000]
add_ln199                 (add           ) [ 0000]
tmp_22                    (bitselect     ) [ 0000]
thr                       (add           ) [ 0000]
tmp_23                    (bitselect     ) [ 0000]
xor_ln199                 (xor           ) [ 0000]
and_ln199                 (and           ) [ 0000]
xor_ln199_1               (xor           ) [ 0000]
select_ln199              (select        ) [ 0000]
thr_1                     (select        ) [ 0000]
icmp_ln200                (icmp          ) [ 0101]
br_ln200                  (br            ) [ 0000]
sext_ln202                (sext          ) [ 0000]
add_ln202                 (add           ) [ 0000]
store_ln202               (store         ) [ 0000]
add_ln203                 (add           ) [ 0000]
store_ln203               (store         ) [ 0000]
br_ln204                  (br            ) [ 0000]
br_ln208                  (br            ) [ 0000]
br_ln209                  (br            ) [ 0000]
br_ln191                  (br            ) [ 0000]
tmp_36_i                  (partset       ) [ 0000]
store_ln170               (store         ) [ 0000]
zext_ln172_cast           (bitconcatenate) [ 0000]
zext_ln172                (zext          ) [ 0000]
write_ln172               (write         ) [ 0000]
br_ln173                  (br            ) [ 0000]
tmp_19_i                  (partselect    ) [ 0000]
tmp_20_i                  (bitconcatenate) [ 0000]
tmp_35_i                  (partset       ) [ 0000]
zext_ln158_cast           (bitconcatenate) [ 0000]
zext_ln158                (zext          ) [ 0000]
write_ln158               (write         ) [ 0000]
store_ln160               (store         ) [ 0000]
store_ln161               (store         ) [ 0000]
br_ln167                  (br            ) [ 0000]
br_ln0                    (br            ) [ 0000]
br_ln176                  (br            ) [ 0000]
br_ln177                  (br            ) [ 0000]
ret_ln0                   (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_apvThrB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_apvThrB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ps_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="avg_pre_header_sum_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_sum_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="avg_pre_header_cnt_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_cnt_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_avgAHeader">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgAHeader"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="apv_id_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apv_id_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_avgBPreHeader">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBPreHeader"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="avg_pre_header_tag_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pre_header_tag_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="n">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="avg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_avgASamples">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgASamples"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_avgBSamplesOut">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_avgBSamplesOut"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i20.i20.i2.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i20.i20.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_32_i_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="13" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_32_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_nbreadreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_41/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sample_data_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="13" slack="0"/>
<pin id="139" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sample_data/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln197_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln197/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_avgAHeader_read_1/2 s_avgAHeader_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="41" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln212/3 write_ln172/3 write_ln158/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="m_apvThrB_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_apvThrB_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_apvThrB_load/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="storemerge_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="178" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="storemerge_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="avg_header_tag_1/2 avg_header_tag/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ps_2_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ps_2_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="apv_id_2_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="apv_id_2_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="n_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln199_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln199_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln199_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln213_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln206_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln206_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln206_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln207_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="avg_header_avg_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="avg_header_avg/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln187_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="13" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln184_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln149_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln171_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_34_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="4" slack="0"/>
<pin id="289" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34_i/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln151_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln162_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln164_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln166_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln175_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="avg_pre_header_sum_1_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="20" slack="0"/>
<pin id="326" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_pre_header_sum_1_load/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="avg_pre_header_cnt_1_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_pre_header_cnt_1_load/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="avg_pre_header_tag_1_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_pre_header_tag_1_load/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_18_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="41" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="0" index="3" bw="1" slack="0"/>
<pin id="341" dir="0" index="4" bw="20" slack="0"/>
<pin id="342" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_i/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln212_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="41" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln199_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="1"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln199/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="avg_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="avg_load/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln199_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln199_1/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln199_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="13" slack="0"/>
<pin id="367" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_22_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="14" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="thr_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="0"/>
<pin id="380" dir="0" index="1" bw="13" slack="1"/>
<pin id="381" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="thr/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_23_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="13" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="xor_ln199_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln199/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="and_ln199_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln199/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln199_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln199_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln199_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="0"/>
<pin id="412" dir="0" index="2" bw="13" slack="0"/>
<pin id="413" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="thr_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="13" slack="0"/>
<pin id="420" dir="0" index="2" bw="13" slack="0"/>
<pin id="421" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="thr_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln200_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="1"/>
<pin id="427" dir="0" index="1" bw="13" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln202_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln202/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln202_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="20" slack="0"/>
<pin id="435" dir="0" index="1" bw="13" slack="0"/>
<pin id="436" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln202_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="20" slack="0"/>
<pin id="441" dir="0" index="1" bw="20" slack="0"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln203_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln203_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_36_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="0" index="1" bw="20" slack="0"/>
<pin id="460" dir="0" index="2" bw="2" slack="0"/>
<pin id="461" dir="0" index="3" bw="1" slack="0"/>
<pin id="462" dir="0" index="4" bw="1" slack="0"/>
<pin id="463" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_36_i/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln170_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="20" slack="0"/>
<pin id="471" dir="0" index="1" bw="20" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln172_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="41" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="8" slack="0"/>
<pin id="479" dir="0" index="3" bw="1" slack="0"/>
<pin id="480" dir="0" index="4" bw="20" slack="0"/>
<pin id="481" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln172_cast/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln172_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="41" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_19_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="0" index="3" bw="5" slack="0"/>
<pin id="497" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_i/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_20_i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="9" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_35_i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="20" slack="0"/>
<pin id="511" dir="0" index="1" bw="20" slack="0"/>
<pin id="512" dir="0" index="2" bw="11" slack="0"/>
<pin id="513" dir="0" index="3" bw="1" slack="0"/>
<pin id="514" dir="0" index="4" bw="5" slack="0"/>
<pin id="515" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_35_i/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln158_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="41" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="8" slack="0"/>
<pin id="525" dir="0" index="3" bw="1" slack="0"/>
<pin id="526" dir="0" index="4" bw="20" slack="0"/>
<pin id="527" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln158_cast/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln158_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="41" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln160_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="20" slack="0"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln161_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/3 "/>
</bind>
</comp>

<comp id="550" class="1005" name="ps_2_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="1"/>
<pin id="552" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="ps_2_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_32_i_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_32_i "/>
</bind>
</comp>

<comp id="558" class="1005" name="n_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_load "/>
</bind>
</comp>

<comp id="564" class="1005" name="m_apvThrB_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="1"/>
<pin id="566" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="m_apvThrB_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_i_41_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_41 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_i_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="sample_data_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="1"/>
<pin id="579" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sample_data "/>
</bind>
</comp>

<comp id="583" class="1005" name="m_apvThrB_load_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="1"/>
<pin id="585" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_apvThrB_load "/>
</bind>
</comp>

<comp id="595" class="1005" name="s_avgAHeader_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_avgAHeader_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="avg_header_tag_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="avg_header_tag "/>
</bind>
</comp>

<comp id="604" class="1005" name="trunc_ln149_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="1"/>
<pin id="606" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln149 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="94" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="150" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="203" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="150" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="179" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="150" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="150" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="90" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="347"><net_src comp="324" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="351"><net_src comp="336" pin="5"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="353" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="96" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="98" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="356" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="102" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="370" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="383" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="370" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="383" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="106" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="403" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="409" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="378" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="417" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="324" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="4" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="328" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="6" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="464"><net_src comp="108" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="324" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="62" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="468"><net_src comp="34" pin="0"/><net_sink comp="457" pin=4"/></net>

<net id="473"><net_src comp="457" pin="5"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="4" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="328" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="486"><net_src comp="457" pin="5"/><net_sink comp="475" pin=4"/></net>

<net id="490"><net_src comp="475" pin="5"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="498"><net_src comp="110" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="112" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="114" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="492" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="516"><net_src comp="116" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="324" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="501" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="520"><net_src comp="112" pin="0"/><net_sink comp="509" pin=4"/></net>

<net id="528"><net_src comp="90" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="64" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="328" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="532"><net_src comp="509" pin="5"/><net_sink comp="521" pin=4"/></net>

<net id="536"><net_src comp="521" pin="5"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="542"><net_src comp="118" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="4" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="74" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="6" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="195" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="120" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="211" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="567"><net_src comp="163" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="572"><net_src comp="128" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="128" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="136" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="586"><net_src comp="170" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="598"><net_src comp="150" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="603"><net_src comp="187" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="274" pin="1"/><net_sink comp="604" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_apvThrB | {}
	Port: ps_2 | {2 }
	Port: avg_pre_header_sum_1 | {3 }
	Port: avg_pre_header_cnt_1 | {3 }
	Port: s_avgAHeader | {}
	Port: apv_id_2 | {2 }
	Port: s_avgBPreHeader | {3 }
	Port: avg_pre_header_tag_1 | {2 }
	Port: n | {2 }
	Port: avg | {2 }
	Port: s_avgASamples | {}
	Port: s_avgBSamplesOut | {2 }
 - Input state : 
	Port: avgB : m_apvThrB | {1 2 }
	Port: avgB : ps_2 | {1 }
	Port: avgB : avg_pre_header_sum_1 | {3 }
	Port: avgB : avg_pre_header_cnt_1 | {3 }
	Port: avgB : s_avgAHeader | {1 2 }
	Port: avgB : apv_id_2 | {1 }
	Port: avgB : s_avgBPreHeader | {}
	Port: avgB : avg_pre_header_tag_1 | {3 }
	Port: avgB : n | {1 }
	Port: avgB : avg | {3 }
	Port: avgB : s_avgASamples | {1 2 }
	Port: avgB : s_avgBSamplesOut | {}
  - Chain level:
	State 1
		switch_ln143 : 1
		tmp : 1
		zext_ln199 : 1
		add_ln199_1 : 2
		zext_ln199_1 : 3
		m_apvThrB_addr : 4
		m_apvThrB_load : 5
	State 2
		store_ln206 : 1
		br_ln206 : 1
		br_ln183 : 1
		store_ln187 : 1
		storemerge_i : 2
		store_ln184 : 3
		br_ln149 : 1
		switch_ln149 : 1
		store_ln151 : 1
	State 3
		tmp_18_i : 1
		zext_ln212 : 2
		write_ln212 : 3
		sext_ln199_1 : 1
		add_ln199 : 2
		tmp_22 : 3
		thr : 1
		tmp_23 : 2
		xor_ln199 : 4
		and_ln199 : 4
		xor_ln199_1 : 4
		select_ln199 : 4
		thr_1 : 5
		icmp_ln200 : 6
		br_ln200 : 7
		add_ln202 : 1
		store_ln202 : 2
		add_ln203 : 1
		store_ln203 : 2
		tmp_36_i : 1
		store_ln170 : 2
		zext_ln172_cast : 2
		zext_ln172 : 3
		write_ln172 : 4
		tmp_20_i : 1
		tmp_35_i : 2
		zext_ln158_cast : 3
		zext_ln158 : 4
		write_ln158 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln199_1_fu_219    |    0    |    18   |
|          |      add_ln206_fu_236     |    0    |    15   |
|    add   |      add_ln199_fu_364     |    0    |    20   |
|          |         thr_fu_378        |    0    |    20   |
|          |      add_ln202_fu_433     |    0    |    27   |
|          |      add_ln203_fu_445     |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln206_fu_247     |    0    |    15   |
|          |     icmp_ln200_fu_425     |    0    |    20   |
|----------|---------------------------|---------|---------|
|  select  |    select_ln199_fu_409    |    0    |    13   |
|          |        thr_1_fu_417       |    0    |    13   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln199_fu_391     |    0    |    2    |
|          |     xor_ln199_1_fu_403    |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln199_fu_397     |    0    |    2    |
|----------|---------------------------|---------|---------|
| nbreadreq| tmp_32_i_nbreadreq_fu_120 |    0    |    0    |
|          |    grp_nbreadreq_fu_128   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |  sample_data_read_fu_136  |    0    |    0    |
|          |      grp_read_fu_150      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln197_write_fu_142 |    0    |    0    |
|          |      grp_write_fu_156     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_187        |    0    |    0    |
| bitselect|       tmp_22_fu_370       |    0    |    0    |
|          |       tmp_23_fu_383       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_203        |    0    |    0    |
|          |      tmp_18_i_fu_336      |    0    |    0    |
|bitconcatenate|   zext_ln172_cast_fu_475  |    0    |    0    |
|          |      tmp_20_i_fu_501      |    0    |    0    |
|          |   zext_ln158_cast_fu_521  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln199_fu_215     |    0    |    0    |
|          |    zext_ln199_1_fu_225    |    0    |    0    |
|   zext   |     zext_ln212_fu_348     |    0    |    0    |
|          |     zext_ln172_fu_487     |    0    |    0    |
|          |     zext_ln158_fu_533     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |   avg_header_avg_fu_258   |    0    |    0    |
|          |     trunc_ln149_fu_274    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      tmp_34_i_fu_284      |    0    |    0    |
|          |      tmp_19_i_fu_492      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     sext_ln199_fu_353     |    0    |    0    |
|   sext   |    sext_ln199_1_fu_360    |    0    |    0    |
|          |     sext_ln202_fu_430     |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |      tmp_36_i_fu_457      |    0    |    0    |
|          |      tmp_35_i_fu_509      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   182   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  avg_header_tag_reg_600 |    1   |
|  m_apvThrB_addr_reg_564 |   11   |
|  m_apvThrB_load_reg_583 |   13   |
|      n_load_reg_558     |    8   |
|    ps_2_load_reg_550    |    3   |
|s_avgAHeader_read_reg_595|   32   |
|   sample_data_reg_577   |   13   |
|   storemerge_i_reg_176  |    3   |
|     tmp_32_i_reg_554    |    1   |
|     tmp_i_41_reg_569    |    1   |
|      tmp_i_reg_573      |    1   |
|   trunc_ln149_reg_604   |    2   |
+-------------------------+--------+
|          Total          |   89   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_156 |  p2  |   3  |  41  |   123  ||    14   |
| grp_access_fu_170 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   145  || 1.31843 ||    23   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   182  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   23   |
|  Register |    -   |   89   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   89   |   205  |
+-----------+--------+--------+--------+
