# do Lab3assignment.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:32:36 on Feb 10,2022
# vlog -work work Lab3assignment.vo 
# -- Compiling module Lab3assignment
# 
# Top level modules:
# 	Lab3assignment
# End time: 16:32:36 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 16:32:36 on Feb 10,2022
# vlog -work work Lab3AssignmentWavform.vwf.vt 
# -- Compiling module Lab3assignment_vlg_vec_tst
# 
# Top level modules:
# 	Lab3assignment_vlg_vec_tst
# End time: 16:32:36 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10gx_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab3assignment_vlg_vec_tst 
# Start time: 16:32:37 on Feb 10,2022
# //  ModelSim - Intel FPGA Edition 10.6d Feb 24 2018Linux 3.10.0-1160.53.1.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.Lab3assignment_vlg_vec_tst
# Loading work.Lab3assignment
# Loading cyclone10gx_ver.cyclone10gx_io_obuf
# Loading cyclone10gx_ver.cyclone10gx_io_ibuf
# Loading cyclone10gx_ver.cyclone10gx_lcell_comb
# after#26
# ** Note: $finish    : Lab3AssignmentWavform.vwf.vt(51)
#    Time: 80 ns  Iteration: 0  Instance: /Lab3assignment_vlg_vec_tst
# End time: 16:32:37 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
