
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a50 <.init>:
  401a50:	stp	x29, x30, [sp, #-16]!
  401a54:	mov	x29, sp
  401a58:	bl	40265c <ferror@plt+0x6ec>
  401a5c:	ldp	x29, x30, [sp], #16
  401a60:	ret

Disassembly of section .plt:

0000000000401a70 <memcpy@plt-0x20>:
  401a70:	stp	x16, x30, [sp, #-16]!
  401a74:	adrp	x16, 418000 <ferror@plt+0x16090>
  401a78:	ldr	x17, [x16, #4088]
  401a7c:	add	x16, x16, #0xff8
  401a80:	br	x17
  401a84:	nop
  401a88:	nop
  401a8c:	nop

0000000000401a90 <memcpy@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401a94:	ldr	x17, [x16]
  401a98:	add	x16, x16, #0x0
  401a9c:	br	x17

0000000000401aa0 <scols_column_set_json_type@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401aa4:	ldr	x17, [x16, #8]
  401aa8:	add	x16, x16, #0x8
  401aac:	br	x17

0000000000401ab0 <_exit@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ab4:	ldr	x17, [x16, #16]
  401ab8:	add	x16, x16, #0x10
  401abc:	br	x17

0000000000401ac0 <strtoul@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ac4:	ldr	x17, [x16, #24]
  401ac8:	add	x16, x16, #0x18
  401acc:	br	x17

0000000000401ad0 <strlen@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ad4:	ldr	x17, [x16, #32]
  401ad8:	add	x16, x16, #0x20
  401adc:	br	x17

0000000000401ae0 <fputs@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ae4:	ldr	x17, [x16, #40]
  401ae8:	add	x16, x16, #0x28
  401aec:	br	x17

0000000000401af0 <syslog@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401af4:	ldr	x17, [x16, #48]
  401af8:	add	x16, x16, #0x30
  401afc:	br	x17

0000000000401b00 <exit@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b04:	ldr	x17, [x16, #56]
  401b08:	add	x16, x16, #0x38
  401b0c:	br	x17

0000000000401b10 <dup@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b14:	ldr	x17, [x16, #64]
  401b18:	add	x16, x16, #0x40
  401b1c:	br	x17

0000000000401b20 <scols_line_refer_data@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b24:	ldr	x17, [x16, #72]
  401b28:	add	x16, x16, #0x48
  401b2c:	br	x17

0000000000401b30 <strtoll@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b34:	ldr	x17, [x16, #80]
  401b38:	add	x16, x16, #0x50
  401b3c:	br	x17

0000000000401b40 <strtod@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b44:	ldr	x17, [x16, #88]
  401b48:	add	x16, x16, #0x58
  401b4c:	br	x17

0000000000401b50 <scols_table_enable_noheadings@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b54:	ldr	x17, [x16, #96]
  401b58:	add	x16, x16, #0x60
  401b5c:	br	x17

0000000000401b60 <scols_table_new_column@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b64:	ldr	x17, [x16, #104]
  401b68:	add	x16, x16, #0x68
  401b6c:	br	x17

0000000000401b70 <localtime_r@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b74:	ldr	x17, [x16, #112]
  401b78:	add	x16, x16, #0x70
  401b7c:	br	x17

0000000000401b80 <strftime@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b84:	ldr	x17, [x16, #120]
  401b88:	add	x16, x16, #0x78
  401b8c:	br	x17

0000000000401b90 <closelog@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b94:	ldr	x17, [x16, #128]
  401b98:	add	x16, x16, #0x80
  401b9c:	br	x17

0000000000401ba0 <__cxa_atexit@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ba4:	ldr	x17, [x16, #136]
  401ba8:	add	x16, x16, #0x88
  401bac:	br	x17

0000000000401bb0 <fputc@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bb4:	ldr	x17, [x16, #144]
  401bb8:	add	x16, x16, #0x90
  401bbc:	br	x17

0000000000401bc0 <scols_table_enable_raw@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bc4:	ldr	x17, [x16, #152]
  401bc8:	add	x16, x16, #0x98
  401bcc:	br	x17

0000000000401bd0 <strptime@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bd4:	ldr	x17, [x16, #160]
  401bd8:	add	x16, x16, #0xa0
  401bdc:	br	x17

0000000000401be0 <snprintf@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401be4:	ldr	x17, [x16, #168]
  401be8:	add	x16, x16, #0xa8
  401bec:	br	x17

0000000000401bf0 <localeconv@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bf4:	ldr	x17, [x16, #176]
  401bf8:	add	x16, x16, #0xb0
  401bfc:	br	x17

0000000000401c00 <fileno@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c04:	ldr	x17, [x16, #184]
  401c08:	add	x16, x16, #0xb8
  401c0c:	br	x17

0000000000401c10 <fclose@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c14:	ldr	x17, [x16, #192]
  401c18:	add	x16, x16, #0xc0
  401c1c:	br	x17

0000000000401c20 <fopen@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c24:	ldr	x17, [x16, #200]
  401c28:	add	x16, x16, #0xc8
  401c2c:	br	x17

0000000000401c30 <time@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c34:	ldr	x17, [x16, #208]
  401c38:	add	x16, x16, #0xd0
  401c3c:	br	x17

0000000000401c40 <malloc@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c44:	ldr	x17, [x16, #216]
  401c48:	add	x16, x16, #0xd8
  401c4c:	br	x17

0000000000401c50 <open@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c54:	ldr	x17, [x16, #224]
  401c58:	add	x16, x16, #0xe0
  401c5c:	br	x17

0000000000401c60 <poll@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c64:	ldr	x17, [x16, #232]
  401c68:	add	x16, x16, #0xe8
  401c6c:	br	x17

0000000000401c70 <__strtol_internal@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c74:	ldr	x17, [x16, #240]
  401c78:	add	x16, x16, #0xf0
  401c7c:	br	x17

0000000000401c80 <strncmp@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c84:	ldr	x17, [x16, #248]
  401c88:	add	x16, x16, #0xf8
  401c8c:	br	x17

0000000000401c90 <bindtextdomain@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c94:	ldr	x17, [x16, #256]
  401c98:	add	x16, x16, #0x100
  401c9c:	br	x17

0000000000401ca0 <__libc_start_main@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ca4:	ldr	x17, [x16, #264]
  401ca8:	add	x16, x16, #0x108
  401cac:	br	x17

0000000000401cb0 <fgetc@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cb4:	ldr	x17, [x16, #272]
  401cb8:	add	x16, x16, #0x110
  401cbc:	br	x17

0000000000401cc0 <gettimeofday@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cc4:	ldr	x17, [x16, #280]
  401cc8:	add	x16, x16, #0x118
  401ccc:	br	x17

0000000000401cd0 <gmtime_r@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cd4:	ldr	x17, [x16, #288]
  401cd8:	add	x16, x16, #0x120
  401cdc:	br	x17

0000000000401ce0 <scols_new_table@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ce4:	ldr	x17, [x16, #296]
  401ce8:	add	x16, x16, #0x128
  401cec:	br	x17

0000000000401cf0 <__strtoul_internal@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cf4:	ldr	x17, [x16, #304]
  401cf8:	add	x16, x16, #0x130
  401cfc:	br	x17

0000000000401d00 <strdup@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d04:	ldr	x17, [x16, #312]
  401d08:	add	x16, x16, #0x138
  401d0c:	br	x17

0000000000401d10 <scols_table_new_line@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d14:	ldr	x17, [x16, #320]
  401d18:	add	x16, x16, #0x140
  401d1c:	br	x17

0000000000401d20 <scols_unref_table@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d24:	ldr	x17, [x16, #328]
  401d28:	add	x16, x16, #0x148
  401d2c:	br	x17

0000000000401d30 <close@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d34:	ldr	x17, [x16, #336]
  401d38:	add	x16, x16, #0x150
  401d3c:	br	x17

0000000000401d40 <__gmon_start__@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d44:	ldr	x17, [x16, #344]
  401d48:	add	x16, x16, #0x158
  401d4c:	br	x17

0000000000401d50 <mktime@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d54:	ldr	x17, [x16, #352]
  401d58:	add	x16, x16, #0x160
  401d5c:	br	x17

0000000000401d60 <write@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d64:	ldr	x17, [x16, #360]
  401d68:	add	x16, x16, #0x168
  401d6c:	br	x17

0000000000401d70 <abort@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d74:	ldr	x17, [x16, #368]
  401d78:	add	x16, x16, #0x170
  401d7c:	br	x17

0000000000401d80 <openlog@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d84:	ldr	x17, [x16, #376]
  401d88:	add	x16, x16, #0x178
  401d8c:	br	x17

0000000000401d90 <access@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d94:	ldr	x17, [x16, #384]
  401d98:	add	x16, x16, #0x180
  401d9c:	br	x17

0000000000401da0 <textdomain@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401da4:	ldr	x17, [x16, #392]
  401da8:	add	x16, x16, #0x188
  401dac:	br	x17

0000000000401db0 <getopt_long@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401db4:	ldr	x17, [x16, #400]
  401db8:	add	x16, x16, #0x190
  401dbc:	br	x17

0000000000401dc0 <strcmp@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401dc4:	ldr	x17, [x16, #408]
  401dc8:	add	x16, x16, #0x198
  401dcc:	br	x17

0000000000401dd0 <warn@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401dd4:	ldr	x17, [x16, #416]
  401dd8:	add	x16, x16, #0x1a0
  401ddc:	br	x17

0000000000401de0 <__ctype_b_loc@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401de4:	ldr	x17, [x16, #424]
  401de8:	add	x16, x16, #0x1a8
  401dec:	br	x17

0000000000401df0 <strtol@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401df4:	ldr	x17, [x16, #432]
  401df8:	add	x16, x16, #0x1b0
  401dfc:	br	x17

0000000000401e00 <free@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e04:	ldr	x17, [x16, #440]
  401e08:	add	x16, x16, #0x1b8
  401e0c:	br	x17

0000000000401e10 <scols_table_enable_json@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e14:	ldr	x17, [x16, #448]
  401e18:	add	x16, x16, #0x1c0
  401e1c:	br	x17

0000000000401e20 <strncasecmp@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e24:	ldr	x17, [x16, #456]
  401e28:	add	x16, x16, #0x1c8
  401e2c:	br	x17

0000000000401e30 <vasprintf@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e34:	ldr	x17, [x16, #464]
  401e38:	add	x16, x16, #0x1d0
  401e3c:	br	x17

0000000000401e40 <strndup@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e44:	ldr	x17, [x16, #472]
  401e48:	add	x16, x16, #0x1d8
  401e4c:	br	x17

0000000000401e50 <strspn@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e54:	ldr	x17, [x16, #480]
  401e58:	add	x16, x16, #0x1e0
  401e5c:	br	x17

0000000000401e60 <strchr@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e64:	ldr	x17, [x16, #488]
  401e68:	add	x16, x16, #0x1e8
  401e6c:	br	x17

0000000000401e70 <fcntl@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e74:	ldr	x17, [x16, #496]
  401e78:	add	x16, x16, #0x1f0
  401e7c:	br	x17

0000000000401e80 <fflush@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e84:	ldr	x17, [x16, #504]
  401e88:	add	x16, x16, #0x1f8
  401e8c:	br	x17

0000000000401e90 <scols_print_table@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e94:	ldr	x17, [x16, #512]
  401e98:	add	x16, x16, #0x200
  401e9c:	br	x17

0000000000401ea0 <warnx@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ea4:	ldr	x17, [x16, #520]
  401ea8:	add	x16, x16, #0x208
  401eac:	br	x17

0000000000401eb0 <read@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401eb4:	ldr	x17, [x16, #528]
  401eb8:	add	x16, x16, #0x210
  401ebc:	br	x17

0000000000401ec0 <dcgettext@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ec4:	ldr	x17, [x16, #536]
  401ec8:	add	x16, x16, #0x218
  401ecc:	br	x17

0000000000401ed0 <errx@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ed4:	ldr	x17, [x16, #544]
  401ed8:	add	x16, x16, #0x220
  401edc:	br	x17

0000000000401ee0 <strcspn@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ee4:	ldr	x17, [x16, #552]
  401ee8:	add	x16, x16, #0x228
  401eec:	br	x17

0000000000401ef0 <printf@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ef4:	ldr	x17, [x16, #560]
  401ef8:	add	x16, x16, #0x230
  401efc:	br	x17

0000000000401f00 <__assert_fail@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f04:	ldr	x17, [x16, #568]
  401f08:	add	x16, x16, #0x238
  401f0c:	br	x17

0000000000401f10 <__errno_location@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f14:	ldr	x17, [x16, #576]
  401f18:	add	x16, x16, #0x240
  401f1c:	br	x17

0000000000401f20 <fprintf@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f24:	ldr	x17, [x16, #584]
  401f28:	add	x16, x16, #0x248
  401f2c:	br	x17

0000000000401f30 <fgets@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f34:	ldr	x17, [x16, #592]
  401f38:	add	x16, x16, #0x250
  401f3c:	br	x17

0000000000401f40 <scols_init_debug@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f44:	ldr	x17, [x16, #600]
  401f48:	add	x16, x16, #0x258
  401f4c:	br	x17

0000000000401f50 <err@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f54:	ldr	x17, [x16, #608]
  401f58:	add	x16, x16, #0x260
  401f5c:	br	x17

0000000000401f60 <setlocale@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f64:	ldr	x17, [x16, #616]
  401f68:	add	x16, x16, #0x268
  401f6c:	br	x17

0000000000401f70 <ferror@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f74:	ldr	x17, [x16, #624]
  401f78:	add	x16, x16, #0x270
  401f7c:	br	x17

Disassembly of section .text:

0000000000401f80 <.text>:
  401f80:	stp	x29, x30, [sp, #-208]!
  401f84:	mov	x29, sp
  401f88:	stp	x19, x20, [sp, #16]
  401f8c:	adrp	x19, 406000 <ferror@plt+0x4090>
  401f90:	add	x19, x19, #0x590
  401f94:	stp	x21, x22, [sp, #32]
  401f98:	mov	w21, w0
  401f9c:	mov	x22, x1
  401fa0:	mov	w0, #0x6                   	// #6
  401fa4:	adrp	x1, 406000 <ferror@plt+0x4090>
  401fa8:	add	x1, x1, #0x30
  401fac:	stp	x23, x24, [sp, #48]
  401fb0:	adrp	x20, 406000 <ferror@plt+0x4090>
  401fb4:	stp	x25, x26, [sp, #64]
  401fb8:	add	x20, x20, #0x898
  401fbc:	adrp	x23, 406000 <ferror@plt+0x4090>
  401fc0:	stp	x27, x28, [sp, #80]
  401fc4:	add	x23, x23, #0x620
  401fc8:	add	x27, x20, #0x2a0
  401fcc:	str	xzr, [sp, #104]
  401fd0:	mov	x25, #0x0                   	// #0
  401fd4:	stp	xzr, xzr, [sp, #128]
  401fd8:	bl	401f60 <setlocale@plt>
  401fdc:	adrp	x1, 406000 <ferror@plt+0x4090>
  401fe0:	add	x1, x1, #0x578
  401fe4:	mov	x0, x19
  401fe8:	bl	401c90 <bindtextdomain@plt>
  401fec:	mov	w24, #0x0                   	// #0
  401ff0:	mov	x0, x19
  401ff4:	adrp	x26, 419000 <ferror@plt+0x17090>
  401ff8:	bl	401da0 <textdomain@plt>
  401ffc:	adrp	x0, 402000 <ferror@plt+0x90>
  402000:	add	x0, x0, #0xf78
  402004:	bl	405f90 <ferror@plt+0x4020>
  402008:	mov	x3, x27
  40200c:	mov	x2, x23
  402010:	mov	x1, x22
  402014:	mov	w0, w21
  402018:	mov	x4, #0x0                   	// #0
  40201c:	bl	401db0 <getopt_long@plt>
  402020:	mov	w19, w0
  402024:	cmn	w0, #0x1
  402028:	b.eq	4021c0 <ferror@plt+0x250>  // b.none
  40202c:	cmp	w0, #0x49
  402030:	mov	w4, #0x4a                  	// #74
  402034:	add	x0, x20, #0x220
  402038:	b.le	402058 <ferror@plt+0xe8>
  40203c:	nop
  402040:	cmp	w19, w4
  402044:	b.eq	40207c <ferror@plt+0x10c>  // b.none
  402048:	ldr	w4, [x0, #4]!
  40204c:	cmp	w4, #0x0
  402050:	ccmp	w19, w4, #0x1, ne  // ne = any
  402054:	b.ge	402040 <ferror@plt+0xd0>  // b.tcont
  402058:	cmp	w19, #0x6e
  40205c:	b.eq	402090 <ferror@plt+0x120>  // b.none
  402060:	b.le	402154 <ferror@plt+0x1e4>
  402064:	cmp	w19, #0x72
  402068:	b.eq	4021b0 <ferror@plt+0x240>  // b.none
  40206c:	cmp	w19, #0x80
  402070:	b.ne	402144 <ferror@plt+0x1d4>  // b.any
  402074:	mov	w24, #0x1                   	// #1
  402078:	b	402008 <ferror@plt+0x98>
  40207c:	ldr	w4, [sp, #104]
  402080:	cbnz	w4, 4020a0 <ferror@plt+0x130>
  402084:	str	w19, [sp, #104]
  402088:	cmp	w19, #0x6e
  40208c:	b.ne	402060 <ferror@plt+0xf0>  // b.any
  402090:	ldrb	w0, [sp, #136]
  402094:	orr	w0, w0, #0x2
  402098:	strb	w0, [sp, #136]
  40209c:	b	402008 <ferror@plt+0x98>
  4020a0:	cmp	w19, w4
  4020a4:	b.eq	402058 <ferror@plt+0xe8>  // b.none
  4020a8:	adrp	x23, 419000 <ferror@plt+0x17090>
  4020ac:	mov	w2, #0x5                   	// #5
  4020b0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4020b4:	mov	x0, #0x0                   	// #0
  4020b8:	ldr	x19, [x23, #656]
  4020bc:	add	x1, x1, #0x5a0
  4020c0:	bl	401ec0 <dcgettext@plt>
  4020c4:	adrp	x21, 406000 <ferror@plt+0x4090>
  4020c8:	adrp	x2, 419000 <ferror@plt+0x17090>
  4020cc:	adrp	x24, 406000 <ferror@plt+0x4090>
  4020d0:	add	x22, x20, #0x220
  4020d4:	add	x21, x21, #0x570
  4020d8:	ldr	x2, [x2, #688]
  4020dc:	add	x24, x24, #0x6b8
  4020e0:	mov	x1, x0
  4020e4:	mov	x0, x19
  4020e8:	mov	x19, #0x0                   	// #0
  4020ec:	bl	401f20 <fprintf@plt>
  4020f0:	ldr	w3, [x19, x22]
  4020f4:	cbz	w3, 402130 <ferror@plt+0x1c0>
  4020f8:	mov	x2, x21
  4020fc:	add	x0, x20, #0x2a0
  402100:	b	40210c <ferror@plt+0x19c>
  402104:	ldr	x2, [x0, #32]!
  402108:	cbz	x2, 402390 <ferror@plt+0x420>
  40210c:	ldr	w1, [x0, #24]
  402110:	cmp	w3, w1
  402114:	b.ne	402104 <ferror@plt+0x194>  // b.any
  402118:	ldr	x0, [x23, #656]
  40211c:	mov	x1, x24
  402120:	bl	401f20 <fprintf@plt>
  402124:	add	x19, x19, #0x4
  402128:	cmp	x19, #0x3c
  40212c:	b.ne	4020f0 <ferror@plt+0x180>  // b.any
  402130:	ldr	x1, [x23, #656]
  402134:	mov	w0, #0xa                   	// #10
  402138:	bl	401bb0 <fputc@plt>
  40213c:	mov	w0, #0x1                   	// #1
  402140:	bl	401b00 <exit@plt>
  402144:	cmp	w19, #0x6f
  402148:	b.ne	402588 <ferror@plt+0x618>  // b.any
  40214c:	ldr	x25, [x26, #664]
  402150:	b	402008 <ferror@plt+0x98>
  402154:	cmp	w19, #0x56
  402158:	b.ne	40218c <ferror@plt+0x21c>  // b.any
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 406000 <ferror@plt+0x4090>
  402164:	mov	x0, #0x0                   	// #0
  402168:	add	x1, x1, #0x5d0
  40216c:	bl	401ec0 <dcgettext@plt>
  402170:	adrp	x1, 419000 <ferror@plt+0x17090>
  402174:	adrp	x2, 406000 <ferror@plt+0x4090>
  402178:	add	x2, x2, #0x5e0
  40217c:	ldr	x1, [x1, #688]
  402180:	bl	401ef0 <printf@plt>
  402184:	mov	w0, #0x0                   	// #0
  402188:	bl	401b00 <exit@plt>
  40218c:	cmp	w19, #0x68
  402190:	b.ne	402198 <ferror@plt+0x228>  // b.any
  402194:	bl	402840 <ferror@plt+0x8d0>
  402198:	cmp	w19, #0x4a
  40219c:	b.ne	402588 <ferror@plt+0x618>  // b.any
  4021a0:	ldrb	w0, [sp, #136]
  4021a4:	orr	w0, w0, #0x1
  4021a8:	strb	w0, [sp, #136]
  4021ac:	b	402008 <ferror@plt+0x98>
  4021b0:	ldrb	w0, [sp, #136]
  4021b4:	orr	w0, w0, #0x4
  4021b8:	strb	w0, [sp, #136]
  4021bc:	b	402008 <ferror@plt+0x98>
  4021c0:	adrp	x0, 419000 <ferror@plt+0x17090>
  4021c4:	ldr	w23, [x0, #672]
  4021c8:	sub	w21, w21, w23
  4021cc:	sbfiz	x0, x23, #3, #32
  4021d0:	cmp	w21, #0x0
  4021d4:	add	x23, x22, w23, sxtw #3
  4021d8:	b.le	4023e4 <ferror@plt+0x474>
  4021dc:	ldr	x28, [x22, x0]
  4021e0:	add	x27, x20, #0x3a0
  4021e4:	mov	x26, #0x0                   	// #0
  4021e8:	ldr	x1, [x27, x26, lsl #3]
  4021ec:	mov	x0, x28
  4021f0:	bl	401dc0 <strcmp@plt>
  4021f4:	mov	w22, w0
  4021f8:	cbz	w0, 402240 <ferror@plt+0x2d0>
  4021fc:	add	x26, x26, #0x1
  402200:	cmp	x26, #0x5
  402204:	b.ne	4021e8 <ferror@plt+0x278>  // b.any
  402208:	adrp	x3, 419000 <ferror@plt+0x17090>
  40220c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402210:	mov	w2, w26
  402214:	add	x1, x1, #0x5f8
  402218:	ldr	x19, [x3, #656]
  40221c:	mov	x0, #0x0                   	// #0
  402220:	bl	401ec0 <dcgettext@plt>
  402224:	mov	x1, x0
  402228:	adrp	x2, 419000 <ferror@plt+0x17090>
  40222c:	mov	x0, x19
  402230:	ldr	x2, [x2, #688]
  402234:	bl	401f20 <fprintf@plt>
  402238:	mov	w0, #0x1                   	// #1
  40223c:	bl	401b00 <exit@plt>
  402240:	cmp	x25, #0x0
  402244:	add	x28, x23, #0x8
  402248:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  40224c:	sub	w27, w21, #0x1
  402250:	b.eq	4022dc <ferror@plt+0x36c>  // b.none
  402254:	cmp	x26, #0x3
  402258:	b.eq	4023b4 <ferror@plt+0x444>  // b.none
  40225c:	cmp	w26, #0x4
  402260:	b.ne	4022ac <ferror@plt+0x33c>  // b.any
  402264:	mov	x19, #0x0                   	// #0
  402268:	b	40227c <ferror@plt+0x30c>
  40226c:	ldr	x1, [x23, x19, lsl #3]
  402270:	mov	w0, #0x0                   	// #0
  402274:	bl	4033f8 <ferror@plt+0x1488>
  402278:	orr	w22, w22, w0
  40227c:	add	x19, x19, #0x1
  402280:	cmp	w21, w19
  402284:	b.ne	40226c <ferror@plt+0x2fc>  // b.any
  402288:	cmp	w22, #0x0
  40228c:	cset	w0, ne  // ne = any
  402290:	ldp	x19, x20, [sp, #16]
  402294:	ldp	x21, x22, [sp, #32]
  402298:	ldp	x23, x24, [sp, #48]
  40229c:	ldp	x25, x26, [sp, #64]
  4022a0:	ldp	x27, x28, [sp, #80]
  4022a4:	ldp	x29, x30, [sp], #208
  4022a8:	ret
  4022ac:	cmp	w26, #0x1
  4022b0:	b.eq	402194 <ferror@plt+0x224>  // b.none
  4022b4:	cmp	w26, #0x2
  4022b8:	b.ne	4023dc <ferror@plt+0x46c>  // b.any
  4022bc:	bl	402da0 <ferror@plt+0xe30>
  4022c0:	mov	w20, w0
  4022c4:	tbz	w0, #31, 4022f8 <ferror@plt+0x388>
  4022c8:	bl	401f10 <__errno_location@plt>
  4022cc:	ldr	w19, [x0]
  4022d0:	neg	w19, w19
  4022d4:	mov	w22, w19
  4022d8:	b	402288 <ferror@plt+0x318>
  4022dc:	cbz	w27, 40255c <ferror@plt+0x5ec>
  4022e0:	ldr	x0, [x28], #8
  4022e4:	bl	4035e8 <ferror@plt+0x1678>
  4022e8:	orr	w22, w22, w0
  4022ec:	subs	w27, w27, #0x1
  4022f0:	b.ne	4022e0 <ferror@plt+0x370>  // b.any
  4022f4:	b	402288 <ferror@plt+0x318>
  4022f8:	mov	w0, #0x11                  	// #17
  4022fc:	str	w20, [sp, #120]
  402300:	strh	w0, [sp, #124]
  402304:	strh	wzr, [sp, #126]
  402308:	add	x0, sp, #0x78
  40230c:	mov	w2, #0xffffffff            	// #-1
  402310:	mov	x1, #0x1                   	// #1
  402314:	bl	401c60 <poll@plt>
  402318:	cmp	w0, #0x0
  40231c:	b.lt	4025a4 <ferror@plt+0x634>  // b.tstop
  402320:	b.eq	402308 <ferror@plt+0x398>  // b.none
  402324:	add	x1, sp, #0x70
  402328:	mov	w0, w20
  40232c:	bl	402e68 <ferror@plt+0xef8>
  402330:	cmp	w0, #0x0
  402334:	b.lt	4025c4 <ferror@plt+0x654>  // b.tstop
  402338:	b.ne	402308 <ferror@plt+0x398>  // b.any
  40233c:	add	x0, sp, #0x90
  402340:	mov	x1, #0x0                   	// #0
  402344:	bl	401cc0 <gettimeofday@plt>
  402348:	add	x2, sp, #0xa0
  40234c:	add	x0, sp, #0x90
  402350:	mov	x3, #0x2a                  	// #42
  402354:	mov	w1, #0x17                  	// #23
  402358:	bl	405ca8 <ferror@plt+0x3d38>
  40235c:	ldrb	w6, [sp, #119]
  402360:	add	x1, sp, #0xa0
  402364:	ldrb	w5, [sp, #118]
  402368:	adrp	x0, 406000 <ferror@plt+0x4090>
  40236c:	ldrb	w4, [sp, #117]
  402370:	add	x0, x0, #0x688
  402374:	ldrb	w3, [sp, #116]
  402378:	ldr	w2, [sp, #112]
  40237c:	bl	401ef0 <printf@plt>
  402380:	adrp	x0, 419000 <ferror@plt+0x17090>
  402384:	ldr	x0, [x0, #680]
  402388:	bl	401e80 <fflush@plt>
  40238c:	b	402308 <ferror@plt+0x398>
  402390:	sub	w0, w3, #0x21
  402394:	cmp	w0, #0x5d
  402398:	b.hi	402124 <ferror@plt+0x1b4>  // b.pmore
  40239c:	ldr	x0, [x23, #656]
  4023a0:	mov	w2, w3
  4023a4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4023a8:	add	x1, x1, #0x5c8
  4023ac:	bl	401f20 <fprintf@plt>
  4023b0:	b	402124 <ferror@plt+0x1b4>
  4023b4:	mov	x19, #0x0                   	// #0
  4023b8:	b	4023cc <ferror@plt+0x45c>
  4023bc:	ldr	x1, [x23, x19, lsl #3]
  4023c0:	mov	w0, #0x1                   	// #1
  4023c4:	bl	4033f8 <ferror@plt+0x1488>
  4023c8:	orr	w22, w22, w0
  4023cc:	add	x19, x19, #0x1
  4023d0:	cmp	w21, w19
  4023d4:	b.ne	4023bc <ferror@plt+0x44c>  // b.any
  4023d8:	b	402288 <ferror@plt+0x318>
  4023dc:	mov	x23, x28
  4023e0:	mov	w21, w27
  4023e4:	adrp	x26, 419000 <ferror@plt+0x17090>
  4023e8:	add	x26, x26, #0x2c0
  4023ec:	add	x1, x26, #0x88
  4023f0:	mov	w2, #0x1                   	// #1
  4023f4:	mov	w5, #0x2                   	// #2
  4023f8:	ldr	x0, [x26, #128]
  4023fc:	add	x4, x0, #0x1
  402400:	add	x3, x0, #0x2
  402404:	str	w2, [x1, x0, lsl #2]
  402408:	add	x2, x0, #0x3
  40240c:	str	x2, [x26, #128]
  402410:	str	w5, [x1, x4, lsl #2]
  402414:	str	wzr, [x1, x3, lsl #2]
  402418:	cbz	w24, 40242c <ferror@plt+0x4bc>
  40241c:	add	x0, x0, #0x4
  402420:	mov	w3, #0x3                   	// #3
  402424:	str	w3, [x1, x2, lsl #2]
  402428:	str	x0, [x26, #128]
  40242c:	ldr	x0, [x26, #128]
  402430:	add	x1, x26, #0x88
  402434:	mov	w5, #0x4                   	// #4
  402438:	mov	w3, #0x5                   	// #5
  40243c:	add	x2, x0, #0x1
  402440:	add	x4, x0, #0x2
  402444:	str	w5, [x1, x0, lsl #2]
  402448:	str	x4, [x26, #128]
  40244c:	str	w3, [x1, x2, lsl #2]
  402450:	cbz	x25, 402470 <ferror@plt+0x500>
  402454:	adrp	x4, 402000 <ferror@plt+0x90>
  402458:	mov	x0, x25
  40245c:	add	x3, x26, #0x80
  402460:	add	x4, x4, #0xba8
  402464:	mov	x2, #0xc                   	// #12
  402468:	bl	404a78 <ferror@plt+0x2b08>
  40246c:	tbnz	w0, #31, 402580 <ferror@plt+0x610>
  402470:	mov	w0, #0x0                   	// #0
  402474:	bl	401f40 <scols_init_debug@plt>
  402478:	bl	401ce0 <scols_new_table@plt>
  40247c:	str	x0, [sp, #128]
  402480:	cbz	x0, 4025f0 <ferror@plt+0x680>
  402484:	ldrb	w1, [sp, #136]
  402488:	mov	x19, #0x0                   	// #0
  40248c:	and	w1, w1, #0x1
  402490:	bl	401e10 <scols_table_enable_json@plt>
  402494:	ldr	x0, [sp, #128]
  402498:	ldrb	w1, [sp, #136]
  40249c:	ubfx	x1, x1, #1, #1
  4024a0:	bl	401b50 <scols_table_enable_noheadings@plt>
  4024a4:	ldr	x0, [sp, #128]
  4024a8:	ldrb	w1, [sp, #136]
  4024ac:	ubfx	x1, x1, #2, #1
  4024b0:	bl	401bc0 <scols_table_enable_raw@plt>
  4024b4:	ldr	x0, [x26, #128]
  4024b8:	cmp	x19, x0
  4024bc:	b.cs	402520 <ferror@plt+0x5b0>  // b.hs, b.nlast
  4024c0:	sxtw	x0, w19
  4024c4:	bl	402b28 <ferror@plt+0xbb8>
  4024c8:	sbfiz	x1, x0, #5, #32
  4024cc:	add	x3, x20, x1
  4024d0:	ldr	x0, [sp, #128]
  4024d4:	ldr	w2, [x3, #16]
  4024d8:	ldr	x1, [x20, x1]
  4024dc:	ldr	d0, [x3, #8]
  4024e0:	bl	401b60 <scols_table_new_column@plt>
  4024e4:	mov	x22, x0
  4024e8:	cbz	x0, 4025d4 <ferror@plt+0x664>
  4024ec:	ldrb	w0, [sp, #136]
  4024f0:	tbnz	w0, #0, 4024fc <ferror@plt+0x58c>
  4024f4:	add	x19, x19, #0x1
  4024f8:	b	4024b4 <ferror@plt+0x544>
  4024fc:	mov	x0, x19
  402500:	bl	402b28 <ferror@plt+0xbb8>
  402504:	cmp	w0, #0x1
  402508:	b.ne	4024f4 <ferror@plt+0x584>  // b.any
  40250c:	mov	w1, w0
  402510:	add	x19, x19, #0x1
  402514:	mov	x0, x22
  402518:	bl	401aa0 <scols_column_set_json_type@plt>
  40251c:	b	4024b4 <ferror@plt+0x544>
  402520:	cbz	w21, 40256c <ferror@plt+0x5fc>
  402524:	mov	x19, #0x0                   	// #0
  402528:	mov	w22, #0x0                   	// #0
  40252c:	ldr	x1, [x23, x19, lsl #3]
  402530:	add	x0, sp, #0x80
  402534:	add	x19, x19, #0x1
  402538:	bl	403080 <ferror@plt+0x1110>
  40253c:	orr	w22, w22, w0
  402540:	cmp	w21, w19
  402544:	b.ne	40252c <ferror@plt+0x5bc>  // b.any
  402548:	ldr	x0, [sp, #128]
  40254c:	bl	401e90 <scols_print_table@plt>
  402550:	ldr	x0, [sp, #128]
  402554:	bl	401d20 <scols_unref_table@plt>
  402558:	b	402288 <ferror@plt+0x318>
  40255c:	mov	x0, #0x0                   	// #0
  402560:	bl	4035e8 <ferror@plt+0x1678>
  402564:	mov	w22, w0
  402568:	b	402288 <ferror@plt+0x318>
  40256c:	add	x0, sp, #0x80
  402570:	mov	x1, #0x0                   	// #0
  402574:	bl	403080 <ferror@plt+0x1110>
  402578:	mov	w22, w0
  40257c:	b	402548 <ferror@plt+0x5d8>
  402580:	mov	w0, #0x1                   	// #1
  402584:	b	402290 <ferror@plt+0x320>
  402588:	adrp	x0, 419000 <ferror@plt+0x17090>
  40258c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402590:	mov	w2, #0x5                   	// #5
  402594:	add	x1, x1, #0x5f8
  402598:	ldr	x19, [x0, #656]
  40259c:	mov	x0, #0x0                   	// #0
  4025a0:	b	402220 <ferror@plt+0x2b0>
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	add	x1, x1, #0x670
  4025b4:	bl	401ec0 <dcgettext@plt>
  4025b8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4025bc:	add	x1, x1, #0x388
  4025c0:	bl	401dd0 <warn@plt>
  4025c4:	mov	w0, w20
  4025c8:	mov	w22, w19
  4025cc:	bl	401d30 <close@plt>
  4025d0:	b	402288 <ferror@plt+0x318>
  4025d4:	mov	w2, #0x5                   	// #5
  4025d8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4025dc:	add	x1, x1, #0x648
  4025e0:	bl	401ec0 <dcgettext@plt>
  4025e4:	mov	x1, x0
  4025e8:	mov	w0, #0x1                   	// #1
  4025ec:	bl	401f50 <err@plt>
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4025f8:	add	x1, x1, #0x628
  4025fc:	bl	401ec0 <dcgettext@plt>
  402600:	mov	x1, x0
  402604:	mov	w0, #0x1                   	// #1
  402608:	bl	401f50 <err@plt>
  40260c:	mov	x29, #0x0                   	// #0
  402610:	mov	x30, #0x0                   	// #0
  402614:	mov	x5, x0
  402618:	ldr	x1, [sp]
  40261c:	add	x2, sp, #0x8
  402620:	mov	x6, sp
  402624:	movz	x0, #0x0, lsl #48
  402628:	movk	x0, #0x0, lsl #32
  40262c:	movk	x0, #0x40, lsl #16
  402630:	movk	x0, #0x1f80
  402634:	movz	x3, #0x0, lsl #48
  402638:	movk	x3, #0x0, lsl #32
  40263c:	movk	x3, #0x40, lsl #16
  402640:	movk	x3, #0x5f08
  402644:	movz	x4, #0x0, lsl #48
  402648:	movk	x4, #0x0, lsl #32
  40264c:	movk	x4, #0x40, lsl #16
  402650:	movk	x4, #0x5f88
  402654:	bl	401ca0 <__libc_start_main@plt>
  402658:	bl	401d70 <abort@plt>
  40265c:	adrp	x0, 418000 <ferror@plt+0x16090>
  402660:	ldr	x0, [x0, #4064]
  402664:	cbz	x0, 40266c <ferror@plt+0x6fc>
  402668:	b	401d40 <__gmon_start__@plt>
  40266c:	ret
  402670:	adrp	x0, 419000 <ferror@plt+0x17090>
  402674:	add	x0, x0, #0x290
  402678:	adrp	x1, 419000 <ferror@plt+0x17090>
  40267c:	add	x1, x1, #0x290
  402680:	cmp	x1, x0
  402684:	b.eq	40269c <ferror@plt+0x72c>  // b.none
  402688:	adrp	x1, 405000 <ferror@plt+0x3090>
  40268c:	ldr	x1, [x1, #4024]
  402690:	cbz	x1, 40269c <ferror@plt+0x72c>
  402694:	mov	x16, x1
  402698:	br	x16
  40269c:	ret
  4026a0:	adrp	x0, 419000 <ferror@plt+0x17090>
  4026a4:	add	x0, x0, #0x290
  4026a8:	adrp	x1, 419000 <ferror@plt+0x17090>
  4026ac:	add	x1, x1, #0x290
  4026b0:	sub	x1, x1, x0
  4026b4:	lsr	x2, x1, #63
  4026b8:	add	x1, x2, x1, asr #3
  4026bc:	cmp	xzr, x1, asr #1
  4026c0:	asr	x1, x1, #1
  4026c4:	b.eq	4026dc <ferror@plt+0x76c>  // b.none
  4026c8:	adrp	x2, 405000 <ferror@plt+0x3090>
  4026cc:	ldr	x2, [x2, #4032]
  4026d0:	cbz	x2, 4026dc <ferror@plt+0x76c>
  4026d4:	mov	x16, x2
  4026d8:	br	x16
  4026dc:	ret
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	mov	x29, sp
  4026e8:	str	x19, [sp, #16]
  4026ec:	adrp	x19, 419000 <ferror@plt+0x17090>
  4026f0:	ldrb	w0, [x19, #696]
  4026f4:	cbnz	w0, 402704 <ferror@plt+0x794>
  4026f8:	bl	402670 <ferror@plt+0x700>
  4026fc:	mov	w0, #0x1                   	// #1
  402700:	strb	w0, [x19, #696]
  402704:	ldr	x19, [sp, #16]
  402708:	ldp	x29, x30, [sp], #32
  40270c:	ret
  402710:	b	4026a0 <ferror@plt+0x730>
  402714:	nop
  402718:	mov	x12, #0x1020                	// #4128
  40271c:	sub	sp, sp, x12
  402720:	mov	w3, w0
  402724:	mov	x4, x1
  402728:	adrp	x2, 405000 <ferror@plt+0x3090>
  40272c:	add	x2, x2, #0xfc8
  402730:	stp	x29, x30, [sp]
  402734:	mov	x29, sp
  402738:	mov	x1, #0x1000                	// #4096
  40273c:	add	x0, sp, #0x20
  402740:	stp	x19, x20, [sp, #16]
  402744:	bl	401be0 <snprintf@plt>
  402748:	add	x0, sp, #0x20
  40274c:	adrp	x1, 405000 <ferror@plt+0x3090>
  402750:	adrp	x19, 419000 <ferror@plt+0x17090>
  402754:	add	x1, x1, #0xfe8
  402758:	add	x19, x19, #0x2c0
  40275c:	bl	401c20 <fopen@plt>
  402760:	cbz	x0, 4027a0 <ferror@plt+0x830>
  402764:	mov	x20, x0
  402768:	adrp	x19, 419000 <ferror@plt+0x17090>
  40276c:	add	x19, x19, #0x2c0
  402770:	mov	x2, x20
  402774:	mov	x0, x19
  402778:	mov	w1, #0x80                  	// #128
  40277c:	bl	401f30 <fgets@plt>
  402780:	cbz	x0, 402798 <ferror@plt+0x828>
  402784:	mov	x0, x19
  402788:	mov	w1, #0xa                   	// #10
  40278c:	bl	401e60 <strchr@plt>
  402790:	cbz	x0, 402798 <ferror@plt+0x828>
  402794:	strb	wzr, [x0]
  402798:	mov	x0, x20
  40279c:	bl	401c10 <fclose@plt>
  4027a0:	mov	x0, x19
  4027a4:	mov	x12, #0x1020                	// #4128
  4027a8:	ldp	x29, x30, [sp]
  4027ac:	ldp	x19, x20, [sp, #16]
  4027b0:	add	sp, sp, x12
  4027b4:	ret
  4027b8:	stp	x29, x30, [sp, #-256]!
  4027bc:	mov	w9, #0xffffffd0            	// #-48
  4027c0:	mov	w8, #0xffffff80            	// #-128
  4027c4:	mov	x29, sp
  4027c8:	add	x10, sp, #0xd0
  4027cc:	add	x11, sp, #0x100
  4027d0:	stp	x11, x11, [sp, #48]
  4027d4:	str	x10, [sp, #64]
  4027d8:	stp	w9, w8, [sp, #72]
  4027dc:	ldp	x10, x11, [sp, #48]
  4027e0:	stp	x10, x11, [sp, #16]
  4027e4:	ldp	x8, x9, [sp, #64]
  4027e8:	stp	x8, x9, [sp, #32]
  4027ec:	str	q0, [sp, #80]
  4027f0:	str	q1, [sp, #96]
  4027f4:	str	q2, [sp, #112]
  4027f8:	str	q3, [sp, #128]
  4027fc:	str	q4, [sp, #144]
  402800:	str	q5, [sp, #160]
  402804:	str	q6, [sp, #176]
  402808:	str	q7, [sp, #192]
  40280c:	stp	x2, x3, [sp, #208]
  402810:	add	x2, sp, #0x10
  402814:	stp	x4, x5, [sp, #224]
  402818:	stp	x6, x7, [sp, #240]
  40281c:	bl	401e30 <vasprintf@plt>
  402820:	tbnz	w0, #31, 40282c <ferror@plt+0x8bc>
  402824:	ldp	x29, x30, [sp], #256
  402828:	ret
  40282c:	adrp	x1, 405000 <ferror@plt+0x3090>
  402830:	mov	w0, #0x1                   	// #1
  402834:	add	x1, x1, #0xff0
  402838:	bl	401f50 <err@plt>
  40283c:	nop
  402840:	stp	x29, x30, [sp, #-64]!
  402844:	mov	w2, #0x5                   	// #5
  402848:	adrp	x1, 406000 <ferror@plt+0x4090>
  40284c:	mov	x29, sp
  402850:	stp	x19, x20, [sp, #16]
  402854:	adrp	x19, 419000 <ferror@plt+0x17090>
  402858:	add	x1, x1, #0x28
  40285c:	mov	x0, #0x0                   	// #0
  402860:	stp	x21, x22, [sp, #32]
  402864:	add	x21, x19, #0x2a8
  402868:	stp	x23, x24, [sp, #48]
  40286c:	bl	401ec0 <dcgettext@plt>
  402870:	adrp	x23, 406000 <ferror@plt+0x4090>
  402874:	ldr	x1, [x19, #680]
  402878:	add	x23, x23, #0x230
  40287c:	bl	401ae0 <fputs@plt>
  402880:	mov	w2, #0x5                   	// #5
  402884:	adrp	x1, 406000 <ferror@plt+0x4090>
  402888:	ldr	x20, [x19, #680]
  40288c:	add	x1, x1, #0x38
  402890:	mov	x0, #0x0                   	// #0
  402894:	bl	401ec0 <dcgettext@plt>
  402898:	adrp	x2, 419000 <ferror@plt+0x17090>
  40289c:	mov	x1, x0
  4028a0:	mov	x0, x20
  4028a4:	ldr	x2, [x2, #688]
  4028a8:	bl	401f20 <fprintf@plt>
  4028ac:	ldr	x1, [x19, #680]
  4028b0:	mov	w0, #0xa                   	// #10
  4028b4:	bl	401bb0 <fputc@plt>
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	adrp	x1, 406000 <ferror@plt+0x4090>
  4028c0:	mov	x0, #0x0                   	// #0
  4028c4:	add	x1, x1, #0x60
  4028c8:	bl	401ec0 <dcgettext@plt>
  4028cc:	ldr	x1, [x19, #680]
  4028d0:	bl	401ae0 <fputs@plt>
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4028dc:	mov	x0, #0x0                   	// #0
  4028e0:	add	x1, x1, #0x98
  4028e4:	bl	401ec0 <dcgettext@plt>
  4028e8:	ldr	x1, [x19, #680]
  4028ec:	bl	401ae0 <fputs@plt>
  4028f0:	mov	w2, #0x5                   	// #5
  4028f4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	add	x1, x1, #0xa8
  402900:	bl	401ec0 <dcgettext@plt>
  402904:	ldr	x1, [x19, #680]
  402908:	bl	401ae0 <fputs@plt>
  40290c:	mov	w2, #0x5                   	// #5
  402910:	adrp	x1, 406000 <ferror@plt+0x4090>
  402914:	mov	x0, #0x0                   	// #0
  402918:	add	x1, x1, #0xd8
  40291c:	bl	401ec0 <dcgettext@plt>
  402920:	ldr	x1, [x19, #680]
  402924:	bl	401ae0 <fputs@plt>
  402928:	mov	w2, #0x5                   	// #5
  40292c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402930:	mov	x0, #0x0                   	// #0
  402934:	add	x1, x1, #0x108
  402938:	bl	401ec0 <dcgettext@plt>
  40293c:	ldr	x1, [x19, #680]
  402940:	bl	401ae0 <fputs@plt>
  402944:	mov	w2, #0x5                   	// #5
  402948:	adrp	x1, 406000 <ferror@plt+0x4090>
  40294c:	mov	x0, #0x0                   	// #0
  402950:	add	x1, x1, #0x148
  402954:	bl	401ec0 <dcgettext@plt>
  402958:	ldr	x1, [x19, #680]
  40295c:	bl	401ae0 <fputs@plt>
  402960:	mov	w2, #0x5                   	// #5
  402964:	adrp	x1, 406000 <ferror@plt+0x4090>
  402968:	mov	x0, #0x0                   	// #0
  40296c:	add	x1, x1, #0x178
  402970:	bl	401ec0 <dcgettext@plt>
  402974:	ldr	x1, [x19, #680]
  402978:	bl	401ae0 <fputs@plt>
  40297c:	ldr	x1, [x19, #680]
  402980:	mov	w0, #0xa                   	// #10
  402984:	bl	401bb0 <fputc@plt>
  402988:	mov	w2, #0x5                   	// #5
  40298c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402990:	mov	x0, #0x0                   	// #0
  402994:	add	x1, x1, #0x1b0
  402998:	bl	401ec0 <dcgettext@plt>
  40299c:	mov	x20, x0
  4029a0:	mov	w2, #0x5                   	// #5
  4029a4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4029a8:	mov	x0, #0x0                   	// #0
  4029ac:	add	x1, x1, #0x1c8
  4029b0:	bl	401ec0 <dcgettext@plt>
  4029b4:	mov	x4, x0
  4029b8:	adrp	x3, 406000 <ferror@plt+0x4090>
  4029bc:	add	x3, x3, #0x1d8
  4029c0:	mov	x2, x20
  4029c4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4029c8:	adrp	x0, 406000 <ferror@plt+0x4090>
  4029cc:	add	x1, x1, #0x1e8
  4029d0:	add	x0, x0, #0x1f8
  4029d4:	bl	401ef0 <printf@plt>
  4029d8:	mov	w2, #0x5                   	// #5
  4029dc:	adrp	x1, 406000 <ferror@plt+0x4090>
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	add	x1, x1, #0x210
  4029e8:	bl	401ec0 <dcgettext@plt>
  4029ec:	adrp	x20, 406000 <ferror@plt+0x4090>
  4029f0:	ldr	x1, [x19, #680]
  4029f4:	adrp	x19, 406000 <ferror@plt+0x4090>
  4029f8:	add	x19, x19, #0x898
  4029fc:	add	x20, x20, #0x20
  402a00:	add	x24, x19, #0xc0
  402a04:	bl	401ae0 <fputs@plt>
  402a08:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a0c:	add	x1, x1, #0x8
  402a10:	b	402a1c <ferror@plt+0xaac>
  402a14:	ldr	x20, [x19]
  402a18:	ldr	x1, [x19, #24]
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	ldr	x22, [x21]
  402a24:	mov	x0, #0x0                   	// #0
  402a28:	bl	401ec0 <dcgettext@plt>
  402a2c:	add	x19, x19, #0x20
  402a30:	mov	x3, x0
  402a34:	mov	x2, x20
  402a38:	mov	x1, x23
  402a3c:	mov	x0, x22
  402a40:	bl	401f20 <fprintf@plt>
  402a44:	cmp	x19, x24
  402a48:	b.ne	402a14 <ferror@plt+0xaa4>  // b.any
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a54:	mov	x0, #0x0                   	// #0
  402a58:	add	x1, x1, #0x240
  402a5c:	bl	401ec0 <dcgettext@plt>
  402a60:	ldr	x1, [x21]
  402a64:	bl	401ae0 <fputs@plt>
  402a68:	mov	w2, #0x5                   	// #5
  402a6c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a70:	mov	x0, #0x0                   	// #0
  402a74:	add	x1, x1, #0x250
  402a78:	bl	401ec0 <dcgettext@plt>
  402a7c:	ldr	x1, [x21]
  402a80:	bl	401ae0 <fputs@plt>
  402a84:	mov	w2, #0x5                   	// #5
  402a88:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a8c:	mov	x0, #0x0                   	// #0
  402a90:	add	x1, x1, #0x258
  402a94:	bl	401ec0 <dcgettext@plt>
  402a98:	ldr	x1, [x21]
  402a9c:	bl	401ae0 <fputs@plt>
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	adrp	x1, 406000 <ferror@plt+0x4090>
  402aa8:	mov	x0, #0x0                   	// #0
  402aac:	add	x1, x1, #0x260
  402ab0:	bl	401ec0 <dcgettext@plt>
  402ab4:	ldr	x1, [x21]
  402ab8:	bl	401ae0 <fputs@plt>
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ac4:	mov	x0, #0x0                   	// #0
  402ac8:	add	x1, x1, #0x278
  402acc:	bl	401ec0 <dcgettext@plt>
  402ad0:	ldr	x1, [x21]
  402ad4:	bl	401ae0 <fputs@plt>
  402ad8:	mov	w2, #0x5                   	// #5
  402adc:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ae0:	mov	x0, #0x0                   	// #0
  402ae4:	add	x1, x1, #0x290
  402ae8:	bl	401ec0 <dcgettext@plt>
  402aec:	ldr	x1, [x21]
  402af0:	bl	401ae0 <fputs@plt>
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	adrp	x1, 406000 <ferror@plt+0x4090>
  402afc:	mov	x0, #0x0                   	// #0
  402b00:	add	x1, x1, #0x2a8
  402b04:	ldr	x19, [x21]
  402b08:	bl	401ec0 <dcgettext@plt>
  402b0c:	adrp	x2, 406000 <ferror@plt+0x4090>
  402b10:	mov	x1, x0
  402b14:	add	x2, x2, #0x2c8
  402b18:	mov	x0, x19
  402b1c:	bl	401f20 <fprintf@plt>
  402b20:	mov	w0, #0x0                   	// #0
  402b24:	bl	401b00 <exit@plt>
  402b28:	adrp	x1, 419000 <ferror@plt+0x17090>
  402b2c:	add	x1, x1, #0x2c0
  402b30:	stp	x29, x30, [sp, #-16]!
  402b34:	mov	x29, sp
  402b38:	ldr	x2, [x1, #128]
  402b3c:	cmp	x2, x0
  402b40:	b.ls	402b5c <ferror@plt+0xbec>  // b.plast
  402b44:	add	x1, x1, #0x88
  402b48:	ldr	w0, [x1, x0, lsl #2]
  402b4c:	cmp	w0, #0x5
  402b50:	b.gt	402b80 <ferror@plt+0xc10>
  402b54:	ldp	x29, x30, [sp], #16
  402b58:	ret
  402b5c:	adrp	x3, 406000 <ferror@plt+0x4090>
  402b60:	add	x3, x3, #0x898
  402b64:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b68:	adrp	x0, 406000 <ferror@plt+0x4090>
  402b6c:	add	x3, x3, #0xc0
  402b70:	add	x1, x1, #0x2d8
  402b74:	add	x0, x0, #0x2f0
  402b78:	mov	w2, #0xa5                  	// #165
  402b7c:	bl	401f00 <__assert_fail@plt>
  402b80:	adrp	x3, 406000 <ferror@plt+0x4090>
  402b84:	add	x3, x3, #0x898
  402b88:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b8c:	adrp	x0, 406000 <ferror@plt+0x4090>
  402b90:	add	x3, x3, #0xc0
  402b94:	add	x1, x1, #0x2d8
  402b98:	add	x0, x0, #0x300
  402b9c:	mov	w2, #0xa6                  	// #166
  402ba0:	bl	401f00 <__assert_fail@plt>
  402ba4:	nop
  402ba8:	stp	x29, x30, [sp, #-64]!
  402bac:	mov	x29, sp
  402bb0:	stp	x19, x20, [sp, #16]
  402bb4:	stp	x21, x22, [sp, #32]
  402bb8:	str	x23, [sp, #48]
  402bbc:	cbz	x0, 402c5c <ferror@plt+0xcec>
  402bc0:	adrp	x20, 406000 <ferror@plt+0x4090>
  402bc4:	adrp	x23, 406000 <ferror@plt+0x4090>
  402bc8:	mov	x22, x0
  402bcc:	mov	x21, x1
  402bd0:	add	x20, x20, #0x20
  402bd4:	add	x23, x23, #0x898
  402bd8:	mov	x19, #0x0                   	// #0
  402bdc:	b	402be8 <ferror@plt+0xc78>
  402be0:	lsl	x0, x19, #5
  402be4:	ldr	x20, [x0, x23]
  402be8:	mov	x2, x21
  402bec:	mov	x1, x20
  402bf0:	mov	x0, x22
  402bf4:	bl	401e20 <strncasecmp@plt>
  402bf8:	cbnz	w0, 402c04 <ferror@plt+0xc94>
  402bfc:	ldrsb	w0, [x20, x21]
  402c00:	cbz	w0, 402c44 <ferror@plt+0xcd4>
  402c04:	add	x19, x19, #0x1
  402c08:	cmp	x19, #0x6
  402c0c:	b.ne	402be0 <ferror@plt+0xc70>  // b.any
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	adrp	x1, 406000 <ferror@plt+0x4090>
  402c18:	mov	x0, #0x0                   	// #0
  402c1c:	add	x1, x1, #0x330
  402c20:	bl	401ec0 <dcgettext@plt>
  402c24:	mov	x1, x22
  402c28:	bl	401ea0 <warnx@plt>
  402c2c:	mov	w0, #0xffffffff            	// #-1
  402c30:	ldp	x19, x20, [sp, #16]
  402c34:	ldp	x21, x22, [sp, #32]
  402c38:	ldr	x23, [sp, #48]
  402c3c:	ldp	x29, x30, [sp], #64
  402c40:	ret
  402c44:	mov	w0, w19
  402c48:	ldp	x19, x20, [sp, #16]
  402c4c:	ldp	x21, x22, [sp, #32]
  402c50:	ldr	x23, [sp, #48]
  402c54:	ldp	x29, x30, [sp], #64
  402c58:	ret
  402c5c:	adrp	x3, 406000 <ferror@plt+0x4090>
  402c60:	add	x3, x3, #0x898
  402c64:	adrp	x1, 406000 <ferror@plt+0x4090>
  402c68:	adrp	x0, 406000 <ferror@plt+0x4090>
  402c6c:	add	x3, x3, #0xd0
  402c70:	add	x1, x1, #0x2d8
  402c74:	add	x0, x0, #0x328
  402c78:	mov	w2, #0x97                  	// #151
  402c7c:	bl	401f00 <__assert_fail@plt>
  402c80:	stp	x29, x30, [sp, #-112]!
  402c84:	mov	x29, sp
  402c88:	stp	x19, x20, [sp, #16]
  402c8c:	mov	x20, x0
  402c90:	bl	401de0 <__ctype_b_loc@plt>
  402c94:	ldr	x0, [x0]
  402c98:	ldrsb	x1, [x20]
  402c9c:	ldrh	w0, [x0, x1, lsl #1]
  402ca0:	tbz	w0, #9, 402d18 <ferror@plt+0xda8>
  402ca4:	adrp	x19, 406000 <ferror@plt+0x4090>
  402ca8:	add	x19, x19, #0x898
  402cac:	str	x21, [sp, #32]
  402cb0:	adrp	x21, 406000 <ferror@plt+0x4090>
  402cb4:	add	x21, x21, #0x348
  402cb8:	add	x19, x19, #0xe8
  402cbc:	mov	x1, x21
  402cc0:	b	402cd0 <ferror@plt+0xd60>
  402cc4:	ldr	x1, [x19, #32]
  402cc8:	add	x19, x19, #0x18
  402ccc:	cbz	x1, 402d2c <ferror@plt+0xdbc>
  402cd0:	mov	x0, x20
  402cd4:	bl	401dc0 <strcmp@plt>
  402cd8:	cbnz	w0, 402cc4 <ferror@plt+0xd54>
  402cdc:	mov	x1, x21
  402ce0:	mov	x0, x20
  402ce4:	bl	401dc0 <strcmp@plt>
  402ce8:	ldr	w19, [x19]
  402cec:	mov	w1, w0
  402cf0:	mov	x0, #0x0                   	// #0
  402cf4:	cmp	w1, #0x0
  402cf8:	mov	w1, #0x3                   	// #3
  402cfc:	bfxil	x0, x19, #0, #32
  402d00:	csinc	w1, w1, wzr, eq  // eq = none
  402d04:	ldp	x19, x20, [sp, #16]
  402d08:	bfi	x0, x1, #32, #32
  402d0c:	ldr	x21, [sp, #32]
  402d10:	ldp	x29, x30, [sp], #112
  402d14:	ret
  402d18:	tbnz	w0, #11, 402d34 <ferror@plt+0xdc4>
  402d1c:	mov	x0, #0x0                   	// #0
  402d20:	ldp	x19, x20, [sp, #16]
  402d24:	ldp	x29, x30, [sp], #112
  402d28:	ret
  402d2c:	ldr	x21, [sp, #32]
  402d30:	b	402d1c <ferror@plt+0xdac>
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	adrp	x1, 406000 <ferror@plt+0x4090>
  402d3c:	mov	x0, #0x0                   	// #0
  402d40:	add	x1, x1, #0x350
  402d44:	bl	401ec0 <dcgettext@plt>
  402d48:	mov	x1, x0
  402d4c:	mov	x0, x20
  402d50:	bl	404130 <ferror@plt+0x21c0>
  402d54:	adrp	x2, 406000 <ferror@plt+0x4090>
  402d58:	mov	w3, w0
  402d5c:	add	x2, x2, #0x368
  402d60:	mov	w19, w0
  402d64:	mov	x1, #0x3f                  	// #63
  402d68:	add	x0, sp, #0x30
  402d6c:	bl	401be0 <snprintf@plt>
  402d70:	add	x0, sp, #0x30
  402d74:	mov	w1, #0x0                   	// #0
  402d78:	bl	401d90 <access@plt>
  402d7c:	cmp	w0, #0x0
  402d80:	cset	w1, eq  // eq = none
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	bfxil	x0, x19, #0, #32
  402d8c:	lsl	w1, w1, #1
  402d90:	ldp	x19, x20, [sp, #16]
  402d94:	bfi	x0, x1, #32, #32
  402d98:	ldp	x29, x30, [sp], #112
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-48]!
  402da4:	mov	w1, #0x0                   	// #0
  402da8:	mov	x29, sp
  402dac:	stp	x19, x20, [sp, #16]
  402db0:	adrp	x20, 406000 <ferror@plt+0x4090>
  402db4:	add	x20, x20, #0x388
  402db8:	str	x21, [sp, #32]
  402dbc:	mov	w21, w0
  402dc0:	mov	x0, x20
  402dc4:	bl	401c50 <open@plt>
  402dc8:	tbnz	w0, #31, 402e2c <ferror@plt+0xebc>
  402dcc:	mov	w19, w0
  402dd0:	cbnz	w21, 402de8 <ferror@plt+0xe78>
  402dd4:	mov	w0, w19
  402dd8:	ldp	x19, x20, [sp, #16]
  402ddc:	ldr	x21, [sp, #32]
  402de0:	ldp	x29, x30, [sp], #48
  402de4:	ret
  402de8:	mov	w2, #0x800                 	// #2048
  402dec:	mov	w1, #0x4                   	// #4
  402df0:	bl	401e70 <fcntl@plt>
  402df4:	tbz	w0, #31, 402dd4 <ferror@plt+0xe64>
  402df8:	mov	w2, #0x5                   	// #5
  402dfc:	adrp	x1, 406000 <ferror@plt+0x4090>
  402e00:	mov	x0, #0x0                   	// #0
  402e04:	add	x1, x1, #0x3a8
  402e08:	bl	401ec0 <dcgettext@plt>
  402e0c:	mov	x1, x20
  402e10:	bl	401dd0 <warn@plt>
  402e14:	mov	w0, w19
  402e18:	bl	401d30 <close@plt>
  402e1c:	bl	401f10 <__errno_location@plt>
  402e20:	ldr	w19, [x0]
  402e24:	neg	w19, w19
  402e28:	b	402dd4 <ferror@plt+0xe64>
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	adrp	x1, 406000 <ferror@plt+0x4090>
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	add	x1, x1, #0x398
  402e3c:	bl	401ec0 <dcgettext@plt>
  402e40:	mov	x1, x20
  402e44:	bl	401dd0 <warn@plt>
  402e48:	bl	401f10 <__errno_location@plt>
  402e4c:	ldr	w19, [x0]
  402e50:	ldr	x21, [sp, #32]
  402e54:	neg	w19, w19
  402e58:	mov	w0, w19
  402e5c:	ldp	x19, x20, [sp, #16]
  402e60:	ldp	x29, x30, [sp], #48
  402e64:	ret
  402e68:	stp	x29, x30, [sp, #-32]!
  402e6c:	mov	x2, #0x8                   	// #8
  402e70:	mov	x29, sp
  402e74:	str	x19, [sp, #16]
  402e78:	bl	401eb0 <read@plt>
  402e7c:	tbnz	x0, #63, 402e9c <ferror@plt+0xf2c>
  402e80:	mov	x19, x0
  402e84:	cmp	x0, #0x7
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	b.le	402ee8 <ferror@plt+0xf78>
  402e90:	ldr	x19, [sp, #16]
  402e94:	ldp	x29, x30, [sp], #32
  402e98:	ret
  402e9c:	bl	401f10 <__errno_location@plt>
  402ea0:	mov	x19, x0
  402ea4:	mov	w0, #0x1                   	// #1
  402ea8:	ldr	w1, [x19]
  402eac:	cmp	w1, #0xb
  402eb0:	b.eq	402e90 <ferror@plt+0xf20>  // b.none
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ebc:	mov	x0, #0x0                   	// #0
  402ec0:	add	x1, x1, #0x3c8
  402ec4:	bl	401ec0 <dcgettext@plt>
  402ec8:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ecc:	add	x1, x1, #0x388
  402ed0:	bl	401dd0 <warn@plt>
  402ed4:	ldr	w0, [x19]
  402ed8:	ldr	x19, [sp, #16]
  402edc:	neg	w0, w0
  402ee0:	ldp	x29, x30, [sp], #32
  402ee4:	ret
  402ee8:	mov	w2, #0x5                   	// #5
  402eec:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ef0:	mov	x0, #0x0                   	// #0
  402ef4:	add	x1, x1, #0x3d8
  402ef8:	bl	401ec0 <dcgettext@plt>
  402efc:	mov	x1, x19
  402f00:	mov	w2, #0x8                   	// #8
  402f04:	bl	401ea0 <warnx@plt>
  402f08:	mov	w0, #0x1                   	// #1
  402f0c:	ldr	x19, [sp, #16]
  402f10:	ldp	x29, x30, [sp], #32
  402f14:	ret
  402f18:	ldr	w2, [x2]
  402f1c:	mov	x3, x0
  402f20:	cmp	w2, #0x2
  402f24:	b.eq	402f54 <ferror@plt+0xfe4>  // b.none
  402f28:	cmp	w2, #0x3
  402f2c:	mov	w0, #0x1                   	// #1
  402f30:	b.ne	402f38 <ferror@plt+0xfc8>  // b.any
  402f34:	ret
  402f38:	cmp	w2, w0
  402f3c:	b.ne	402f68 <ferror@plt+0xff8>  // b.any
  402f40:	ldr	w0, [x1]
  402f44:	ldrb	w2, [x3, #4]
  402f48:	cmp	w2, w0
  402f4c:	cset	w0, eq  // eq = none
  402f50:	ret
  402f54:	ldr	w0, [x1]
  402f58:	ldr	w2, [x3]
  402f5c:	cmp	w2, w0
  402f60:	cset	w0, eq  // eq = none
  402f64:	ret
  402f68:	stp	x29, x30, [sp, #-16]!
  402f6c:	mov	x29, sp
  402f70:	bl	401d70 <abort@plt>
  402f74:	nop
  402f78:	stp	x29, x30, [sp, #-32]!
  402f7c:	adrp	x0, 419000 <ferror@plt+0x17090>
  402f80:	mov	x29, sp
  402f84:	stp	x19, x20, [sp, #16]
  402f88:	ldr	x20, [x0, #680]
  402f8c:	bl	401f10 <__errno_location@plt>
  402f90:	mov	x19, x0
  402f94:	mov	x0, x20
  402f98:	str	wzr, [x19]
  402f9c:	bl	401f70 <ferror@plt>
  402fa0:	cbz	w0, 403040 <ferror@plt+0x10d0>
  402fa4:	ldr	w0, [x19]
  402fa8:	cmp	w0, #0x9
  402fac:	b.ne	402ff0 <ferror@plt+0x1080>  // b.any
  402fb0:	adrp	x0, 419000 <ferror@plt+0x17090>
  402fb4:	ldr	x20, [x0, #656]
  402fb8:	str	wzr, [x19]
  402fbc:	mov	x0, x20
  402fc0:	bl	401f70 <ferror@plt>
  402fc4:	cbnz	w0, 402fd8 <ferror@plt+0x1068>
  402fc8:	mov	x0, x20
  402fcc:	bl	401e80 <fflush@plt>
  402fd0:	cbz	w0, 403020 <ferror@plt+0x10b0>
  402fd4:	nop
  402fd8:	ldr	w0, [x19]
  402fdc:	cmp	w0, #0x9
  402fe0:	b.ne	403018 <ferror@plt+0x10a8>  // b.any
  402fe4:	ldp	x19, x20, [sp, #16]
  402fe8:	ldp	x29, x30, [sp], #32
  402fec:	ret
  402ff0:	cmp	w0, #0x20
  402ff4:	b.eq	402fb0 <ferror@plt+0x1040>  // b.none
  402ff8:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ffc:	mov	w2, #0x5                   	// #5
  403000:	add	x1, x1, #0x400
  403004:	cbz	w0, 40306c <ferror@plt+0x10fc>
  403008:	mov	x0, #0x0                   	// #0
  40300c:	bl	401ec0 <dcgettext@plt>
  403010:	bl	401dd0 <warn@plt>
  403014:	nop
  403018:	mov	w0, #0x1                   	// #1
  40301c:	bl	401ab0 <_exit@plt>
  403020:	mov	x0, x20
  403024:	bl	401c00 <fileno@plt>
  403028:	tbnz	w0, #31, 402fd8 <ferror@plt+0x1068>
  40302c:	bl	401b10 <dup@plt>
  403030:	tbnz	w0, #31, 402fd8 <ferror@plt+0x1068>
  403034:	bl	401d30 <close@plt>
  403038:	cbz	w0, 402fe4 <ferror@plt+0x1074>
  40303c:	b	402fd8 <ferror@plt+0x1068>
  403040:	mov	x0, x20
  403044:	bl	401e80 <fflush@plt>
  403048:	cbnz	w0, 402fa4 <ferror@plt+0x1034>
  40304c:	mov	x0, x20
  403050:	bl	401c00 <fileno@plt>
  403054:	tbnz	w0, #31, 402fa4 <ferror@plt+0x1034>
  403058:	bl	401b10 <dup@plt>
  40305c:	tbnz	w0, #31, 402fa4 <ferror@plt+0x1034>
  403060:	bl	401d30 <close@plt>
  403064:	cbz	w0, 402fb0 <ferror@plt+0x1040>
  403068:	b	402fa4 <ferror@plt+0x1034>
  40306c:	mov	x0, #0x0                   	// #0
  403070:	bl	401ec0 <dcgettext@plt>
  403074:	bl	401ea0 <warnx@plt>
  403078:	b	403018 <ferror@plt+0x10a8>
  40307c:	nop
  403080:	stp	x29, x30, [sp, #-112]!
  403084:	mov	x29, sp
  403088:	stp	x19, x20, [sp, #16]
  40308c:	str	x25, [sp, #64]
  403090:	mov	x25, x0
  403094:	str	wzr, [sp, #88]
  403098:	cbz	x1, 403338 <ferror@plt+0x13c8>
  40309c:	mov	x20, x1
  4030a0:	mov	x0, x1
  4030a4:	bl	402c80 <ferror@plt+0xd10>
  4030a8:	str	x0, [sp, #88]
  4030ac:	cmp	xzr, x0, lsr #32
  4030b0:	b.eq	40337c <ferror@plt+0x140c>  // b.none
  4030b4:	stp	x21, x22, [sp, #32]
  4030b8:	stp	x23, x24, [sp, #48]
  4030bc:	adrp	x22, 406000 <ferror@plt+0x4090>
  4030c0:	add	x22, x22, #0x898
  4030c4:	mov	w0, #0x1                   	// #1
  4030c8:	add	x24, x22, #0xe8
  4030cc:	bl	402da0 <ferror@plt+0xe30>
  4030d0:	mov	w21, w0
  4030d4:	nop
  4030d8:	add	x1, sp, #0x60
  4030dc:	mov	w0, w21
  4030e0:	bl	402e68 <ferror@plt+0xef8>
  4030e4:	mov	w19, w0
  4030e8:	tbnz	w0, #31, 403284 <ferror@plt+0x1314>
  4030ec:	cmp	w0, #0x1
  4030f0:	b.eq	403270 <ferror@plt+0x1300>  // b.none
  4030f4:	cbnz	w0, 4030d8 <ferror@plt+0x1168>
  4030f8:	ldrb	w0, [sp, #101]
  4030fc:	cbnz	w0, 4030d8 <ferror@plt+0x1168>
  403100:	add	x0, sp, #0x58
  403104:	add	x2, sp, #0x5c
  403108:	mov	x1, x0
  40310c:	add	x0, sp, #0x60
  403110:	bl	402f18 <ferror@plt+0xfa8>
  403114:	cbz	w0, 4030d8 <ferror@plt+0x1168>
  403118:	ldr	x0, [x25]
  40311c:	cbz	x0, 4033d0 <ferror@plt+0x1460>
  403120:	adrp	x20, 419000 <ferror@plt+0x17090>
  403124:	add	x20, x20, #0x2c0
  403128:	mov	x1, #0x0                   	// #0
  40312c:	bl	401d10 <scols_table_new_line@plt>
  403130:	str	x0, [x20, #184]
  403134:	cbz	x0, 4033a0 <ferror@plt+0x1430>
  403138:	ldr	x0, [x20, #128]
  40313c:	adrp	x23, 406000 <ferror@plt+0x4090>
  403140:	mov	x19, #0x0                   	// #0
  403144:	add	x23, x23, #0x4a0
  403148:	cbnz	x0, 4031a4 <ferror@plt+0x1234>
  40314c:	b	4030d8 <ferror@plt+0x1168>
  403150:	cmp	w0, #0x1
  403154:	b.eq	403250 <ferror@plt+0x12e0>  // b.none
  403158:	cmp	w0, #0x2
  40315c:	b.ne	403234 <ferror@plt+0x12c4>  // b.any
  403160:	ldr	w0, [sp, #96]
  403164:	adrp	x1, 406000 <ferror@plt+0x4090>
  403168:	add	x1, x1, #0x490
  40316c:	bl	402718 <ferror@plt+0x7a8>
  403170:	cbz	x0, 4031e8 <ferror@plt+0x1278>
  403174:	bl	401d00 <strdup@plt>
  403178:	mov	x2, x0
  40317c:	cbz	x0, 40334c <ferror@plt+0x13dc>
  403180:	str	x0, [sp, #104]
  403184:	ldr	x0, [x20, #184]
  403188:	mov	x1, x19
  40318c:	bl	401b20 <scols_line_refer_data@plt>
  403190:	cbnz	w0, 40335c <ferror@plt+0x13ec>
  403194:	ldr	x0, [x20, #128]
  403198:	add	x19, x19, #0x1
  40319c:	cmp	x19, x0
  4031a0:	b.cs	4030d8 <ferror@plt+0x1168>  // b.hs, b.nlast
  4031a4:	mov	x0, x19
  4031a8:	str	xzr, [sp, #104]
  4031ac:	bl	402b28 <ferror@plt+0xbb8>
  4031b0:	mov	w2, w0
  4031b4:	cmp	w0, #0x3
  4031b8:	b.eq	4032a8 <ferror@plt+0x1338>  // b.none
  4031bc:	b.le	403150 <ferror@plt+0x11e0>
  4031c0:	cmp	w0, #0x4
  4031c4:	b.ne	40320c <ferror@plt+0x129c>  // b.any
  4031c8:	ldrb	w0, [sp, #102]
  4031cc:	cbz	w0, 40330c <ferror@plt+0x139c>
  4031d0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	add	x1, x1, #0x498
  4031dc:	mov	x0, #0x0                   	// #0
  4031e0:	bl	401ec0 <dcgettext@plt>
  4031e4:	cbnz	x0, 403174 <ferror@plt+0x1204>
  4031e8:	adrp	x3, 406000 <ferror@plt+0x4090>
  4031ec:	add	x3, x3, #0x898
  4031f0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4031f4:	adrp	x0, 406000 <ferror@plt+0x4090>
  4031f8:	add	x3, x3, #0x218
  4031fc:	add	x1, x1, #0x450
  403200:	add	x0, x0, #0x468
  403204:	mov	w2, #0x4a                  	// #74
  403208:	bl	401f00 <__assert_fail@plt>
  40320c:	cmp	w0, #0x5
  403210:	b.ne	4033f4 <ferror@plt+0x1484>  // b.any
  403214:	ldrb	w0, [sp, #103]
  403218:	cbz	w0, 403324 <ferror@plt+0x13b4>
  40321c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403220:	mov	x0, #0x0                   	// #0
  403224:	add	x1, x1, #0x498
  403228:	bl	401ec0 <dcgettext@plt>
  40322c:	cbnz	x0, 403174 <ferror@plt+0x1204>
  403230:	b	4031e8 <ferror@plt+0x1278>
  403234:	cbnz	w0, 4033f4 <ferror@plt+0x1484>
  403238:	ldr	w0, [sp, #96]
  40323c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403240:	add	x1, x1, #0x328
  403244:	bl	402718 <ferror@plt+0x7a8>
  403248:	cbnz	x0, 403174 <ferror@plt+0x1204>
  40324c:	b	4031e8 <ferror@plt+0x1278>
  403250:	ldr	w2, [sp, #96]
  403254:	add	x0, sp, #0x68
  403258:	adrp	x1, 406000 <ferror@plt+0x4090>
  40325c:	add	x1, x1, #0x488
  403260:	bl	4027b8 <ferror@plt+0x848>
  403264:	ldr	x2, [sp, #104]
  403268:	cbz	x2, 403194 <ferror@plt+0x1224>
  40326c:	b	403184 <ferror@plt+0x1214>
  403270:	bl	401f10 <__errno_location@plt>
  403274:	ldr	w0, [x0]
  403278:	cmp	w0, #0xb
  40327c:	b.ne	4030d8 <ferror@plt+0x1168>  // b.any
  403280:	mov	w19, #0x0                   	// #0
  403284:	mov	w0, w21
  403288:	bl	401d30 <close@plt>
  40328c:	ldp	x21, x22, [sp, #32]
  403290:	ldp	x23, x24, [sp, #48]
  403294:	mov	w0, w19
  403298:	ldp	x19, x20, [sp, #16]
  40329c:	ldr	x25, [sp, #64]
  4032a0:	ldp	x29, x30, [sp], #112
  4032a4:	ret
  4032a8:	ldrb	w4, [sp, #100]
  4032ac:	mov	x3, x22
  4032b0:	add	x1, x22, #0xe8
  4032b4:	mov	w2, #0x0                   	// #0
  4032b8:	mov	x0, #0x0                   	// #0
  4032bc:	b	4032c4 <ferror@plt+0x1354>
  4032c0:	ldr	w2, [x1]
  4032c4:	cmp	w4, w2
  4032c8:	b.eq	4032f8 <ferror@plt+0x1388>  // b.none
  4032cc:	add	x0, x0, #0x1
  4032d0:	add	x1, x1, #0x18
  4032d4:	cmp	x0, #0xc
  4032d8:	b.ne	4032c0 <ferror@plt+0x1350>  // b.any
  4032dc:	adrp	x1, 406000 <ferror@plt+0x4090>
  4032e0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4032e4:	add	x3, x3, #0x218
  4032e8:	add	x1, x1, #0x450
  4032ec:	add	x0, x0, #0x468
  4032f0:	mov	w2, #0x4a                  	// #74
  4032f4:	bl	401f00 <__assert_fail@plt>
  4032f8:	add	x0, x0, x0, lsl #1
  4032fc:	add	x0, x24, x0, lsl #3
  403300:	ldr	x0, [x0, #16]
  403304:	cbnz	x0, 403174 <ferror@plt+0x1204>
  403308:	b	4031f0 <ferror@plt+0x1280>
  40330c:	mov	x1, x23
  403310:	mov	w2, #0x5                   	// #5
  403314:	mov	x0, #0x0                   	// #0
  403318:	bl	401ec0 <dcgettext@plt>
  40331c:	cbnz	x0, 403174 <ferror@plt+0x1204>
  403320:	b	4031e8 <ferror@plt+0x1278>
  403324:	mov	x1, x23
  403328:	mov	x0, #0x0                   	// #0
  40332c:	bl	401ec0 <dcgettext@plt>
  403330:	cbnz	x0, 403174 <ferror@plt+0x1204>
  403334:	b	4031e8 <ferror@plt+0x1278>
  403338:	mov	w0, #0x3                   	// #3
  40333c:	stp	x21, x22, [sp, #32]
  403340:	stp	x23, x24, [sp, #48]
  403344:	str	w0, [sp, #92]
  403348:	b	4030bc <ferror@plt+0x114c>
  40334c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403350:	mov	w0, #0x1                   	// #1
  403354:	add	x1, x1, #0x470
  403358:	bl	401f50 <err@plt>
  40335c:	mov	w2, #0x5                   	// #5
  403360:	adrp	x1, 406000 <ferror@plt+0x4090>
  403364:	mov	x0, #0x0                   	// #0
  403368:	add	x1, x1, #0x4b0
  40336c:	bl	401ec0 <dcgettext@plt>
  403370:	mov	x1, x0
  403374:	mov	w0, #0x1                   	// #1
  403378:	bl	401ed0 <errx@plt>
  40337c:	mov	w2, #0x5                   	// #5
  403380:	adrp	x1, 406000 <ferror@plt+0x4090>
  403384:	mov	x0, #0x0                   	// #0
  403388:	add	x1, x1, #0x410
  40338c:	bl	401ec0 <dcgettext@plt>
  403390:	mov	w19, #0xffffffea            	// #-22
  403394:	mov	x1, x20
  403398:	bl	401ea0 <warnx@plt>
  40339c:	b	403294 <ferror@plt+0x1324>
  4033a0:	bl	401f10 <__errno_location@plt>
  4033a4:	mov	x3, x0
  4033a8:	mov	w4, #0xc                   	// #12
  4033ac:	mov	w2, #0x5                   	// #5
  4033b0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	str	w4, [x3]
  4033bc:	add	x1, x1, #0x430
  4033c0:	bl	401ec0 <dcgettext@plt>
  4033c4:	mov	x1, x0
  4033c8:	mov	w0, #0x1                   	// #1
  4033cc:	bl	401ed0 <errx@plt>
  4033d0:	adrp	x3, 406000 <ferror@plt+0x4090>
  4033d4:	add	x3, x3, #0x898
  4033d8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4033dc:	adrp	x0, 406000 <ferror@plt+0x4090>
  4033e0:	add	x3, x3, #0x208
  4033e4:	add	x1, x1, #0x2d8
  4033e8:	add	x0, x0, #0x428
  4033ec:	mov	w2, #0x173                 	// #371
  4033f0:	bl	401f00 <__assert_fail@plt>
  4033f4:	bl	401d70 <abort@plt>
  4033f8:	stp	x29, x30, [sp, #-64]!
  4033fc:	mov	x29, sp
  403400:	stp	x19, x20, [sp, #16]
  403404:	mov	x19, x1
  403408:	mov	w1, #0x3                   	// #3
  40340c:	stp	xzr, xzr, [sp, #48]
  403410:	str	x21, [sp, #32]
  403414:	and	w21, w0, #0xff
  403418:	mov	x0, x19
  40341c:	strb	w1, [sp, #53]
  403420:	strb	w21, [sp, #54]
  403424:	bl	402c80 <ferror@plt+0xd10>
  403428:	lsr	x4, x0, #32
  40342c:	mov	x3, x0
  403430:	cmp	w4, #0x2
  403434:	b.eq	4035b0 <ferror@plt+0x1640>  // b.none
  403438:	b.hi	4034e8 <ferror@plt+0x1578>  // b.pmore
  40343c:	cbz	x4, 403580 <ferror@plt+0x1610>
  403440:	adrp	x1, 406000 <ferror@plt+0x4090>
  403444:	mov	x2, x19
  403448:	add	x0, sp, #0x38
  40344c:	add	x1, x1, #0x4e0
  403450:	strb	w3, [sp, #52]
  403454:	bl	4027b8 <ferror@plt+0x848>
  403458:	adrp	x20, 406000 <ferror@plt+0x4090>
  40345c:	add	x20, x20, #0x388
  403460:	mov	x0, x20
  403464:	mov	w1, #0x2                   	// #2
  403468:	bl	401c50 <open@plt>
  40346c:	mov	w19, w0
  403470:	tbnz	w0, #31, 403520 <ferror@plt+0x15b0>
  403474:	add	x1, sp, #0x30
  403478:	mov	x2, #0x8                   	// #8
  40347c:	bl	401d60 <write@plt>
  403480:	tbnz	x0, #63, 403560 <ferror@plt+0x15f0>
  403484:	mov	w2, #0x8                   	// #8
  403488:	mov	w1, #0x0                   	// #0
  40348c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403490:	add	x0, x0, #0x508
  403494:	bl	401d80 <openlog@plt>
  403498:	cmp	w21, #0x0
  40349c:	adrp	x0, 406000 <ferror@plt+0x4090>
  4034a0:	adrp	x2, 406000 <ferror@plt+0x4090>
  4034a4:	add	x0, x0, #0x4d8
  4034a8:	add	x2, x2, #0x4d0
  4034ac:	adrp	x1, 406000 <ferror@plt+0x4090>
  4034b0:	ldr	x3, [sp, #56]
  4034b4:	csel	x2, x2, x0, ne  // ne = any
  4034b8:	add	x1, x1, #0x510
  4034bc:	mov	w0, #0x5                   	// #5
  4034c0:	bl	401af0 <syslog@plt>
  4034c4:	bl	401b90 <closelog@plt>
  4034c8:	ldr	x0, [sp, #56]
  4034cc:	bl	401e00 <free@plt>
  4034d0:	mov	w0, w19
  4034d4:	bl	401d30 <close@plt>
  4034d8:	ldp	x19, x20, [sp, #16]
  4034dc:	ldr	x21, [sp, #32]
  4034e0:	ldp	x29, x30, [sp], #64
  4034e4:	ret
  4034e8:	cmp	w4, #0x3
  4034ec:	b.ne	4035e0 <ferror@plt+0x1670>  // b.any
  4034f0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4034f4:	add	x0, x0, #0x348
  4034f8:	bl	401d00 <strdup@plt>
  4034fc:	cbz	x0, 4035d0 <ferror@plt+0x1660>
  403500:	adrp	x20, 406000 <ferror@plt+0x4090>
  403504:	add	x20, x20, #0x388
  403508:	mov	w1, #0x2                   	// #2
  40350c:	str	x0, [sp, #56]
  403510:	mov	x0, x20
  403514:	bl	401c50 <open@plt>
  403518:	mov	w19, w0
  40351c:	tbz	w0, #31, 403474 <ferror@plt+0x1504>
  403520:	mov	w2, #0x5                   	// #5
  403524:	adrp	x1, 406000 <ferror@plt+0x4090>
  403528:	mov	x0, #0x0                   	// #0
  40352c:	add	x1, x1, #0x398
  403530:	bl	401ec0 <dcgettext@plt>
  403534:	mov	x1, x20
  403538:	bl	401dd0 <warn@plt>
  40353c:	ldr	x0, [sp, #56]
  403540:	bl	401e00 <free@plt>
  403544:	bl	401f10 <__errno_location@plt>
  403548:	ldr	w0, [x0]
  40354c:	ldp	x19, x20, [sp, #16]
  403550:	neg	w0, w0
  403554:	ldr	x21, [sp, #32]
  403558:	ldp	x29, x30, [sp], #64
  40355c:	ret
  403560:	mov	w2, #0x5                   	// #5
  403564:	adrp	x1, 406000 <ferror@plt+0x4090>
  403568:	mov	x0, #0x0                   	// #0
  40356c:	add	x1, x1, #0x4f0
  403570:	bl	401ec0 <dcgettext@plt>
  403574:	mov	x1, x20
  403578:	bl	401dd0 <warn@plt>
  40357c:	b	4034c8 <ferror@plt+0x1558>
  403580:	mov	w2, #0x5                   	// #5
  403584:	adrp	x1, 406000 <ferror@plt+0x4090>
  403588:	mov	x0, #0x0                   	// #0
  40358c:	add	x1, x1, #0x410
  403590:	bl	401ec0 <dcgettext@plt>
  403594:	mov	x1, x19
  403598:	bl	401ea0 <warnx@plt>
  40359c:	mov	w0, #0xffffffff            	// #-1
  4035a0:	ldp	x19, x20, [sp, #16]
  4035a4:	ldr	x21, [sp, #32]
  4035a8:	ldp	x29, x30, [sp], #64
  4035ac:	ret
  4035b0:	mov	w2, w0
  4035b4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4035b8:	add	x0, sp, #0x38
  4035bc:	add	x1, x1, #0x4e8
  4035c0:	str	w3, [sp, #48]
  4035c4:	strb	w4, [sp, #53]
  4035c8:	bl	4027b8 <ferror@plt+0x848>
  4035cc:	b	403458 <ferror@plt+0x14e8>
  4035d0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4035d4:	mov	w0, #0x1                   	// #1
  4035d8:	add	x1, x1, #0x470
  4035dc:	bl	401f50 <err@plt>
  4035e0:	bl	401d70 <abort@plt>
  4035e4:	nop
  4035e8:	stp	x29, x30, [sp, #-96]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	str	wzr, [sp, #80]
  4035f8:	cbz	x0, 4037a8 <ferror@plt+0x1838>
  4035fc:	mov	x20, x0
  403600:	bl	402c80 <ferror@plt+0xd10>
  403604:	str	x0, [sp, #80]
  403608:	cmp	xzr, x0, lsr #32
  40360c:	b.eq	4037bc <ferror@plt+0x184c>  // b.none
  403610:	stp	x21, x22, [sp, #32]
  403614:	stp	x23, x24, [sp, #48]
  403618:	adrp	x21, 406000 <ferror@plt+0x4090>
  40361c:	add	x21, x21, #0x898
  403620:	mov	w0, #0x1                   	// #1
  403624:	add	x23, x21, #0xe8
  403628:	bl	402da0 <ferror@plt+0xe30>
  40362c:	add	x22, sp, #0x54
  403630:	mov	w20, w0
  403634:	nop
  403638:	add	x1, sp, #0x58
  40363c:	mov	w0, w20
  403640:	bl	402e68 <ferror@plt+0xef8>
  403644:	mov	w19, w0
  403648:	tbnz	w0, #31, 4036fc <ferror@plt+0x178c>
  40364c:	cmp	w0, #0x1
  403650:	b.eq	4036e8 <ferror@plt+0x1778>  // b.none
  403654:	cbnz	w0, 403638 <ferror@plt+0x16c8>
  403658:	ldrb	w0, [sp, #93]
  40365c:	cbnz	w0, 403638 <ferror@plt+0x16c8>
  403660:	mov	x2, x22
  403664:	add	x1, sp, #0x50
  403668:	add	x0, sp, #0x58
  40366c:	bl	402f18 <ferror@plt+0xfa8>
  403670:	cbz	w0, 403638 <ferror@plt+0x16c8>
  403674:	ldr	w0, [sp, #88]
  403678:	adrp	x1, 406000 <ferror@plt+0x4090>
  40367c:	add	x1, x1, #0x328
  403680:	stp	x25, x26, [sp, #64]
  403684:	bl	402718 <ferror@plt+0x7a8>
  403688:	cbz	x0, 4037f0 <ferror@plt+0x1880>
  40368c:	bl	401d00 <strdup@plt>
  403690:	mov	x24, x0
  403694:	cbz	x0, 4037e0 <ferror@plt+0x1870>
  403698:	ldrb	w6, [sp, #92]
  40369c:	mov	x3, x21
  4036a0:	add	x4, x21, #0xe8
  4036a4:	mov	w5, #0x0                   	// #0
  4036a8:	mov	x1, #0x0                   	// #0
  4036ac:	b	4036b4 <ferror@plt+0x1744>
  4036b0:	ldr	w5, [x4]
  4036b4:	cmp	w6, w5
  4036b8:	b.eq	40371c <ferror@plt+0x17ac>  // b.none
  4036bc:	add	x1, x1, #0x1
  4036c0:	add	x4, x4, #0x18
  4036c4:	cmp	x1, #0xc
  4036c8:	b.ne	4036b0 <ferror@plt+0x1740>  // b.any
  4036cc:	adrp	x1, 406000 <ferror@plt+0x4090>
  4036d0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4036d4:	add	x3, x3, #0x218
  4036d8:	add	x1, x1, #0x450
  4036dc:	add	x0, x0, #0x468
  4036e0:	mov	w2, #0x4a                  	// #74
  4036e4:	bl	401f00 <__assert_fail@plt>
  4036e8:	bl	401f10 <__errno_location@plt>
  4036ec:	ldr	w0, [x0]
  4036f0:	cmp	w0, #0xb
  4036f4:	b.ne	403638 <ferror@plt+0x16c8>  // b.any
  4036f8:	mov	w19, #0x0                   	// #0
  4036fc:	mov	w0, w20
  403700:	bl	401d30 <close@plt>
  403704:	ldp	x21, x22, [sp, #32]
  403708:	ldp	x23, x24, [sp, #48]
  40370c:	mov	w0, w19
  403710:	ldp	x19, x20, [sp, #16]
  403714:	ldp	x29, x30, [sp], #96
  403718:	ret
  40371c:	add	x1, x1, x1, lsl #1
  403720:	add	x1, x23, x1, lsl #3
  403724:	ldr	x0, [x1, #16]
  403728:	cbz	x0, 4036cc <ferror@plt+0x175c>
  40372c:	bl	401d00 <strdup@plt>
  403730:	mov	x19, x0
  403734:	cbz	x0, 4037e0 <ferror@plt+0x1870>
  403738:	ldr	w1, [sp, #88]
  40373c:	mov	x3, x19
  403740:	mov	x2, x24
  403744:	adrp	x0, 406000 <ferror@plt+0x4090>
  403748:	add	x0, x0, #0x530
  40374c:	adrp	x25, 406000 <ferror@plt+0x4090>
  403750:	adrp	x26, 406000 <ferror@plt+0x4090>
  403754:	add	x25, x25, #0x528
  403758:	bl	401ef0 <printf@plt>
  40375c:	add	x26, x26, #0x520
  403760:	ldrb	w0, [sp, #94]
  403764:	cmp	w0, #0x0
  403768:	adrp	x0, 406000 <ferror@plt+0x4090>
  40376c:	csel	x1, x26, x25, ne  // ne = any
  403770:	add	x0, x0, #0x540
  403774:	bl	401ef0 <printf@plt>
  403778:	ldrb	w1, [sp, #95]
  40377c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403780:	add	x0, x0, #0x558
  403784:	cmp	w1, #0x0
  403788:	csel	x1, x26, x25, ne  // ne = any
  40378c:	bl	401ef0 <printf@plt>
  403790:	mov	x0, x24
  403794:	bl	401e00 <free@plt>
  403798:	mov	x0, x19
  40379c:	bl	401e00 <free@plt>
  4037a0:	ldp	x25, x26, [sp, #64]
  4037a4:	b	403638 <ferror@plt+0x16c8>
  4037a8:	mov	w0, #0x3                   	// #3
  4037ac:	stp	x21, x22, [sp, #32]
  4037b0:	stp	x23, x24, [sp, #48]
  4037b4:	str	w0, [sp, #84]
  4037b8:	b	403618 <ferror@plt+0x16a8>
  4037bc:	mov	w2, #0x5                   	// #5
  4037c0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4037c4:	mov	x0, #0x0                   	// #0
  4037c8:	add	x1, x1, #0x410
  4037cc:	bl	401ec0 <dcgettext@plt>
  4037d0:	mov	w19, #0xffffffea            	// #-22
  4037d4:	mov	x1, x20
  4037d8:	bl	401ea0 <warnx@plt>
  4037dc:	b	40370c <ferror@plt+0x179c>
  4037e0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4037e4:	mov	w0, #0x1                   	// #1
  4037e8:	add	x1, x1, #0x470
  4037ec:	bl	401f50 <err@plt>
  4037f0:	adrp	x3, 406000 <ferror@plt+0x4090>
  4037f4:	add	x3, x3, #0x898
  4037f8:	b	4036cc <ferror@plt+0x175c>
  4037fc:	nop
  403800:	str	xzr, [x1]
  403804:	mov	x2, x0
  403808:	cbz	x0, 403880 <ferror@plt+0x1910>
  40380c:	ldrsb	w3, [x0]
  403810:	cmp	w3, #0x2f
  403814:	b.ne	40386c <ferror@plt+0x18fc>  // b.any
  403818:	ldrsb	w3, [x2, #1]
  40381c:	mov	x0, x2
  403820:	add	x2, x2, #0x1
  403824:	cmp	w3, #0x2f
  403828:	b.eq	403818 <ferror@plt+0x18a8>  // b.none
  40382c:	mov	x3, #0x1                   	// #1
  403830:	str	x3, [x1]
  403834:	ldrsb	w3, [x0, #1]
  403838:	cmp	w3, #0x2f
  40383c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403840:	b.eq	403868 <ferror@plt+0x18f8>  // b.none
  403844:	sub	x2, x2, #0x1
  403848:	mov	x3, #0x2                   	// #2
  40384c:	nop
  403850:	str	x3, [x1]
  403854:	ldrsb	w4, [x2, x3]
  403858:	add	x3, x3, #0x1
  40385c:	cmp	w4, #0x2f
  403860:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403864:	b.ne	403850 <ferror@plt+0x18e0>  // b.any
  403868:	ret
  40386c:	mov	x0, #0x0                   	// #0
  403870:	cbz	w3, 403868 <ferror@plt+0x18f8>
  403874:	mov	x0, x2
  403878:	add	x2, x2, #0x1
  40387c:	b	40382c <ferror@plt+0x18bc>
  403880:	mov	x0, #0x0                   	// #0
  403884:	ret
  403888:	stp	x29, x30, [sp, #-48]!
  40388c:	mov	x29, sp
  403890:	stp	x19, x20, [sp, #16]
  403894:	mov	x20, x0
  403898:	mov	w19, #0x0                   	// #0
  40389c:	str	x21, [sp, #32]
  4038a0:	mov	x21, x1
  4038a4:	ldrsb	w1, [x0]
  4038a8:	mov	x0, #0x0                   	// #0
  4038ac:	cbz	w1, 4038d4 <ferror@plt+0x1964>
  4038b0:	cmp	w1, #0x5c
  4038b4:	b.eq	4038e4 <ferror@plt+0x1974>  // b.none
  4038b8:	mov	x0, x21
  4038bc:	bl	401e60 <strchr@plt>
  4038c0:	cbnz	x0, 403910 <ferror@plt+0x19a0>
  4038c4:	add	w19, w19, #0x1
  4038c8:	sxtw	x0, w19
  4038cc:	ldrsb	w1, [x20, w19, sxtw]
  4038d0:	cbnz	w1, 4038b0 <ferror@plt+0x1940>
  4038d4:	ldp	x19, x20, [sp, #16]
  4038d8:	ldr	x21, [sp, #32]
  4038dc:	ldp	x29, x30, [sp], #48
  4038e0:	ret
  4038e4:	add	w0, w19, #0x1
  4038e8:	ldrsb	w0, [x20, w0, sxtw]
  4038ec:	cbz	w0, 403910 <ferror@plt+0x19a0>
  4038f0:	add	w19, w19, #0x2
  4038f4:	sxtw	x0, w19
  4038f8:	ldrsb	w1, [x20, w19, sxtw]
  4038fc:	cbnz	w1, 4038b0 <ferror@plt+0x1940>
  403900:	ldp	x19, x20, [sp, #16]
  403904:	ldr	x21, [sp, #32]
  403908:	ldp	x29, x30, [sp], #48
  40390c:	ret
  403910:	sxtw	x0, w19
  403914:	ldp	x19, x20, [sp, #16]
  403918:	ldr	x21, [sp, #32]
  40391c:	ldp	x29, x30, [sp], #48
  403920:	ret
  403924:	nop
  403928:	stp	x29, x30, [sp, #-80]!
  40392c:	mov	x29, sp
  403930:	stp	x19, x20, [sp, #16]
  403934:	mov	x19, x0
  403938:	stp	x21, x22, [sp, #32]
  40393c:	mov	x22, x1
  403940:	mov	w21, w2
  403944:	str	x23, [sp, #48]
  403948:	adrp	x23, 419000 <ferror@plt+0x17090>
  40394c:	str	xzr, [sp, #72]
  403950:	bl	401f10 <__errno_location@plt>
  403954:	str	wzr, [x0]
  403958:	cbz	x19, 40396c <ferror@plt+0x19fc>
  40395c:	mov	x20, x0
  403960:	ldrsb	w0, [x19]
  403964:	adrp	x23, 419000 <ferror@plt+0x17090>
  403968:	cbnz	w0, 403984 <ferror@plt+0x1a14>
  40396c:	ldr	w0, [x23, #648]
  403970:	adrp	x1, 406000 <ferror@plt+0x4090>
  403974:	mov	x3, x19
  403978:	mov	x2, x22
  40397c:	add	x1, x1, #0xc60
  403980:	bl	401ed0 <errx@plt>
  403984:	add	x1, sp, #0x48
  403988:	mov	w2, w21
  40398c:	mov	x0, x19
  403990:	mov	w3, #0x0                   	// #0
  403994:	bl	401cf0 <__strtoul_internal@plt>
  403998:	ldr	w1, [x20]
  40399c:	cbnz	w1, 4039cc <ferror@plt+0x1a5c>
  4039a0:	ldr	x1, [sp, #72]
  4039a4:	cmp	x1, x19
  4039a8:	b.eq	40396c <ferror@plt+0x19fc>  // b.none
  4039ac:	cbz	x1, 4039b8 <ferror@plt+0x1a48>
  4039b0:	ldrsb	w1, [x1]
  4039b4:	cbnz	w1, 40396c <ferror@plt+0x19fc>
  4039b8:	ldp	x19, x20, [sp, #16]
  4039bc:	ldp	x21, x22, [sp, #32]
  4039c0:	ldr	x23, [sp, #48]
  4039c4:	ldp	x29, x30, [sp], #80
  4039c8:	ret
  4039cc:	ldr	w0, [x23, #648]
  4039d0:	cmp	w1, #0x22
  4039d4:	b.ne	40396c <ferror@plt+0x19fc>  // b.any
  4039d8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4039dc:	mov	x3, x19
  4039e0:	mov	x2, x22
  4039e4:	add	x1, x1, #0xc60
  4039e8:	bl	401f50 <err@plt>
  4039ec:	nop
  4039f0:	stp	x29, x30, [sp, #-32]!
  4039f4:	mov	x29, sp
  4039f8:	stp	x19, x20, [sp, #16]
  4039fc:	mov	x19, x1
  403a00:	mov	x20, x0
  403a04:	bl	401f10 <__errno_location@plt>
  403a08:	mov	x4, x0
  403a0c:	adrp	x0, 419000 <ferror@plt+0x17090>
  403a10:	mov	w5, #0x22                  	// #34
  403a14:	adrp	x1, 406000 <ferror@plt+0x4090>
  403a18:	mov	x3, x20
  403a1c:	ldr	w0, [x0, #648]
  403a20:	mov	x2, x19
  403a24:	str	w5, [x4]
  403a28:	add	x1, x1, #0xc60
  403a2c:	bl	401f50 <err@plt>
  403a30:	stp	x29, x30, [sp, #-32]!
  403a34:	mov	x29, sp
  403a38:	stp	x19, x20, [sp, #16]
  403a3c:	mov	x20, x1
  403a40:	mov	x19, x0
  403a44:	bl	403928 <ferror@plt+0x19b8>
  403a48:	mov	x1, #0xffffffff            	// #4294967295
  403a4c:	cmp	x0, x1
  403a50:	b.hi	403a60 <ferror@plt+0x1af0>  // b.pmore
  403a54:	ldp	x19, x20, [sp, #16]
  403a58:	ldp	x29, x30, [sp], #32
  403a5c:	ret
  403a60:	mov	x1, x20
  403a64:	mov	x0, x19
  403a68:	bl	4039f0 <ferror@plt+0x1a80>
  403a6c:	nop
  403a70:	adrp	x1, 419000 <ferror@plt+0x17090>
  403a74:	str	w0, [x1, #648]
  403a78:	ret
  403a7c:	nop
  403a80:	stp	x29, x30, [sp, #-128]!
  403a84:	mov	x29, sp
  403a88:	stp	x19, x20, [sp, #16]
  403a8c:	mov	x20, x0
  403a90:	stp	x21, x22, [sp, #32]
  403a94:	mov	x22, x1
  403a98:	stp	x23, x24, [sp, #48]
  403a9c:	mov	x23, x2
  403aa0:	str	xzr, [x1]
  403aa4:	bl	401f10 <__errno_location@plt>
  403aa8:	mov	x21, x0
  403aac:	cbz	x20, 403d40 <ferror@plt+0x1dd0>
  403ab0:	ldrsb	w19, [x20]
  403ab4:	cbz	w19, 403d40 <ferror@plt+0x1dd0>
  403ab8:	bl	401de0 <__ctype_b_loc@plt>
  403abc:	mov	x24, x0
  403ac0:	mov	x2, x20
  403ac4:	ldr	x0, [x0]
  403ac8:	b	403ad0 <ferror@plt+0x1b60>
  403acc:	ldrsb	w19, [x2, #1]!
  403ad0:	ubfiz	x1, x19, #1, #8
  403ad4:	ldrh	w1, [x0, x1]
  403ad8:	tbnz	w1, #13, 403acc <ferror@plt+0x1b5c>
  403adc:	cmp	w19, #0x2d
  403ae0:	b.eq	403d40 <ferror@plt+0x1dd0>  // b.none
  403ae4:	stp	x25, x26, [sp, #64]
  403ae8:	mov	x0, x20
  403aec:	mov	w3, #0x0                   	// #0
  403af0:	stp	x27, x28, [sp, #80]
  403af4:	add	x27, sp, #0x78
  403af8:	mov	x1, x27
  403afc:	str	wzr, [x21]
  403b00:	mov	w2, #0x0                   	// #0
  403b04:	str	xzr, [sp, #120]
  403b08:	bl	401cf0 <__strtoul_internal@plt>
  403b0c:	mov	x25, x0
  403b10:	ldr	x28, [sp, #120]
  403b14:	ldr	w0, [x21]
  403b18:	cmp	x28, x20
  403b1c:	b.eq	403d30 <ferror@plt+0x1dc0>  // b.none
  403b20:	cbnz	w0, 403d60 <ferror@plt+0x1df0>
  403b24:	cbz	x28, 403dd4 <ferror@plt+0x1e64>
  403b28:	ldrsb	w0, [x28]
  403b2c:	mov	w20, #0x0                   	// #0
  403b30:	mov	x26, #0x0                   	// #0
  403b34:	cbz	w0, 403dd4 <ferror@plt+0x1e64>
  403b38:	ldrsb	w0, [x28, #1]
  403b3c:	cmp	w0, #0x69
  403b40:	b.eq	403bec <ferror@plt+0x1c7c>  // b.none
  403b44:	and	w1, w0, #0xffffffdf
  403b48:	cmp	w1, #0x42
  403b4c:	b.ne	403dc4 <ferror@plt+0x1e54>  // b.any
  403b50:	ldrsb	w0, [x28, #2]
  403b54:	cbz	w0, 403e0c <ferror@plt+0x1e9c>
  403b58:	bl	401bf0 <localeconv@plt>
  403b5c:	cbz	x0, 403d38 <ferror@plt+0x1dc8>
  403b60:	ldr	x1, [x0]
  403b64:	cbz	x1, 403d38 <ferror@plt+0x1dc8>
  403b68:	mov	x0, x1
  403b6c:	str	x1, [sp, #104]
  403b70:	bl	401ad0 <strlen@plt>
  403b74:	mov	x19, x0
  403b78:	cbnz	x26, 403d38 <ferror@plt+0x1dc8>
  403b7c:	ldrsb	w0, [x28]
  403b80:	cbz	w0, 403d38 <ferror@plt+0x1dc8>
  403b84:	ldr	x1, [sp, #104]
  403b88:	mov	x2, x19
  403b8c:	mov	x0, x1
  403b90:	mov	x1, x28
  403b94:	bl	401c80 <strncmp@plt>
  403b98:	cbnz	w0, 403d38 <ferror@plt+0x1dc8>
  403b9c:	ldrsb	w4, [x28, x19]
  403ba0:	add	x1, x28, x19
  403ba4:	cmp	w4, #0x30
  403ba8:	b.ne	403de8 <ferror@plt+0x1e78>  // b.any
  403bac:	add	w0, w20, #0x1
  403bb0:	mov	x19, x1
  403bb4:	nop
  403bb8:	sub	w3, w19, w1
  403bbc:	ldrsb	w4, [x19, #1]!
  403bc0:	add	w20, w3, w0
  403bc4:	cmp	w4, #0x30
  403bc8:	b.eq	403bb8 <ferror@plt+0x1c48>  // b.none
  403bcc:	ldr	x0, [x24]
  403bd0:	ldrh	w0, [x0, w4, sxtw #1]
  403bd4:	tbnz	w0, #11, 403d74 <ferror@plt+0x1e04>
  403bd8:	mov	x28, x19
  403bdc:	str	x19, [sp, #120]
  403be0:	ldrsb	w0, [x28, #1]
  403be4:	cmp	w0, #0x69
  403be8:	b.ne	403b44 <ferror@plt+0x1bd4>  // b.any
  403bec:	ldrsb	w0, [x28, #2]
  403bf0:	and	w0, w0, #0xffffffdf
  403bf4:	cmp	w0, #0x42
  403bf8:	b.ne	403b58 <ferror@plt+0x1be8>  // b.any
  403bfc:	ldrsb	w0, [x28, #3]
  403c00:	cbnz	w0, 403b58 <ferror@plt+0x1be8>
  403c04:	mov	x19, #0x400                 	// #1024
  403c08:	ldrsb	w27, [x28]
  403c0c:	adrp	x24, 406000 <ferror@plt+0x4090>
  403c10:	add	x24, x24, #0xc70
  403c14:	mov	x0, x24
  403c18:	mov	w1, w27
  403c1c:	bl	401e60 <strchr@plt>
  403c20:	cbz	x0, 403e14 <ferror@plt+0x1ea4>
  403c24:	sub	x1, x0, x24
  403c28:	add	w1, w1, #0x1
  403c2c:	cbz	w1, 403e30 <ferror@plt+0x1ec0>
  403c30:	sxtw	x2, w19
  403c34:	umulh	x0, x25, x2
  403c38:	cbnz	x0, 403e00 <ferror@plt+0x1e90>
  403c3c:	sub	w0, w1, #0x2
  403c40:	b	403c50 <ferror@plt+0x1ce0>
  403c44:	umulh	x3, x25, x2
  403c48:	sub	w0, w0, #0x1
  403c4c:	cbnz	x3, 403e00 <ferror@plt+0x1e90>
  403c50:	mul	x25, x25, x2
  403c54:	cmn	w0, #0x1
  403c58:	b.ne	403c44 <ferror@plt+0x1cd4>  // b.any
  403c5c:	mov	w0, #0x0                   	// #0
  403c60:	cbz	x23, 403c68 <ferror@plt+0x1cf8>
  403c64:	str	w1, [x23]
  403c68:	cmp	x26, #0x0
  403c6c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403c70:	b.eq	403d1c <ferror@plt+0x1dac>  // b.none
  403c74:	sub	w1, w1, #0x2
  403c78:	mov	x5, #0x1                   	// #1
  403c7c:	b	403c8c <ferror@plt+0x1d1c>
  403c80:	umulh	x2, x5, x19
  403c84:	sub	w1, w1, #0x1
  403c88:	cbnz	x2, 403c98 <ferror@plt+0x1d28>
  403c8c:	mul	x5, x5, x19
  403c90:	cmn	w1, #0x1
  403c94:	b.ne	403c80 <ferror@plt+0x1d10>  // b.any
  403c98:	cmp	x26, #0xa
  403c9c:	mov	x1, #0xa                   	// #10
  403ca0:	b.ls	403cb8 <ferror@plt+0x1d48>  // b.plast
  403ca4:	nop
  403ca8:	add	x1, x1, x1, lsl #2
  403cac:	cmp	x26, x1, lsl #1
  403cb0:	lsl	x1, x1, #1
  403cb4:	b.hi	403ca8 <ferror@plt+0x1d38>  // b.pmore
  403cb8:	cbz	w20, 403cd4 <ferror@plt+0x1d64>
  403cbc:	mov	w2, #0x0                   	// #0
  403cc0:	add	x1, x1, x1, lsl #2
  403cc4:	add	w2, w2, #0x1
  403cc8:	cmp	w20, w2
  403ccc:	lsl	x1, x1, #1
  403cd0:	b.ne	403cc0 <ferror@plt+0x1d50>  // b.any
  403cd4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403cd8:	mov	x4, #0x1                   	// #1
  403cdc:	movk	x8, #0xcccd
  403ce0:	umulh	x6, x26, x8
  403ce4:	add	x7, x4, x4, lsl #2
  403ce8:	mov	x3, x4
  403cec:	cmp	x26, #0x9
  403cf0:	lsl	x4, x7, #1
  403cf4:	lsr	x2, x6, #3
  403cf8:	add	x2, x2, x2, lsl #2
  403cfc:	sub	x2, x26, x2, lsl #1
  403d00:	lsr	x26, x6, #3
  403d04:	cbz	x2, 403d18 <ferror@plt+0x1da8>
  403d08:	udiv	x3, x1, x3
  403d0c:	udiv	x2, x3, x2
  403d10:	udiv	x2, x5, x2
  403d14:	add	x25, x25, x2
  403d18:	b.hi	403ce0 <ferror@plt+0x1d70>  // b.pmore
  403d1c:	str	x25, [x22]
  403d20:	tbnz	w0, #31, 403df0 <ferror@plt+0x1e80>
  403d24:	ldp	x25, x26, [sp, #64]
  403d28:	ldp	x27, x28, [sp, #80]
  403d2c:	b	403d4c <ferror@plt+0x1ddc>
  403d30:	cbnz	w0, 403d6c <ferror@plt+0x1dfc>
  403d34:	nop
  403d38:	ldp	x25, x26, [sp, #64]
  403d3c:	ldp	x27, x28, [sp, #80]
  403d40:	mov	w1, #0x16                  	// #22
  403d44:	mov	w0, #0xffffffea            	// #-22
  403d48:	str	w1, [x21]
  403d4c:	ldp	x19, x20, [sp, #16]
  403d50:	ldp	x21, x22, [sp, #32]
  403d54:	ldp	x23, x24, [sp, #48]
  403d58:	ldp	x29, x30, [sp], #128
  403d5c:	ret
  403d60:	sub	x1, x25, #0x1
  403d64:	cmn	x1, #0x3
  403d68:	b.ls	403b24 <ferror@plt+0x1bb4>  // b.plast
  403d6c:	neg	w0, w0
  403d70:	b	403d20 <ferror@plt+0x1db0>
  403d74:	str	wzr, [x21]
  403d78:	mov	x1, x27
  403d7c:	mov	x0, x19
  403d80:	mov	w3, #0x0                   	// #0
  403d84:	mov	w2, #0x0                   	// #0
  403d88:	str	xzr, [sp, #120]
  403d8c:	bl	401cf0 <__strtoul_internal@plt>
  403d90:	mov	x26, x0
  403d94:	ldr	x28, [sp, #120]
  403d98:	ldr	w0, [x21]
  403d9c:	cmp	x28, x19
  403da0:	b.eq	403d30 <ferror@plt+0x1dc0>  // b.none
  403da4:	cbz	w0, 403dcc <ferror@plt+0x1e5c>
  403da8:	sub	x1, x26, #0x1
  403dac:	cmn	x1, #0x3
  403db0:	b.hi	403d6c <ferror@plt+0x1dfc>  // b.pmore
  403db4:	cbz	x28, 403d38 <ferror@plt+0x1dc8>
  403db8:	ldrsb	w0, [x28]
  403dbc:	cbnz	w0, 403b38 <ferror@plt+0x1bc8>
  403dc0:	b	403d38 <ferror@plt+0x1dc8>
  403dc4:	cbnz	w0, 403b58 <ferror@plt+0x1be8>
  403dc8:	b	403c04 <ferror@plt+0x1c94>
  403dcc:	cbnz	x26, 403db4 <ferror@plt+0x1e44>
  403dd0:	b	403b38 <ferror@plt+0x1bc8>
  403dd4:	mov	w0, #0x0                   	// #0
  403dd8:	ldp	x27, x28, [sp, #80]
  403ddc:	str	x25, [x22]
  403de0:	ldp	x25, x26, [sp, #64]
  403de4:	b	403d4c <ferror@plt+0x1ddc>
  403de8:	mov	x19, x1
  403dec:	b	403bcc <ferror@plt+0x1c5c>
  403df0:	neg	w1, w0
  403df4:	ldp	x25, x26, [sp, #64]
  403df8:	ldp	x27, x28, [sp, #80]
  403dfc:	b	403d48 <ferror@plt+0x1dd8>
  403e00:	mov	w0, #0xffffffde            	// #-34
  403e04:	cbnz	x23, 403c64 <ferror@plt+0x1cf4>
  403e08:	b	403c68 <ferror@plt+0x1cf8>
  403e0c:	mov	x19, #0x3e8                 	// #1000
  403e10:	b	403c08 <ferror@plt+0x1c98>
  403e14:	adrp	x1, 406000 <ferror@plt+0x4090>
  403e18:	add	x24, x1, #0xc80
  403e1c:	mov	x0, x24
  403e20:	mov	w1, w27
  403e24:	bl	401e60 <strchr@plt>
  403e28:	cbnz	x0, 403c24 <ferror@plt+0x1cb4>
  403e2c:	b	403d38 <ferror@plt+0x1dc8>
  403e30:	mov	w0, #0x0                   	// #0
  403e34:	cbnz	x23, 403c64 <ferror@plt+0x1cf4>
  403e38:	ldp	x27, x28, [sp, #80]
  403e3c:	str	x25, [x22]
  403e40:	ldp	x25, x26, [sp, #64]
  403e44:	b	403d4c <ferror@plt+0x1ddc>
  403e48:	mov	x2, #0x0                   	// #0
  403e4c:	b	403a80 <ferror@plt+0x1b10>
  403e50:	stp	x29, x30, [sp, #-48]!
  403e54:	mov	x29, sp
  403e58:	stp	x21, x22, [sp, #32]
  403e5c:	mov	x22, x1
  403e60:	cbz	x0, 403ec0 <ferror@plt+0x1f50>
  403e64:	mov	x21, x0
  403e68:	stp	x19, x20, [sp, #16]
  403e6c:	mov	x20, x0
  403e70:	b	403e8c <ferror@plt+0x1f1c>
  403e74:	bl	401de0 <__ctype_b_loc@plt>
  403e78:	ubfiz	x19, x19, #1, #8
  403e7c:	ldr	x2, [x0]
  403e80:	ldrh	w2, [x2, x19]
  403e84:	tbz	w2, #11, 403e94 <ferror@plt+0x1f24>
  403e88:	add	x20, x20, #0x1
  403e8c:	ldrsb	w19, [x20]
  403e90:	cbnz	w19, 403e74 <ferror@plt+0x1f04>
  403e94:	cbz	x22, 403e9c <ferror@plt+0x1f2c>
  403e98:	str	x20, [x22]
  403e9c:	cmp	x20, x21
  403ea0:	b.ls	403ed8 <ferror@plt+0x1f68>  // b.plast
  403ea4:	ldrsb	w1, [x20]
  403ea8:	mov	w0, #0x1                   	// #1
  403eac:	ldp	x19, x20, [sp, #16]
  403eb0:	cbnz	w1, 403ec8 <ferror@plt+0x1f58>
  403eb4:	ldp	x21, x22, [sp, #32]
  403eb8:	ldp	x29, x30, [sp], #48
  403ebc:	ret
  403ec0:	cbz	x1, 403ec8 <ferror@plt+0x1f58>
  403ec4:	str	xzr, [x1]
  403ec8:	mov	w0, #0x0                   	// #0
  403ecc:	ldp	x21, x22, [sp, #32]
  403ed0:	ldp	x29, x30, [sp], #48
  403ed4:	ret
  403ed8:	mov	w0, #0x0                   	// #0
  403edc:	ldp	x19, x20, [sp, #16]
  403ee0:	b	403ecc <ferror@plt+0x1f5c>
  403ee4:	nop
  403ee8:	stp	x29, x30, [sp, #-48]!
  403eec:	mov	x29, sp
  403ef0:	stp	x21, x22, [sp, #32]
  403ef4:	mov	x22, x1
  403ef8:	cbz	x0, 403f58 <ferror@plt+0x1fe8>
  403efc:	mov	x21, x0
  403f00:	stp	x19, x20, [sp, #16]
  403f04:	mov	x20, x0
  403f08:	b	403f24 <ferror@plt+0x1fb4>
  403f0c:	bl	401de0 <__ctype_b_loc@plt>
  403f10:	ubfiz	x19, x19, #1, #8
  403f14:	ldr	x2, [x0]
  403f18:	ldrh	w2, [x2, x19]
  403f1c:	tbz	w2, #12, 403f2c <ferror@plt+0x1fbc>
  403f20:	add	x20, x20, #0x1
  403f24:	ldrsb	w19, [x20]
  403f28:	cbnz	w19, 403f0c <ferror@plt+0x1f9c>
  403f2c:	cbz	x22, 403f34 <ferror@plt+0x1fc4>
  403f30:	str	x20, [x22]
  403f34:	cmp	x20, x21
  403f38:	b.ls	403f70 <ferror@plt+0x2000>  // b.plast
  403f3c:	ldrsb	w1, [x20]
  403f40:	mov	w0, #0x1                   	// #1
  403f44:	ldp	x19, x20, [sp, #16]
  403f48:	cbnz	w1, 403f60 <ferror@plt+0x1ff0>
  403f4c:	ldp	x21, x22, [sp, #32]
  403f50:	ldp	x29, x30, [sp], #48
  403f54:	ret
  403f58:	cbz	x1, 403f60 <ferror@plt+0x1ff0>
  403f5c:	str	xzr, [x1]
  403f60:	mov	w0, #0x0                   	// #0
  403f64:	ldp	x21, x22, [sp, #32]
  403f68:	ldp	x29, x30, [sp], #48
  403f6c:	ret
  403f70:	mov	w0, #0x0                   	// #0
  403f74:	ldp	x19, x20, [sp, #16]
  403f78:	b	403f64 <ferror@plt+0x1ff4>
  403f7c:	nop
  403f80:	stp	x29, x30, [sp, #-128]!
  403f84:	mov	x29, sp
  403f88:	stp	x19, x20, [sp, #16]
  403f8c:	mov	x20, x0
  403f90:	mov	w0, #0xffffffd0            	// #-48
  403f94:	stp	x21, x22, [sp, #32]
  403f98:	mov	x21, x1
  403f9c:	add	x22, sp, #0x80
  403fa0:	add	x1, sp, #0x50
  403fa4:	stp	x22, x22, [sp, #48]
  403fa8:	str	x1, [sp, #64]
  403fac:	stp	w0, wzr, [sp, #72]
  403fb0:	stp	x2, x3, [sp, #80]
  403fb4:	stp	x4, x5, [sp, #96]
  403fb8:	stp	x6, x7, [sp, #112]
  403fbc:	b	404008 <ferror@plt+0x2098>
  403fc0:	ldr	x1, [x2]
  403fc4:	add	x0, x2, #0xf
  403fc8:	and	x0, x0, #0xfffffffffffffff8
  403fcc:	str	x0, [sp, #48]
  403fd0:	cbz	x1, 404048 <ferror@plt+0x20d8>
  403fd4:	ldr	x2, [sp, #48]
  403fd8:	add	x0, x2, #0xf
  403fdc:	and	x0, x0, #0xfffffffffffffff8
  403fe0:	str	x0, [sp, #48]
  403fe4:	ldr	x19, [x2]
  403fe8:	cbz	x19, 404048 <ferror@plt+0x20d8>
  403fec:	mov	x0, x20
  403ff0:	bl	401dc0 <strcmp@plt>
  403ff4:	cbz	w0, 404064 <ferror@plt+0x20f4>
  403ff8:	mov	x1, x19
  403ffc:	mov	x0, x20
  404000:	bl	401dc0 <strcmp@plt>
  404004:	cbz	w0, 404068 <ferror@plt+0x20f8>
  404008:	ldr	w3, [sp, #72]
  40400c:	ldr	x2, [sp, #48]
  404010:	tbz	w3, #31, 403fc0 <ferror@plt+0x2050>
  404014:	add	w0, w3, #0x8
  404018:	str	w0, [sp, #72]
  40401c:	cmp	w0, #0x0
  404020:	b.gt	403fc0 <ferror@plt+0x2050>
  404024:	ldr	x1, [x22, w3, sxtw]
  404028:	cbz	x1, 404048 <ferror@plt+0x20d8>
  40402c:	cbz	w0, 403fd8 <ferror@plt+0x2068>
  404030:	add	w3, w3, #0x10
  404034:	str	w3, [sp, #72]
  404038:	cmp	w3, #0x0
  40403c:	b.gt	403fd8 <ferror@plt+0x2068>
  404040:	add	x2, x22, w0, sxtw
  404044:	b	403fe4 <ferror@plt+0x2074>
  404048:	adrp	x0, 419000 <ferror@plt+0x17090>
  40404c:	adrp	x1, 406000 <ferror@plt+0x4090>
  404050:	mov	x3, x20
  404054:	mov	x2, x21
  404058:	ldr	w0, [x0, #648]
  40405c:	add	x1, x1, #0xc60
  404060:	bl	401ed0 <errx@plt>
  404064:	mov	w0, #0x1                   	// #1
  404068:	ldp	x19, x20, [sp, #16]
  40406c:	ldp	x21, x22, [sp, #32]
  404070:	ldp	x29, x30, [sp], #128
  404074:	ret
  404078:	cbz	x1, 4040a4 <ferror@plt+0x2134>
  40407c:	add	x3, x0, x1
  404080:	sxtb	w2, w2
  404084:	b	404098 <ferror@plt+0x2128>
  404088:	b.eq	4040a8 <ferror@plt+0x2138>  // b.none
  40408c:	add	x0, x0, #0x1
  404090:	cmp	x3, x0
  404094:	b.eq	4040a4 <ferror@plt+0x2134>  // b.none
  404098:	ldrsb	w1, [x0]
  40409c:	cmp	w2, w1
  4040a0:	cbnz	w1, 404088 <ferror@plt+0x2118>
  4040a4:	mov	x0, #0x0                   	// #0
  4040a8:	ret
  4040ac:	nop
  4040b0:	stp	x29, x30, [sp, #-32]!
  4040b4:	mov	w2, #0xa                   	// #10
  4040b8:	mov	x29, sp
  4040bc:	stp	x19, x20, [sp, #16]
  4040c0:	mov	x20, x1
  4040c4:	mov	x19, x0
  4040c8:	bl	403a30 <ferror@plt+0x1ac0>
  4040cc:	mov	w1, #0xffff                	// #65535
  4040d0:	cmp	w0, w1
  4040d4:	b.hi	4040e4 <ferror@plt+0x2174>  // b.pmore
  4040d8:	ldp	x19, x20, [sp, #16]
  4040dc:	ldp	x29, x30, [sp], #32
  4040e0:	ret
  4040e4:	mov	x1, x20
  4040e8:	mov	x0, x19
  4040ec:	bl	4039f0 <ferror@plt+0x1a80>
  4040f0:	stp	x29, x30, [sp, #-32]!
  4040f4:	mov	w2, #0x10                  	// #16
  4040f8:	mov	x29, sp
  4040fc:	stp	x19, x20, [sp, #16]
  404100:	mov	x20, x1
  404104:	mov	x19, x0
  404108:	bl	403a30 <ferror@plt+0x1ac0>
  40410c:	mov	w1, #0xffff                	// #65535
  404110:	cmp	w0, w1
  404114:	b.hi	404124 <ferror@plt+0x21b4>  // b.pmore
  404118:	ldp	x19, x20, [sp, #16]
  40411c:	ldp	x29, x30, [sp], #32
  404120:	ret
  404124:	mov	x1, x20
  404128:	mov	x0, x19
  40412c:	bl	4039f0 <ferror@plt+0x1a80>
  404130:	mov	w2, #0xa                   	// #10
  404134:	b	403a30 <ferror@plt+0x1ac0>
  404138:	mov	w2, #0x10                  	// #16
  40413c:	b	403a30 <ferror@plt+0x1ac0>
  404140:	stp	x29, x30, [sp, #-64]!
  404144:	mov	x29, sp
  404148:	stp	x19, x20, [sp, #16]
  40414c:	mov	x19, x0
  404150:	stp	x21, x22, [sp, #32]
  404154:	mov	x21, x1
  404158:	adrp	x22, 419000 <ferror@plt+0x17090>
  40415c:	str	xzr, [sp, #56]
  404160:	bl	401f10 <__errno_location@plt>
  404164:	str	wzr, [x0]
  404168:	cbz	x19, 40417c <ferror@plt+0x220c>
  40416c:	mov	x20, x0
  404170:	ldrsb	w0, [x19]
  404174:	adrp	x22, 419000 <ferror@plt+0x17090>
  404178:	cbnz	w0, 404194 <ferror@plt+0x2224>
  40417c:	ldr	w0, [x22, #648]
  404180:	adrp	x1, 406000 <ferror@plt+0x4090>
  404184:	mov	x3, x19
  404188:	mov	x2, x21
  40418c:	add	x1, x1, #0xc60
  404190:	bl	401ed0 <errx@plt>
  404194:	add	x1, sp, #0x38
  404198:	mov	x0, x19
  40419c:	mov	w3, #0x0                   	// #0
  4041a0:	mov	w2, #0xa                   	// #10
  4041a4:	bl	401c70 <__strtol_internal@plt>
  4041a8:	ldr	w1, [x20]
  4041ac:	cbnz	w1, 4041d8 <ferror@plt+0x2268>
  4041b0:	ldr	x1, [sp, #56]
  4041b4:	cmp	x1, x19
  4041b8:	b.eq	40417c <ferror@plt+0x220c>  // b.none
  4041bc:	cbz	x1, 4041c8 <ferror@plt+0x2258>
  4041c0:	ldrsb	w1, [x1]
  4041c4:	cbnz	w1, 40417c <ferror@plt+0x220c>
  4041c8:	ldp	x19, x20, [sp, #16]
  4041cc:	ldp	x21, x22, [sp, #32]
  4041d0:	ldp	x29, x30, [sp], #64
  4041d4:	ret
  4041d8:	ldr	w0, [x22, #648]
  4041dc:	cmp	w1, #0x22
  4041e0:	b.ne	40417c <ferror@plt+0x220c>  // b.any
  4041e4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4041e8:	mov	x3, x19
  4041ec:	mov	x2, x21
  4041f0:	add	x1, x1, #0xc60
  4041f4:	bl	401f50 <err@plt>
  4041f8:	stp	x29, x30, [sp, #-32]!
  4041fc:	mov	x29, sp
  404200:	stp	x19, x20, [sp, #16]
  404204:	mov	x19, x1
  404208:	mov	x20, x0
  40420c:	bl	404140 <ferror@plt+0x21d0>
  404210:	mov	x2, #0x80000000            	// #2147483648
  404214:	add	x2, x0, x2
  404218:	mov	x1, #0xffffffff            	// #4294967295
  40421c:	cmp	x2, x1
  404220:	b.hi	404230 <ferror@plt+0x22c0>  // b.pmore
  404224:	ldp	x19, x20, [sp, #16]
  404228:	ldp	x29, x30, [sp], #32
  40422c:	ret
  404230:	bl	401f10 <__errno_location@plt>
  404234:	mov	x4, x0
  404238:	adrp	x0, 419000 <ferror@plt+0x17090>
  40423c:	mov	w5, #0x22                  	// #34
  404240:	adrp	x1, 406000 <ferror@plt+0x4090>
  404244:	mov	x3, x20
  404248:	ldr	w0, [x0, #648]
  40424c:	mov	x2, x19
  404250:	str	w5, [x4]
  404254:	add	x1, x1, #0xc60
  404258:	bl	401f50 <err@plt>
  40425c:	nop
  404260:	stp	x29, x30, [sp, #-32]!
  404264:	mov	x29, sp
  404268:	stp	x19, x20, [sp, #16]
  40426c:	mov	x19, x1
  404270:	mov	x20, x0
  404274:	bl	4041f8 <ferror@plt+0x2288>
  404278:	add	w2, w0, #0x8, lsl #12
  40427c:	mov	w1, #0xffff                	// #65535
  404280:	cmp	w2, w1
  404284:	b.hi	404294 <ferror@plt+0x2324>  // b.pmore
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x29, x30, [sp], #32
  404290:	ret
  404294:	bl	401f10 <__errno_location@plt>
  404298:	mov	x4, x0
  40429c:	adrp	x0, 419000 <ferror@plt+0x17090>
  4042a0:	mov	w5, #0x22                  	// #34
  4042a4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4042a8:	mov	x3, x20
  4042ac:	ldr	w0, [x0, #648]
  4042b0:	mov	x2, x19
  4042b4:	str	w5, [x4]
  4042b8:	add	x1, x1, #0xc60
  4042bc:	bl	401f50 <err@plt>
  4042c0:	mov	w2, #0xa                   	// #10
  4042c4:	b	403928 <ferror@plt+0x19b8>
  4042c8:	mov	w2, #0x10                  	// #16
  4042cc:	b	403928 <ferror@plt+0x19b8>
  4042d0:	stp	x29, x30, [sp, #-64]!
  4042d4:	mov	x29, sp
  4042d8:	stp	x19, x20, [sp, #16]
  4042dc:	mov	x19, x0
  4042e0:	stp	x21, x22, [sp, #32]
  4042e4:	mov	x21, x1
  4042e8:	adrp	x22, 419000 <ferror@plt+0x17090>
  4042ec:	str	xzr, [sp, #56]
  4042f0:	bl	401f10 <__errno_location@plt>
  4042f4:	str	wzr, [x0]
  4042f8:	cbz	x19, 40430c <ferror@plt+0x239c>
  4042fc:	mov	x20, x0
  404300:	ldrsb	w0, [x19]
  404304:	adrp	x22, 419000 <ferror@plt+0x17090>
  404308:	cbnz	w0, 404324 <ferror@plt+0x23b4>
  40430c:	ldr	w0, [x22, #648]
  404310:	adrp	x1, 406000 <ferror@plt+0x4090>
  404314:	mov	x3, x19
  404318:	mov	x2, x21
  40431c:	add	x1, x1, #0xc60
  404320:	bl	401ed0 <errx@plt>
  404324:	mov	x0, x19
  404328:	add	x1, sp, #0x38
  40432c:	bl	401b40 <strtod@plt>
  404330:	ldr	w0, [x20]
  404334:	cbnz	w0, 404360 <ferror@plt+0x23f0>
  404338:	ldr	x0, [sp, #56]
  40433c:	cmp	x0, x19
  404340:	b.eq	40430c <ferror@plt+0x239c>  // b.none
  404344:	cbz	x0, 404350 <ferror@plt+0x23e0>
  404348:	ldrsb	w0, [x0]
  40434c:	cbnz	w0, 40430c <ferror@plt+0x239c>
  404350:	ldp	x19, x20, [sp, #16]
  404354:	ldp	x21, x22, [sp, #32]
  404358:	ldp	x29, x30, [sp], #64
  40435c:	ret
  404360:	cmp	w0, #0x22
  404364:	ldr	w0, [x22, #648]
  404368:	b.ne	40430c <ferror@plt+0x239c>  // b.any
  40436c:	adrp	x1, 406000 <ferror@plt+0x4090>
  404370:	mov	x3, x19
  404374:	mov	x2, x21
  404378:	add	x1, x1, #0xc60
  40437c:	bl	401f50 <err@plt>
  404380:	stp	x29, x30, [sp, #-64]!
  404384:	mov	x29, sp
  404388:	stp	x19, x20, [sp, #16]
  40438c:	mov	x19, x0
  404390:	stp	x21, x22, [sp, #32]
  404394:	mov	x21, x1
  404398:	adrp	x22, 419000 <ferror@plt+0x17090>
  40439c:	str	xzr, [sp, #56]
  4043a0:	bl	401f10 <__errno_location@plt>
  4043a4:	str	wzr, [x0]
  4043a8:	cbz	x19, 4043bc <ferror@plt+0x244c>
  4043ac:	mov	x20, x0
  4043b0:	ldrsb	w0, [x19]
  4043b4:	adrp	x22, 419000 <ferror@plt+0x17090>
  4043b8:	cbnz	w0, 4043d4 <ferror@plt+0x2464>
  4043bc:	ldr	w0, [x22, #648]
  4043c0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4043c4:	mov	x3, x19
  4043c8:	mov	x2, x21
  4043cc:	add	x1, x1, #0xc60
  4043d0:	bl	401ed0 <errx@plt>
  4043d4:	add	x1, sp, #0x38
  4043d8:	mov	x0, x19
  4043dc:	mov	w2, #0xa                   	// #10
  4043e0:	bl	401df0 <strtol@plt>
  4043e4:	ldr	w1, [x20]
  4043e8:	cbnz	w1, 404414 <ferror@plt+0x24a4>
  4043ec:	ldr	x1, [sp, #56]
  4043f0:	cmp	x1, x19
  4043f4:	b.eq	4043bc <ferror@plt+0x244c>  // b.none
  4043f8:	cbz	x1, 404404 <ferror@plt+0x2494>
  4043fc:	ldrsb	w1, [x1]
  404400:	cbnz	w1, 4043bc <ferror@plt+0x244c>
  404404:	ldp	x19, x20, [sp, #16]
  404408:	ldp	x21, x22, [sp, #32]
  40440c:	ldp	x29, x30, [sp], #64
  404410:	ret
  404414:	ldr	w0, [x22, #648]
  404418:	cmp	w1, #0x22
  40441c:	b.ne	4043bc <ferror@plt+0x244c>  // b.any
  404420:	adrp	x1, 406000 <ferror@plt+0x4090>
  404424:	mov	x3, x19
  404428:	mov	x2, x21
  40442c:	add	x1, x1, #0xc60
  404430:	bl	401f50 <err@plt>
  404434:	nop
  404438:	stp	x29, x30, [sp, #-64]!
  40443c:	mov	x29, sp
  404440:	stp	x19, x20, [sp, #16]
  404444:	mov	x19, x0
  404448:	stp	x21, x22, [sp, #32]
  40444c:	mov	x21, x1
  404450:	adrp	x22, 419000 <ferror@plt+0x17090>
  404454:	str	xzr, [sp, #56]
  404458:	bl	401f10 <__errno_location@plt>
  40445c:	str	wzr, [x0]
  404460:	cbz	x19, 404474 <ferror@plt+0x2504>
  404464:	mov	x20, x0
  404468:	ldrsb	w0, [x19]
  40446c:	adrp	x22, 419000 <ferror@plt+0x17090>
  404470:	cbnz	w0, 40448c <ferror@plt+0x251c>
  404474:	ldr	w0, [x22, #648]
  404478:	adrp	x1, 406000 <ferror@plt+0x4090>
  40447c:	mov	x3, x19
  404480:	mov	x2, x21
  404484:	add	x1, x1, #0xc60
  404488:	bl	401ed0 <errx@plt>
  40448c:	add	x1, sp, #0x38
  404490:	mov	x0, x19
  404494:	mov	w2, #0xa                   	// #10
  404498:	bl	401ac0 <strtoul@plt>
  40449c:	ldr	w1, [x20]
  4044a0:	cbnz	w1, 4044cc <ferror@plt+0x255c>
  4044a4:	ldr	x1, [sp, #56]
  4044a8:	cmp	x1, x19
  4044ac:	b.eq	404474 <ferror@plt+0x2504>  // b.none
  4044b0:	cbz	x1, 4044bc <ferror@plt+0x254c>
  4044b4:	ldrsb	w1, [x1]
  4044b8:	cbnz	w1, 404474 <ferror@plt+0x2504>
  4044bc:	ldp	x19, x20, [sp, #16]
  4044c0:	ldp	x21, x22, [sp, #32]
  4044c4:	ldp	x29, x30, [sp], #64
  4044c8:	ret
  4044cc:	ldr	w0, [x22, #648]
  4044d0:	cmp	w1, #0x22
  4044d4:	b.ne	404474 <ferror@plt+0x2504>  // b.any
  4044d8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4044dc:	mov	x3, x19
  4044e0:	mov	x2, x21
  4044e4:	add	x1, x1, #0xc60
  4044e8:	bl	401f50 <err@plt>
  4044ec:	nop
  4044f0:	stp	x29, x30, [sp, #-48]!
  4044f4:	mov	x29, sp
  4044f8:	stp	x19, x20, [sp, #16]
  4044fc:	mov	x19, x1
  404500:	mov	x20, x0
  404504:	add	x1, sp, #0x28
  404508:	bl	403e48 <ferror@plt+0x1ed8>
  40450c:	cbz	w0, 404544 <ferror@plt+0x25d4>
  404510:	bl	401f10 <__errno_location@plt>
  404514:	ldr	w1, [x0]
  404518:	adrp	x2, 419000 <ferror@plt+0x17090>
  40451c:	mov	x3, x20
  404520:	ldr	w0, [x2, #648]
  404524:	mov	x2, x19
  404528:	cbz	w1, 404538 <ferror@plt+0x25c8>
  40452c:	adrp	x1, 406000 <ferror@plt+0x4090>
  404530:	add	x1, x1, #0xc60
  404534:	bl	401f50 <err@plt>
  404538:	adrp	x1, 406000 <ferror@plt+0x4090>
  40453c:	add	x1, x1, #0xc60
  404540:	bl	401ed0 <errx@plt>
  404544:	ldp	x19, x20, [sp, #16]
  404548:	ldr	x0, [sp, #40]
  40454c:	ldp	x29, x30, [sp], #48
  404550:	ret
  404554:	nop
  404558:	stp	x29, x30, [sp, #-32]!
  40455c:	mov	x29, sp
  404560:	str	x19, [sp, #16]
  404564:	mov	x19, x1
  404568:	mov	x1, x2
  40456c:	bl	4042d0 <ferror@plt+0x2360>
  404570:	fcvtzs	d2, d0
  404574:	mov	x0, #0x848000000000        	// #145685290680320
  404578:	movk	x0, #0x412e, lsl #48
  40457c:	fmov	d1, x0
  404580:	scvtf	d3, d2
  404584:	fsub	d0, d0, d3
  404588:	fmul	d0, d0, d1
  40458c:	fcvtzs	d0, d0
  404590:	stp	d2, d0, [x19]
  404594:	ldr	x19, [sp, #16]
  404598:	ldp	x29, x30, [sp], #32
  40459c:	ret
  4045a0:	mov	w2, w0
  4045a4:	mov	x0, x1
  4045a8:	and	w1, w2, #0xf000
  4045ac:	add	x14, x0, #0x1
  4045b0:	cmp	w1, #0x4, lsl #12
  4045b4:	add	x13, x0, #0x2
  4045b8:	add	x12, x0, #0x3
  4045bc:	add	x11, x0, #0x4
  4045c0:	add	x10, x0, #0x5
  4045c4:	add	x9, x0, #0x6
  4045c8:	add	x8, x0, #0x7
  4045cc:	add	x7, x0, #0x8
  4045d0:	add	x6, x0, #0x9
  4045d4:	b.eq	404740 <ferror@plt+0x27d0>  // b.none
  4045d8:	cmp	w1, #0xa, lsl #12
  4045dc:	b.eq	404634 <ferror@plt+0x26c4>  // b.none
  4045e0:	cmp	w1, #0x2, lsl #12
  4045e4:	b.eq	404760 <ferror@plt+0x27f0>  // b.none
  4045e8:	cmp	w1, #0x6, lsl #12
  4045ec:	b.eq	404750 <ferror@plt+0x27e0>  // b.none
  4045f0:	cmp	w1, #0xc, lsl #12
  4045f4:	b.eq	404770 <ferror@plt+0x2800>  // b.none
  4045f8:	cmp	w1, #0x1, lsl #12
  4045fc:	b.eq	404780 <ferror@plt+0x2810>  // b.none
  404600:	cmp	w1, #0x8, lsl #12
  404604:	b.eq	404790 <ferror@plt+0x2820>  // b.none
  404608:	mov	x4, x6
  40460c:	mov	x6, x7
  404610:	mov	x7, x8
  404614:	mov	x8, x9
  404618:	mov	x9, x10
  40461c:	mov	x10, x11
  404620:	mov	x11, x12
  404624:	mov	x12, x13
  404628:	mov	x13, x14
  40462c:	mov	x14, x0
  404630:	b	404640 <ferror@plt+0x26d0>
  404634:	mov	x4, x0
  404638:	mov	w1, #0x6c                  	// #108
  40463c:	strb	w1, [x4], #10
  404640:	tst	x2, #0x100
  404644:	mov	w5, #0x2d                  	// #45
  404648:	mov	w3, #0x72                  	// #114
  40464c:	csel	w3, w3, w5, ne  // ne = any
  404650:	tst	x2, #0x80
  404654:	strb	w3, [x14]
  404658:	mov	w3, #0x77                  	// #119
  40465c:	csel	w3, w3, w5, ne  // ne = any
  404660:	strb	w3, [x13]
  404664:	and	w1, w2, #0x40
  404668:	tbz	w2, #11, 404708 <ferror@plt+0x2798>
  40466c:	cmp	w1, #0x0
  404670:	mov	w3, #0x53                  	// #83
  404674:	mov	w1, #0x73                  	// #115
  404678:	csel	w1, w1, w3, ne  // ne = any
  40467c:	tst	x2, #0x20
  404680:	strb	w1, [x12]
  404684:	mov	w5, #0x2d                  	// #45
  404688:	mov	w3, #0x72                  	// #114
  40468c:	csel	w3, w3, w5, ne  // ne = any
  404690:	tst	x2, #0x10
  404694:	strb	w3, [x11]
  404698:	mov	w3, #0x77                  	// #119
  40469c:	csel	w3, w3, w5, ne  // ne = any
  4046a0:	strb	w3, [x10]
  4046a4:	and	w1, w2, #0x8
  4046a8:	tbz	w2, #10, 404730 <ferror@plt+0x27c0>
  4046ac:	cmp	w1, #0x0
  4046b0:	mov	w3, #0x53                  	// #83
  4046b4:	mov	w1, #0x73                  	// #115
  4046b8:	csel	w1, w1, w3, ne  // ne = any
  4046bc:	tst	x2, #0x4
  4046c0:	strb	w1, [x9]
  4046c4:	mov	w5, #0x2d                  	// #45
  4046c8:	mov	w3, #0x72                  	// #114
  4046cc:	csel	w3, w3, w5, ne  // ne = any
  4046d0:	tst	x2, #0x2
  4046d4:	strb	w3, [x8]
  4046d8:	mov	w3, #0x77                  	// #119
  4046dc:	csel	w3, w3, w5, ne  // ne = any
  4046e0:	strb	w3, [x7]
  4046e4:	and	w1, w2, #0x1
  4046e8:	tbz	w2, #9, 404718 <ferror@plt+0x27a8>
  4046ec:	cmp	w1, #0x0
  4046f0:	mov	w2, #0x54                  	// #84
  4046f4:	mov	w1, #0x74                  	// #116
  4046f8:	csel	w1, w1, w2, ne  // ne = any
  4046fc:	strb	w1, [x6]
  404700:	strb	wzr, [x4]
  404704:	ret
  404708:	cmp	w1, #0x0
  40470c:	mov	w1, #0x78                  	// #120
  404710:	csel	w1, w1, w5, ne  // ne = any
  404714:	b	40467c <ferror@plt+0x270c>
  404718:	cmp	w1, #0x0
  40471c:	mov	w1, #0x78                  	// #120
  404720:	csel	w1, w1, w5, ne  // ne = any
  404724:	strb	w1, [x6]
  404728:	strb	wzr, [x4]
  40472c:	ret
  404730:	cmp	w1, #0x0
  404734:	mov	w1, #0x78                  	// #120
  404738:	csel	w1, w1, w5, ne  // ne = any
  40473c:	b	4046bc <ferror@plt+0x274c>
  404740:	mov	x4, x0
  404744:	mov	w1, #0x64                  	// #100
  404748:	strb	w1, [x4], #10
  40474c:	b	404640 <ferror@plt+0x26d0>
  404750:	mov	x4, x0
  404754:	mov	w1, #0x62                  	// #98
  404758:	strb	w1, [x4], #10
  40475c:	b	404640 <ferror@plt+0x26d0>
  404760:	mov	x4, x0
  404764:	mov	w1, #0x63                  	// #99
  404768:	strb	w1, [x4], #10
  40476c:	b	404640 <ferror@plt+0x26d0>
  404770:	mov	x4, x0
  404774:	mov	w1, #0x73                  	// #115
  404778:	strb	w1, [x4], #10
  40477c:	b	404640 <ferror@plt+0x26d0>
  404780:	mov	x4, x0
  404784:	mov	w1, #0x70                  	// #112
  404788:	strb	w1, [x4], #10
  40478c:	b	404640 <ferror@plt+0x26d0>
  404790:	mov	x4, x0
  404794:	mov	w1, #0x2d                  	// #45
  404798:	strb	w1, [x4], #10
  40479c:	b	404640 <ferror@plt+0x26d0>
  4047a0:	stp	x29, x30, [sp, #-96]!
  4047a4:	mov	x29, sp
  4047a8:	stp	x19, x20, [sp, #16]
  4047ac:	stp	x21, x22, [sp, #32]
  4047b0:	add	x21, sp, #0x38
  4047b4:	mov	x4, x21
  4047b8:	tbz	w0, #1, 4047c8 <ferror@plt+0x2858>
  4047bc:	add	x4, x21, #0x1
  4047c0:	mov	w2, #0x20                  	// #32
  4047c4:	strb	w2, [sp, #56]
  4047c8:	mov	w2, #0xa                   	// #10
  4047cc:	mov	x5, #0x1                   	// #1
  4047d0:	lsl	x3, x5, x2
  4047d4:	cmp	x1, x3
  4047d8:	b.cc	4048ec <ferror@plt+0x297c>  // b.lo, b.ul, b.last
  4047dc:	add	w2, w2, #0xa
  4047e0:	cmp	w2, #0x46
  4047e4:	b.ne	4047d0 <ferror@plt+0x2860>  // b.any
  4047e8:	mov	w19, #0x3c                  	// #60
  4047ec:	mov	w8, #0xcccd                	// #52429
  4047f0:	adrp	x6, 406000 <ferror@plt+0x4090>
  4047f4:	movk	w8, #0xcccc, lsl #16
  4047f8:	add	x6, x6, #0xc90
  4047fc:	mov	x5, #0xffffffffffffffff    	// #-1
  404800:	and	w7, w0, #0x1
  404804:	umull	x8, w19, w8
  404808:	lsl	x5, x5, x19
  40480c:	lsr	x19, x1, x19
  404810:	bic	x5, x1, x5
  404814:	mov	w3, w19
  404818:	lsr	x8, x8, #35
  40481c:	ldrsb	w1, [x6, w8, sxtw]
  404820:	strb	w1, [x4]
  404824:	cmp	w1, #0x42
  404828:	add	x1, x4, #0x1
  40482c:	csel	w7, w7, wzr, ne  // ne = any
  404830:	cbz	w7, 404840 <ferror@plt+0x28d0>
  404834:	add	x1, x4, #0x3
  404838:	mov	w6, #0x4269                	// #17001
  40483c:	sturh	w6, [x4, #1]
  404840:	strb	wzr, [x1]
  404844:	cbz	x5, 404900 <ferror@plt+0x2990>
  404848:	sub	w2, w2, #0x14
  40484c:	lsr	x2, x5, x2
  404850:	tbz	w0, #2, 404934 <ferror@plt+0x29c4>
  404854:	add	x2, x2, #0x5
  404858:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40485c:	movk	x0, #0xcccd
  404860:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404864:	movk	x4, #0x1999, lsl #48
  404868:	umulh	x20, x2, x0
  40486c:	lsr	x20, x20, #3
  404870:	mul	x1, x20, x0
  404874:	umulh	x0, x20, x0
  404878:	ror	x1, x1, #1
  40487c:	lsr	x0, x0, #3
  404880:	cmp	x1, x4
  404884:	csel	x20, x20, x0, hi  // hi = pmore
  404888:	cbz	x20, 404900 <ferror@plt+0x2990>
  40488c:	bl	401bf0 <localeconv@plt>
  404890:	cbz	x0, 404964 <ferror@plt+0x29f4>
  404894:	ldr	x4, [x0]
  404898:	cbz	x4, 404964 <ferror@plt+0x29f4>
  40489c:	ldrsb	w1, [x4]
  4048a0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4048a4:	add	x0, x0, #0xe50
  4048a8:	cmp	w1, #0x0
  4048ac:	csel	x4, x0, x4, eq  // eq = none
  4048b0:	mov	x6, x21
  4048b4:	mov	x5, x20
  4048b8:	mov	w3, w19
  4048bc:	adrp	x2, 406000 <ferror@plt+0x4090>
  4048c0:	add	x2, x2, #0xc98
  4048c4:	add	x22, sp, #0x40
  4048c8:	mov	x1, #0x20                  	// #32
  4048cc:	mov	x0, x22
  4048d0:	bl	401be0 <snprintf@plt>
  4048d4:	mov	x0, x22
  4048d8:	bl	401d00 <strdup@plt>
  4048dc:	ldp	x19, x20, [sp, #16]
  4048e0:	ldp	x21, x22, [sp, #32]
  4048e4:	ldp	x29, x30, [sp], #96
  4048e8:	ret
  4048ec:	subs	w19, w2, #0xa
  4048f0:	b.ne	4047ec <ferror@plt+0x287c>  // b.any
  4048f4:	mov	w3, w1
  4048f8:	mov	w0, #0x42                  	// #66
  4048fc:	strh	w0, [x4]
  404900:	mov	x4, x21
  404904:	adrp	x2, 406000 <ferror@plt+0x4090>
  404908:	add	x2, x2, #0xca8
  40490c:	add	x22, sp, #0x40
  404910:	mov	x1, #0x20                  	// #32
  404914:	mov	x0, x22
  404918:	bl	401be0 <snprintf@plt>
  40491c:	mov	x0, x22
  404920:	bl	401d00 <strdup@plt>
  404924:	ldp	x19, x20, [sp, #16]
  404928:	ldp	x21, x22, [sp, #32]
  40492c:	ldp	x29, x30, [sp], #96
  404930:	ret
  404934:	add	x2, x2, #0x32
  404938:	mov	x5, #0xf5c3                	// #62915
  40493c:	movk	x5, #0x5c28, lsl #16
  404940:	lsr	x20, x2, #2
  404944:	movk	x5, #0xc28f, lsl #32
  404948:	movk	x5, #0x28f5, lsl #48
  40494c:	umulh	x20, x20, x5
  404950:	lsr	x20, x20, #2
  404954:	cmp	x20, #0xa
  404958:	b.ne	404888 <ferror@plt+0x2918>  // b.any
  40495c:	add	w3, w19, #0x1
  404960:	b	404900 <ferror@plt+0x2990>
  404964:	adrp	x4, 406000 <ferror@plt+0x4090>
  404968:	add	x4, x4, #0xe50
  40496c:	b	4048b0 <ferror@plt+0x2940>
  404970:	cbz	x0, 404a6c <ferror@plt+0x2afc>
  404974:	stp	x29, x30, [sp, #-64]!
  404978:	mov	x29, sp
  40497c:	stp	x19, x20, [sp, #16]
  404980:	mov	x20, x0
  404984:	ldrsb	w4, [x0]
  404988:	cbz	w4, 404a5c <ferror@plt+0x2aec>
  40498c:	cmp	x1, #0x0
  404990:	stp	x21, x22, [sp, #32]
  404994:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404998:	stp	x23, x24, [sp, #48]
  40499c:	mov	x21, x2
  4049a0:	mov	x23, x1
  4049a4:	mov	x22, x3
  4049a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4049ac:	b.eq	404a54 <ferror@plt+0x2ae4>  // b.none
  4049b0:	mov	x19, #0x0                   	// #0
  4049b4:	nop
  4049b8:	cmp	w4, #0x2c
  4049bc:	ldrsb	w4, [x20, #1]
  4049c0:	b.eq	4049ec <ferror@plt+0x2a7c>  // b.none
  4049c4:	cbz	w4, 4049f4 <ferror@plt+0x2a84>
  4049c8:	add	x20, x20, #0x1
  4049cc:	cmp	x21, x19
  4049d0:	b.hi	4049b8 <ferror@plt+0x2a48>  // b.pmore
  4049d4:	mov	w0, #0xfffffffe            	// #-2
  4049d8:	ldp	x19, x20, [sp, #16]
  4049dc:	ldp	x21, x22, [sp, #32]
  4049e0:	ldp	x23, x24, [sp, #48]
  4049e4:	ldp	x29, x30, [sp], #64
  4049e8:	ret
  4049ec:	mov	x24, x20
  4049f0:	cbnz	w4, 4049f8 <ferror@plt+0x2a88>
  4049f4:	add	x24, x20, #0x1
  4049f8:	cmp	x0, x24
  4049fc:	b.cs	404a54 <ferror@plt+0x2ae4>  // b.hs, b.nlast
  404a00:	sub	x1, x24, x0
  404a04:	blr	x22
  404a08:	cmn	w0, #0x1
  404a0c:	b.eq	404a54 <ferror@plt+0x2ae4>  // b.none
  404a10:	str	w0, [x23, x19, lsl #2]
  404a14:	add	x19, x19, #0x1
  404a18:	ldrsb	w0, [x24]
  404a1c:	cbz	w0, 404a3c <ferror@plt+0x2acc>
  404a20:	mov	x0, x20
  404a24:	ldrsb	w4, [x0, #1]!
  404a28:	cbz	w4, 404a3c <ferror@plt+0x2acc>
  404a2c:	cmp	x21, x19
  404a30:	b.ls	4049d4 <ferror@plt+0x2a64>  // b.plast
  404a34:	mov	x20, x0
  404a38:	b	4049b8 <ferror@plt+0x2a48>
  404a3c:	mov	w0, w19
  404a40:	ldp	x19, x20, [sp, #16]
  404a44:	ldp	x21, x22, [sp, #32]
  404a48:	ldp	x23, x24, [sp, #48]
  404a4c:	ldp	x29, x30, [sp], #64
  404a50:	ret
  404a54:	ldp	x21, x22, [sp, #32]
  404a58:	ldp	x23, x24, [sp, #48]
  404a5c:	mov	w0, #0xffffffff            	// #-1
  404a60:	ldp	x19, x20, [sp, #16]
  404a64:	ldp	x29, x30, [sp], #64
  404a68:	ret
  404a6c:	mov	w0, #0xffffffff            	// #-1
  404a70:	ret
  404a74:	nop
  404a78:	cbz	x0, 404af4 <ferror@plt+0x2b84>
  404a7c:	stp	x29, x30, [sp, #-32]!
  404a80:	mov	x29, sp
  404a84:	str	x19, [sp, #16]
  404a88:	mov	x19, x3
  404a8c:	mov	x3, x4
  404a90:	cmp	x19, #0x0
  404a94:	ldrsb	w4, [x0]
  404a98:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404a9c:	b.eq	404aec <ferror@plt+0x2b7c>  // b.none
  404aa0:	ldr	x5, [x19]
  404aa4:	cmp	x5, x2
  404aa8:	b.hi	404aec <ferror@plt+0x2b7c>  // b.pmore
  404aac:	cmp	w4, #0x2b
  404ab0:	b.eq	404adc <ferror@plt+0x2b6c>  // b.none
  404ab4:	str	xzr, [x19]
  404ab8:	bl	404970 <ferror@plt+0x2a00>
  404abc:	cmp	w0, #0x0
  404ac0:	b.le	404ad0 <ferror@plt+0x2b60>
  404ac4:	ldr	x1, [x19]
  404ac8:	add	x1, x1, w0, sxtw
  404acc:	str	x1, [x19]
  404ad0:	ldr	x19, [sp, #16]
  404ad4:	ldp	x29, x30, [sp], #32
  404ad8:	ret
  404adc:	add	x0, x0, #0x1
  404ae0:	add	x1, x1, x5, lsl #2
  404ae4:	sub	x2, x2, x5
  404ae8:	b	404ab8 <ferror@plt+0x2b48>
  404aec:	mov	w0, #0xffffffff            	// #-1
  404af0:	b	404ad0 <ferror@plt+0x2b60>
  404af4:	mov	w0, #0xffffffff            	// #-1
  404af8:	ret
  404afc:	nop
  404b00:	cmp	x2, #0x0
  404b04:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404b08:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404b0c:	b.eq	404be8 <ferror@plt+0x2c78>  // b.none
  404b10:	stp	x29, x30, [sp, #-64]!
  404b14:	mov	x29, sp
  404b18:	stp	x19, x20, [sp, #16]
  404b1c:	mov	x20, x2
  404b20:	mov	x19, x0
  404b24:	stp	x21, x22, [sp, #32]
  404b28:	mov	w21, #0x1                   	// #1
  404b2c:	str	x23, [sp, #48]
  404b30:	mov	x23, x1
  404b34:	ldrsb	w3, [x0]
  404b38:	cbz	w3, 404bd0 <ferror@plt+0x2c60>
  404b3c:	nop
  404b40:	cmp	w3, #0x2c
  404b44:	ldrsb	w3, [x19, #1]
  404b48:	b.eq	404b60 <ferror@plt+0x2bf0>  // b.none
  404b4c:	cbz	w3, 404bac <ferror@plt+0x2c3c>
  404b50:	add	x19, x19, #0x1
  404b54:	cmp	w3, #0x2c
  404b58:	ldrsb	w3, [x19, #1]
  404b5c:	b.ne	404b4c <ferror@plt+0x2bdc>  // b.any
  404b60:	mov	x22, x19
  404b64:	cbz	w3, 404bac <ferror@plt+0x2c3c>
  404b68:	cmp	x0, x22
  404b6c:	b.cs	404bb8 <ferror@plt+0x2c48>  // b.hs, b.nlast
  404b70:	sub	x1, x22, x0
  404b74:	blr	x20
  404b78:	tbnz	w0, #31, 404bbc <ferror@plt+0x2c4c>
  404b7c:	asr	w2, w0, #3
  404b80:	and	w0, w0, #0x7
  404b84:	lsl	w0, w21, w0
  404b88:	ldrb	w1, [x23, w2, sxtw]
  404b8c:	orr	w0, w0, w1
  404b90:	strb	w0, [x23, w2, sxtw]
  404b94:	ldrsb	w0, [x22]
  404b98:	cbz	w0, 404bd0 <ferror@plt+0x2c60>
  404b9c:	ldrsb	w3, [x19, #1]!
  404ba0:	cbz	w3, 404bd0 <ferror@plt+0x2c60>
  404ba4:	mov	x0, x19
  404ba8:	b	404b40 <ferror@plt+0x2bd0>
  404bac:	add	x22, x19, #0x1
  404bb0:	cmp	x0, x22
  404bb4:	b.cc	404b70 <ferror@plt+0x2c00>  // b.lo, b.ul, b.last
  404bb8:	mov	w0, #0xffffffff            	// #-1
  404bbc:	ldp	x19, x20, [sp, #16]
  404bc0:	ldp	x21, x22, [sp, #32]
  404bc4:	ldr	x23, [sp, #48]
  404bc8:	ldp	x29, x30, [sp], #64
  404bcc:	ret
  404bd0:	mov	w0, #0x0                   	// #0
  404bd4:	ldp	x19, x20, [sp, #16]
  404bd8:	ldp	x21, x22, [sp, #32]
  404bdc:	ldr	x23, [sp, #48]
  404be0:	ldp	x29, x30, [sp], #64
  404be4:	ret
  404be8:	mov	w0, #0xffffffea            	// #-22
  404bec:	ret
  404bf0:	cmp	x2, #0x0
  404bf4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404bf8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404bfc:	b.eq	404cbc <ferror@plt+0x2d4c>  // b.none
  404c00:	stp	x29, x30, [sp, #-48]!
  404c04:	mov	x29, sp
  404c08:	stp	x19, x20, [sp, #16]
  404c0c:	mov	x19, x0
  404c10:	stp	x21, x22, [sp, #32]
  404c14:	mov	x21, x2
  404c18:	mov	x22, x1
  404c1c:	ldrsb	w3, [x0]
  404c20:	cbz	w3, 404ca8 <ferror@plt+0x2d38>
  404c24:	nop
  404c28:	cmp	w3, #0x2c
  404c2c:	ldrsb	w3, [x19, #1]
  404c30:	b.eq	404c48 <ferror@plt+0x2cd8>  // b.none
  404c34:	cbz	w3, 404c88 <ferror@plt+0x2d18>
  404c38:	add	x19, x19, #0x1
  404c3c:	cmp	w3, #0x2c
  404c40:	ldrsb	w3, [x19, #1]
  404c44:	b.ne	404c34 <ferror@plt+0x2cc4>  // b.any
  404c48:	mov	x20, x19
  404c4c:	cbz	w3, 404c88 <ferror@plt+0x2d18>
  404c50:	cmp	x0, x20
  404c54:	b.cs	404c94 <ferror@plt+0x2d24>  // b.hs, b.nlast
  404c58:	sub	x1, x20, x0
  404c5c:	blr	x21
  404c60:	tbnz	x0, #63, 404c98 <ferror@plt+0x2d28>
  404c64:	ldr	x2, [x22]
  404c68:	orr	x0, x2, x0
  404c6c:	str	x0, [x22]
  404c70:	ldrsb	w0, [x20]
  404c74:	cbz	w0, 404ca8 <ferror@plt+0x2d38>
  404c78:	ldrsb	w3, [x19, #1]!
  404c7c:	cbz	w3, 404ca8 <ferror@plt+0x2d38>
  404c80:	mov	x0, x19
  404c84:	b	404c28 <ferror@plt+0x2cb8>
  404c88:	add	x20, x19, #0x1
  404c8c:	cmp	x0, x20
  404c90:	b.cc	404c58 <ferror@plt+0x2ce8>  // b.lo, b.ul, b.last
  404c94:	mov	w0, #0xffffffff            	// #-1
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldp	x21, x22, [sp, #32]
  404ca0:	ldp	x29, x30, [sp], #48
  404ca4:	ret
  404ca8:	mov	w0, #0x0                   	// #0
  404cac:	ldp	x19, x20, [sp, #16]
  404cb0:	ldp	x21, x22, [sp, #32]
  404cb4:	ldp	x29, x30, [sp], #48
  404cb8:	ret
  404cbc:	mov	w0, #0xffffffea            	// #-22
  404cc0:	ret
  404cc4:	nop
  404cc8:	stp	x29, x30, [sp, #-80]!
  404ccc:	mov	x29, sp
  404cd0:	str	xzr, [sp, #72]
  404cd4:	cbz	x0, 404d68 <ferror@plt+0x2df8>
  404cd8:	stp	x19, x20, [sp, #16]
  404cdc:	mov	x19, x0
  404ce0:	mov	x20, x2
  404ce4:	stp	x21, x22, [sp, #32]
  404ce8:	mov	w21, w3
  404cec:	stp	x23, x24, [sp, #48]
  404cf0:	mov	x23, x1
  404cf4:	str	w3, [x1]
  404cf8:	str	w3, [x2]
  404cfc:	bl	401f10 <__errno_location@plt>
  404d00:	str	wzr, [x0]
  404d04:	mov	x22, x0
  404d08:	ldrsb	w0, [x19]
  404d0c:	cmp	w0, #0x3a
  404d10:	b.eq	404d74 <ferror@plt+0x2e04>  // b.none
  404d14:	add	x24, sp, #0x48
  404d18:	mov	x0, x19
  404d1c:	mov	x1, x24
  404d20:	mov	w2, #0xa                   	// #10
  404d24:	bl	401df0 <strtol@plt>
  404d28:	str	w0, [x23]
  404d2c:	str	w0, [x20]
  404d30:	ldr	w0, [x22]
  404d34:	cbnz	w0, 404dac <ferror@plt+0x2e3c>
  404d38:	ldr	x2, [sp, #72]
  404d3c:	cmp	x2, #0x0
  404d40:	ccmp	x2, x19, #0x4, ne  // ne = any
  404d44:	b.eq	404dac <ferror@plt+0x2e3c>  // b.none
  404d48:	ldrsb	w3, [x2]
  404d4c:	cmp	w3, #0x3a
  404d50:	b.eq	404dc0 <ferror@plt+0x2e50>  // b.none
  404d54:	cmp	w3, #0x2d
  404d58:	b.eq	404ddc <ferror@plt+0x2e6c>  // b.none
  404d5c:	ldp	x19, x20, [sp, #16]
  404d60:	ldp	x21, x22, [sp, #32]
  404d64:	ldp	x23, x24, [sp, #48]
  404d68:	mov	w0, #0x0                   	// #0
  404d6c:	ldp	x29, x30, [sp], #80
  404d70:	ret
  404d74:	add	x19, x19, #0x1
  404d78:	add	x1, sp, #0x48
  404d7c:	mov	x0, x19
  404d80:	mov	w2, #0xa                   	// #10
  404d84:	bl	401df0 <strtol@plt>
  404d88:	str	w0, [x20]
  404d8c:	ldr	w0, [x22]
  404d90:	cbnz	w0, 404dac <ferror@plt+0x2e3c>
  404d94:	ldr	x0, [sp, #72]
  404d98:	cbz	x0, 404dac <ferror@plt+0x2e3c>
  404d9c:	ldrsb	w1, [x0]
  404da0:	cmp	w1, #0x0
  404da4:	ccmp	x0, x19, #0x4, eq  // eq = none
  404da8:	b.ne	404d5c <ferror@plt+0x2dec>  // b.any
  404dac:	mov	w0, #0xffffffff            	// #-1
  404db0:	ldp	x19, x20, [sp, #16]
  404db4:	ldp	x21, x22, [sp, #32]
  404db8:	ldp	x23, x24, [sp, #48]
  404dbc:	b	404d6c <ferror@plt+0x2dfc>
  404dc0:	ldrsb	w1, [x2, #1]
  404dc4:	cbnz	w1, 404ddc <ferror@plt+0x2e6c>
  404dc8:	ldp	x23, x24, [sp, #48]
  404dcc:	str	w21, [x20]
  404dd0:	ldp	x19, x20, [sp, #16]
  404dd4:	ldp	x21, x22, [sp, #32]
  404dd8:	b	404d6c <ferror@plt+0x2dfc>
  404ddc:	str	wzr, [x22]
  404de0:	add	x19, x2, #0x1
  404de4:	mov	x1, x24
  404de8:	mov	x0, x19
  404dec:	mov	w2, #0xa                   	// #10
  404df0:	str	xzr, [sp, #72]
  404df4:	bl	401df0 <strtol@plt>
  404df8:	str	w0, [x20]
  404dfc:	ldr	w0, [x22]
  404e00:	cbz	w0, 404d94 <ferror@plt+0x2e24>
  404e04:	b	404dac <ferror@plt+0x2e3c>
  404e08:	cmp	x1, #0x0
  404e0c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404e10:	b.eq	404ee4 <ferror@plt+0x2f74>  // b.none
  404e14:	stp	x29, x30, [sp, #-80]!
  404e18:	mov	x29, sp
  404e1c:	stp	x19, x20, [sp, #16]
  404e20:	mov	x19, x1
  404e24:	stp	x21, x22, [sp, #32]
  404e28:	add	x22, sp, #0x48
  404e2c:	str	x23, [sp, #48]
  404e30:	add	x23, sp, #0x40
  404e34:	b	404e58 <ferror@plt+0x2ee8>
  404e38:	cmp	x20, #0x0
  404e3c:	add	x19, x3, x4
  404e40:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404e44:	ccmp	x21, x4, #0x0, ne  // ne = any
  404e48:	b.ne	404ecc <ferror@plt+0x2f5c>  // b.any
  404e4c:	bl	401c80 <strncmp@plt>
  404e50:	cbnz	w0, 404ecc <ferror@plt+0x2f5c>
  404e54:	add	x0, x20, x21
  404e58:	mov	x1, x23
  404e5c:	bl	403800 <ferror@plt+0x1890>
  404e60:	mov	x1, x22
  404e64:	mov	x20, x0
  404e68:	mov	x0, x19
  404e6c:	bl	403800 <ferror@plt+0x1890>
  404e70:	ldp	x21, x4, [sp, #64]
  404e74:	mov	x3, x0
  404e78:	mov	x1, x3
  404e7c:	mov	x0, x20
  404e80:	mov	x2, x21
  404e84:	adds	x5, x21, x4
  404e88:	b.eq	404eb4 <ferror@plt+0x2f44>  // b.none
  404e8c:	cmp	x5, #0x1
  404e90:	b.ne	404e38 <ferror@plt+0x2ec8>  // b.any
  404e94:	cbz	x20, 404ea4 <ferror@plt+0x2f34>
  404e98:	ldrsb	w5, [x20]
  404e9c:	cmp	w5, #0x2f
  404ea0:	b.eq	404eb4 <ferror@plt+0x2f44>  // b.none
  404ea4:	cbz	x3, 404ecc <ferror@plt+0x2f5c>
  404ea8:	ldrsb	w5, [x3]
  404eac:	cmp	w5, #0x2f
  404eb0:	b.ne	404e38 <ferror@plt+0x2ec8>  // b.any
  404eb4:	mov	w0, #0x1                   	// #1
  404eb8:	ldp	x19, x20, [sp, #16]
  404ebc:	ldp	x21, x22, [sp, #32]
  404ec0:	ldr	x23, [sp, #48]
  404ec4:	ldp	x29, x30, [sp], #80
  404ec8:	ret
  404ecc:	mov	w0, #0x0                   	// #0
  404ed0:	ldp	x19, x20, [sp, #16]
  404ed4:	ldp	x21, x22, [sp, #32]
  404ed8:	ldr	x23, [sp, #48]
  404edc:	ldp	x29, x30, [sp], #80
  404ee0:	ret
  404ee4:	mov	w0, #0x0                   	// #0
  404ee8:	ret
  404eec:	nop
  404ef0:	stp	x29, x30, [sp, #-64]!
  404ef4:	mov	x29, sp
  404ef8:	stp	x19, x20, [sp, #16]
  404efc:	mov	x19, x1
  404f00:	orr	x1, x0, x1
  404f04:	cbz	x1, 404f84 <ferror@plt+0x3014>
  404f08:	stp	x21, x22, [sp, #32]
  404f0c:	mov	x20, x0
  404f10:	mov	x21, x2
  404f14:	cbz	x0, 404f98 <ferror@plt+0x3028>
  404f18:	cbz	x19, 404fb0 <ferror@plt+0x3040>
  404f1c:	stp	x23, x24, [sp, #48]
  404f20:	bl	401ad0 <strlen@plt>
  404f24:	mov	x23, x0
  404f28:	mvn	x0, x0
  404f2c:	mov	x22, #0x0                   	// #0
  404f30:	cmp	x21, x0
  404f34:	b.hi	404f6c <ferror@plt+0x2ffc>  // b.pmore
  404f38:	add	x24, x21, x23
  404f3c:	add	x0, x24, #0x1
  404f40:	bl	401c40 <malloc@plt>
  404f44:	mov	x22, x0
  404f48:	cbz	x0, 404f6c <ferror@plt+0x2ffc>
  404f4c:	mov	x1, x20
  404f50:	mov	x2, x23
  404f54:	bl	401a90 <memcpy@plt>
  404f58:	mov	x2, x21
  404f5c:	mov	x1, x19
  404f60:	add	x0, x22, x23
  404f64:	bl	401a90 <memcpy@plt>
  404f68:	strb	wzr, [x22, x24]
  404f6c:	mov	x0, x22
  404f70:	ldp	x19, x20, [sp, #16]
  404f74:	ldp	x21, x22, [sp, #32]
  404f78:	ldp	x23, x24, [sp, #48]
  404f7c:	ldp	x29, x30, [sp], #64
  404f80:	ret
  404f84:	ldp	x19, x20, [sp, #16]
  404f88:	adrp	x0, 406000 <ferror@plt+0x4090>
  404f8c:	ldp	x29, x30, [sp], #64
  404f90:	add	x0, x0, #0x30
  404f94:	b	401d00 <strdup@plt>
  404f98:	mov	x0, x19
  404f9c:	mov	x1, x2
  404fa0:	ldp	x19, x20, [sp, #16]
  404fa4:	ldp	x21, x22, [sp, #32]
  404fa8:	ldp	x29, x30, [sp], #64
  404fac:	b	401e40 <strndup@plt>
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x21, x22, [sp, #32]
  404fb8:	ldp	x29, x30, [sp], #64
  404fbc:	b	401d00 <strdup@plt>
  404fc0:	stp	x29, x30, [sp, #-32]!
  404fc4:	mov	x2, #0x0                   	// #0
  404fc8:	mov	x29, sp
  404fcc:	stp	x19, x20, [sp, #16]
  404fd0:	mov	x20, x0
  404fd4:	mov	x19, x1
  404fd8:	cbz	x1, 404fe8 <ferror@plt+0x3078>
  404fdc:	mov	x0, x1
  404fe0:	bl	401ad0 <strlen@plt>
  404fe4:	mov	x2, x0
  404fe8:	mov	x1, x19
  404fec:	mov	x0, x20
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x29, x30, [sp], #32
  404ff8:	b	404ef0 <ferror@plt+0x2f80>
  404ffc:	nop
  405000:	stp	x29, x30, [sp, #-288]!
  405004:	mov	w9, #0xffffffd0            	// #-48
  405008:	mov	w8, #0xffffff80            	// #-128
  40500c:	mov	x29, sp
  405010:	add	x10, sp, #0xf0
  405014:	add	x11, sp, #0x120
  405018:	stp	x11, x11, [sp, #80]
  40501c:	str	x10, [sp, #96]
  405020:	stp	w9, w8, [sp, #104]
  405024:	ldp	x10, x11, [sp, #80]
  405028:	str	x19, [sp, #16]
  40502c:	ldp	x8, x9, [sp, #96]
  405030:	mov	x19, x0
  405034:	add	x0, sp, #0x48
  405038:	stp	x10, x11, [sp, #32]
  40503c:	stp	x8, x9, [sp, #48]
  405040:	str	q0, [sp, #112]
  405044:	str	q1, [sp, #128]
  405048:	str	q2, [sp, #144]
  40504c:	str	q3, [sp, #160]
  405050:	str	q4, [sp, #176]
  405054:	str	q5, [sp, #192]
  405058:	str	q6, [sp, #208]
  40505c:	str	q7, [sp, #224]
  405060:	stp	x2, x3, [sp, #240]
  405064:	add	x2, sp, #0x20
  405068:	stp	x4, x5, [sp, #256]
  40506c:	stp	x6, x7, [sp, #272]
  405070:	bl	401e30 <vasprintf@plt>
  405074:	tbnz	w0, #31, 4050a4 <ferror@plt+0x3134>
  405078:	ldr	x1, [sp, #72]
  40507c:	sxtw	x2, w0
  405080:	mov	x0, x19
  405084:	bl	404ef0 <ferror@plt+0x2f80>
  405088:	mov	x19, x0
  40508c:	ldr	x0, [sp, #72]
  405090:	bl	401e00 <free@plt>
  405094:	mov	x0, x19
  405098:	ldr	x19, [sp, #16]
  40509c:	ldp	x29, x30, [sp], #288
  4050a0:	ret
  4050a4:	mov	x19, #0x0                   	// #0
  4050a8:	mov	x0, x19
  4050ac:	ldr	x19, [sp, #16]
  4050b0:	ldp	x29, x30, [sp], #288
  4050b4:	ret
  4050b8:	stp	x29, x30, [sp, #-80]!
  4050bc:	mov	x29, sp
  4050c0:	stp	x21, x22, [sp, #32]
  4050c4:	ldr	x21, [x0]
  4050c8:	stp	x19, x20, [sp, #16]
  4050cc:	mov	x19, x0
  4050d0:	ldrsb	w0, [x21]
  4050d4:	cbz	w0, 405218 <ferror@plt+0x32a8>
  4050d8:	mov	x0, x21
  4050dc:	mov	x22, x2
  4050e0:	stp	x23, x24, [sp, #48]
  4050e4:	mov	x24, x1
  4050e8:	mov	w23, w3
  4050ec:	mov	x1, x2
  4050f0:	bl	401e50 <strspn@plt>
  4050f4:	add	x20, x21, x0
  4050f8:	ldrsb	w21, [x21, x0]
  4050fc:	cbz	w21, 4051dc <ferror@plt+0x326c>
  405100:	cbz	w23, 405184 <ferror@plt+0x3214>
  405104:	adrp	x0, 406000 <ferror@plt+0x4090>
  405108:	mov	w1, w21
  40510c:	add	x0, x0, #0xcb0
  405110:	bl	401e60 <strchr@plt>
  405114:	cbz	x0, 4051b4 <ferror@plt+0x3244>
  405118:	add	x1, sp, #0x48
  40511c:	add	x23, x20, #0x1
  405120:	mov	x0, x23
  405124:	strb	w21, [sp, #72]
  405128:	strb	wzr, [sp, #73]
  40512c:	bl	403888 <ferror@plt+0x1918>
  405130:	add	x1, x20, x0
  405134:	str	x0, [x24]
  405138:	ldrsb	w1, [x1, #1]
  40513c:	cmp	w1, #0x0
  405140:	ccmp	w21, w1, #0x0, ne  // ne = any
  405144:	b.ne	4051dc <ferror@plt+0x326c>  // b.any
  405148:	add	x0, x0, #0x2
  40514c:	add	x21, x20, x0
  405150:	ldrsb	w1, [x20, x0]
  405154:	cbz	w1, 405164 <ferror@plt+0x31f4>
  405158:	mov	x0, x22
  40515c:	bl	401e60 <strchr@plt>
  405160:	cbz	x0, 4051dc <ferror@plt+0x326c>
  405164:	mov	x20, x23
  405168:	ldp	x23, x24, [sp, #48]
  40516c:	str	x21, [x19]
  405170:	mov	x0, x20
  405174:	ldp	x19, x20, [sp, #16]
  405178:	ldp	x21, x22, [sp, #32]
  40517c:	ldp	x29, x30, [sp], #80
  405180:	ret
  405184:	mov	x1, x22
  405188:	mov	x0, x20
  40518c:	bl	401ee0 <strcspn@plt>
  405190:	str	x0, [x24]
  405194:	add	x0, x20, x0
  405198:	ldp	x23, x24, [sp, #48]
  40519c:	str	x0, [x19]
  4051a0:	mov	x0, x20
  4051a4:	ldp	x19, x20, [sp, #16]
  4051a8:	ldp	x21, x22, [sp, #32]
  4051ac:	ldp	x29, x30, [sp], #80
  4051b0:	ret
  4051b4:	mov	x1, x22
  4051b8:	mov	x0, x20
  4051bc:	bl	403888 <ferror@plt+0x1918>
  4051c0:	str	x0, [x24]
  4051c4:	add	x21, x20, x0
  4051c8:	ldrsb	w1, [x20, x0]
  4051cc:	cbz	w1, 4051fc <ferror@plt+0x328c>
  4051d0:	mov	x0, x22
  4051d4:	bl	401e60 <strchr@plt>
  4051d8:	cbnz	x0, 4051fc <ferror@plt+0x328c>
  4051dc:	ldp	x23, x24, [sp, #48]
  4051e0:	str	x20, [x19]
  4051e4:	mov	x20, #0x0                   	// #0
  4051e8:	mov	x0, x20
  4051ec:	ldp	x19, x20, [sp, #16]
  4051f0:	ldp	x21, x22, [sp, #32]
  4051f4:	ldp	x29, x30, [sp], #80
  4051f8:	ret
  4051fc:	ldp	x23, x24, [sp, #48]
  405200:	str	x21, [x19]
  405204:	mov	x0, x20
  405208:	ldp	x19, x20, [sp, #16]
  40520c:	ldp	x21, x22, [sp, #32]
  405210:	ldp	x29, x30, [sp], #80
  405214:	ret
  405218:	mov	x20, #0x0                   	// #0
  40521c:	mov	x0, x20
  405220:	ldp	x19, x20, [sp, #16]
  405224:	ldp	x21, x22, [sp, #32]
  405228:	ldp	x29, x30, [sp], #80
  40522c:	ret
  405230:	stp	x29, x30, [sp, #-32]!
  405234:	mov	x29, sp
  405238:	str	x19, [sp, #16]
  40523c:	mov	x19, x0
  405240:	b	40524c <ferror@plt+0x32dc>
  405244:	cmp	w0, #0xa
  405248:	b.eq	40526c <ferror@plt+0x32fc>  // b.none
  40524c:	mov	x0, x19
  405250:	bl	401cb0 <fgetc@plt>
  405254:	cmn	w0, #0x1
  405258:	b.ne	405244 <ferror@plt+0x32d4>  // b.any
  40525c:	mov	w0, #0x1                   	// #1
  405260:	ldr	x19, [sp, #16]
  405264:	ldp	x29, x30, [sp], #32
  405268:	ret
  40526c:	mov	w0, #0x0                   	// #0
  405270:	ldr	x19, [sp, #16]
  405274:	ldp	x29, x30, [sp], #32
  405278:	ret
  40527c:	nop
  405280:	stp	x29, x30, [sp, #-144]!
  405284:	mov	x29, sp
  405288:	stp	x19, x20, [sp, #16]
  40528c:	stp	x21, x22, [sp, #32]
  405290:	stp	x23, x24, [sp, #48]
  405294:	stp	x25, x26, [sp, #64]
  405298:	stp	x27, x28, [sp, #80]
  40529c:	str	x1, [sp, #120]
  4052a0:	cbz	x0, 4054c4 <ferror@plt+0x3554>
  4052a4:	mov	x21, x0
  4052a8:	add	x0, sp, #0x88
  4052ac:	stp	xzr, x0, [sp, #104]
  4052b0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4052b4:	add	x1, x0, #0xcd8
  4052b8:	mov	x0, x21
  4052bc:	bl	401e50 <strspn@plt>
  4052c0:	add	x20, x21, x0
  4052c4:	ldrsb	w0, [x21, x0]
  4052c8:	mov	x25, #0xcccccccccccccccc    	// #-3689348814741910324
  4052cc:	adrp	x23, 418000 <ferror@plt+0x16090>
  4052d0:	mov	w19, #0x0                   	// #0
  4052d4:	add	x23, x23, #0xb48
  4052d8:	movk	x25, #0xcccd
  4052dc:	cbz	w0, 4053dc <ferror@plt+0x346c>
  4052e0:	bl	401f10 <__errno_location@plt>
  4052e4:	mov	x19, x0
  4052e8:	ldr	x1, [sp, #112]
  4052ec:	mov	x0, x20
  4052f0:	str	wzr, [x19]
  4052f4:	mov	w2, #0xa                   	// #10
  4052f8:	bl	401b30 <strtoll@plt>
  4052fc:	mov	x24, x0
  405300:	ldr	w1, [x19]
  405304:	cmp	w1, #0x0
  405308:	b.gt	405484 <ferror@plt+0x3514>
  40530c:	tbnz	x0, #63, 4054a4 <ferror@plt+0x3534>
  405310:	ldr	x21, [sp, #136]
  405314:	ldrsb	w0, [x21]
  405318:	cmp	w0, #0x2e
  40531c:	b.eq	405444 <ferror@plt+0x34d4>  // b.none
  405320:	cmp	x20, x21
  405324:	b.eq	405424 <ferror@plt+0x34b4>  // b.none
  405328:	mov	w22, #0x0                   	// #0
  40532c:	mov	x20, #0x0                   	// #0
  405330:	adrp	x0, 406000 <ferror@plt+0x4090>
  405334:	add	x1, x0, #0xcd8
  405338:	mov	x0, x21
  40533c:	bl	401e50 <strspn@plt>
  405340:	adrp	x1, 406000 <ferror@plt+0x4090>
  405344:	add	x28, x1, #0xcb8
  405348:	add	x21, x21, x0
  40534c:	mov	x26, #0x0                   	// #0
  405350:	str	x21, [sp, #136]
  405354:	nop
  405358:	mov	w19, w26
  40535c:	cbz	x28, 40540c <ferror@plt+0x349c>
  405360:	mov	x0, x28
  405364:	bl	401ad0 <strlen@plt>
  405368:	mov	x27, x0
  40536c:	cbz	x0, 40540c <ferror@plt+0x349c>
  405370:	mov	x2, x0
  405374:	mov	x1, x28
  405378:	mov	x0, x21
  40537c:	bl	401c80 <strncmp@plt>
  405380:	cbnz	w0, 40540c <ferror@plt+0x349c>
  405384:	ubfiz	x19, x19, #4, #32
  405388:	add	x19, x23, x19
  40538c:	ldr	x0, [x19, #8]
  405390:	mul	x20, x20, x0
  405394:	cbz	w22, 4053a8 <ferror@plt+0x3438>
  405398:	umulh	x20, x20, x25
  40539c:	subs	w22, w22, #0x1
  4053a0:	lsr	x20, x20, #3
  4053a4:	b.ne	405398 <ferror@plt+0x3428>  // b.any
  4053a8:	madd	x20, x24, x0, x20
  4053ac:	add	x21, x21, x27
  4053b0:	ldr	x0, [sp, #104]
  4053b4:	mov	w19, #0x1                   	// #1
  4053b8:	add	x0, x0, x20
  4053bc:	str	x0, [sp, #104]
  4053c0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4053c4:	add	x1, x0, #0xcd8
  4053c8:	mov	x0, x21
  4053cc:	bl	401e50 <strspn@plt>
  4053d0:	add	x20, x21, x0
  4053d4:	ldrsb	w0, [x21, x0]
  4053d8:	cbnz	w0, 4052e0 <ferror@plt+0x3370>
  4053dc:	cbz	w19, 405424 <ferror@plt+0x34b4>
  4053e0:	ldr	x1, [sp, #120]
  4053e4:	mov	w0, #0x0                   	// #0
  4053e8:	ldr	x2, [sp, #104]
  4053ec:	str	x2, [x1]
  4053f0:	ldp	x19, x20, [sp, #16]
  4053f4:	ldp	x21, x22, [sp, #32]
  4053f8:	ldp	x23, x24, [sp, #48]
  4053fc:	ldp	x25, x26, [sp, #64]
  405400:	ldp	x27, x28, [sp, #80]
  405404:	ldp	x29, x30, [sp], #144
  405408:	ret
  40540c:	add	x26, x26, #0x1
  405410:	cmp	x26, #0x1c
  405414:	b.eq	405424 <ferror@plt+0x34b4>  // b.none
  405418:	lsl	x0, x26, #4
  40541c:	ldr	x28, [x0, x23]
  405420:	b	405358 <ferror@plt+0x33e8>
  405424:	mov	w0, #0xffffffea            	// #-22
  405428:	ldp	x19, x20, [sp, #16]
  40542c:	ldp	x21, x22, [sp, #32]
  405430:	ldp	x23, x24, [sp, #48]
  405434:	ldp	x25, x26, [sp, #64]
  405438:	ldp	x27, x28, [sp, #80]
  40543c:	ldp	x29, x30, [sp], #144
  405440:	ret
  405444:	ldr	x1, [sp, #112]
  405448:	str	wzr, [x19]
  40544c:	add	x22, x21, #0x1
  405450:	mov	w2, #0xa                   	// #10
  405454:	mov	x0, x22
  405458:	bl	401b30 <strtoll@plt>
  40545c:	mov	x20, x0
  405460:	ldr	w1, [x19]
  405464:	cmp	w1, #0x0
  405468:	b.gt	405484 <ferror@plt+0x3514>
  40546c:	tbnz	x0, #63, 4054a4 <ferror@plt+0x3534>
  405470:	ldr	x21, [sp, #136]
  405474:	cmp	x22, x21
  405478:	b.eq	405424 <ferror@plt+0x34b4>  // b.none
  40547c:	sub	w22, w21, w22
  405480:	b	405330 <ferror@plt+0x33c0>
  405484:	neg	w0, w1
  405488:	ldp	x19, x20, [sp, #16]
  40548c:	ldp	x21, x22, [sp, #32]
  405490:	ldp	x23, x24, [sp, #48]
  405494:	ldp	x25, x26, [sp, #64]
  405498:	ldp	x27, x28, [sp, #80]
  40549c:	ldp	x29, x30, [sp], #144
  4054a0:	ret
  4054a4:	mov	w0, #0xffffffde            	// #-34
  4054a8:	ldp	x19, x20, [sp, #16]
  4054ac:	ldp	x21, x22, [sp, #32]
  4054b0:	ldp	x23, x24, [sp, #48]
  4054b4:	ldp	x25, x26, [sp, #64]
  4054b8:	ldp	x27, x28, [sp, #80]
  4054bc:	ldp	x29, x30, [sp], #144
  4054c0:	ret
  4054c4:	adrp	x3, 406000 <ferror@plt+0x4090>
  4054c8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4054cc:	adrp	x0, 406000 <ferror@plt+0x4090>
  4054d0:	add	x3, x3, #0xfb0
  4054d4:	add	x1, x1, #0xcc0
  4054d8:	add	x0, x0, #0xcd0
  4054dc:	mov	w2, #0x4d                  	// #77
  4054e0:	bl	401f00 <__assert_fail@plt>
  4054e4:	nop
  4054e8:	stp	x29, x30, [sp, #-224]!
  4054ec:	mov	x29, sp
  4054f0:	stp	x19, x20, [sp, #16]
  4054f4:	stp	xzr, xzr, [sp, #96]
  4054f8:	cbz	x0, 405a34 <ferror@plt+0x3ac4>
  4054fc:	stp	x21, x22, [sp, #32]
  405500:	mov	x20, x1
  405504:	cbz	x1, 405a64 <ferror@plt+0x3af4>
  405508:	mov	x19, x0
  40550c:	mov	x0, #0x0                   	// #0
  405510:	bl	401c30 <time@plt>
  405514:	mov	x2, x0
  405518:	add	x21, sp, #0x70
  40551c:	add	x0, sp, #0x58
  405520:	mov	x1, x21
  405524:	str	x2, [sp, #88]
  405528:	bl	401b70 <localtime_r@plt>
  40552c:	mov	w2, #0xffffffff            	// #-1
  405530:	adrp	x1, 406000 <ferror@plt+0x4090>
  405534:	mov	x0, x19
  405538:	add	x1, x1, #0xcf0
  40553c:	str	w2, [sp, #144]
  405540:	bl	401dc0 <strcmp@plt>
  405544:	cbz	w0, 4055e8 <ferror@plt+0x3678>
  405548:	adrp	x1, 406000 <ferror@plt+0x4090>
  40554c:	mov	x0, x19
  405550:	add	x1, x1, #0xcf8
  405554:	bl	401dc0 <strcmp@plt>
  405558:	cbz	w0, 405600 <ferror@plt+0x3690>
  40555c:	adrp	x1, 406000 <ferror@plt+0x4090>
  405560:	mov	x0, x19
  405564:	add	x1, x1, #0xd00
  405568:	bl	401dc0 <strcmp@plt>
  40556c:	cbz	w0, 405678 <ferror@plt+0x3708>
  405570:	adrp	x1, 406000 <ferror@plt+0x4090>
  405574:	mov	x0, x19
  405578:	add	x1, x1, #0xd10
  40557c:	bl	401dc0 <strcmp@plt>
  405580:	cbz	w0, 405650 <ferror@plt+0x36e0>
  405584:	ldrsb	w0, [x19]
  405588:	cmp	w0, #0x2b
  40558c:	b.eq	40568c <ferror@plt+0x371c>  // b.none
  405590:	cmp	w0, #0x2d
  405594:	b.eq	4056a4 <ferror@plt+0x3734>  // b.none
  405598:	mov	x0, x19
  40559c:	bl	401ad0 <strlen@plt>
  4055a0:	cmp	x0, #0x3
  4055a4:	b.ls	4056bc <ferror@plt+0x374c>  // b.plast
  4055a8:	sub	x1, x0, #0x4
  4055ac:	mov	w0, #0x6120                	// #24864
  4055b0:	movk	w0, #0x6f67, lsl #16
  4055b4:	ldr	w2, [x19, x1]
  4055b8:	cmp	w2, w0
  4055bc:	b.ne	405a08 <ferror@plt+0x3a98>  // b.any
  4055c0:	mov	x0, x19
  4055c4:	bl	401e40 <strndup@plt>
  4055c8:	mov	x22, x0
  4055cc:	cbz	x0, 405a90 <ferror@plt+0x3b20>
  4055d0:	add	x1, sp, #0x68
  4055d4:	bl	405280 <ferror@plt+0x3310>
  4055d8:	mov	w19, w0
  4055dc:	mov	x0, x22
  4055e0:	bl	401e00 <free@plt>
  4055e4:	tbnz	w19, #31, 40563c <ferror@plt+0x36cc>
  4055e8:	mov	x0, x21
  4055ec:	bl	401d50 <mktime@plt>
  4055f0:	cmn	x0, #0x1
  4055f4:	b.ne	405618 <ferror@plt+0x36a8>  // b.any
  4055f8:	mov	w19, #0xffffffea            	// #-22
  4055fc:	b	40563c <ferror@plt+0x36cc>
  405600:	mov	x0, x21
  405604:	str	xzr, [sp, #112]
  405608:	str	wzr, [sp, #120]
  40560c:	bl	401d50 <mktime@plt>
  405610:	cmn	x0, #0x1
  405614:	b.eq	4055f8 <ferror@plt+0x3688>  // b.none
  405618:	ldp	x2, x1, [sp, #96]
  40561c:	mov	x3, #0x4240                	// #16960
  405620:	movk	x3, #0xf, lsl #16
  405624:	mov	w19, #0x0                   	// #0
  405628:	madd	x0, x0, x3, x2
  40562c:	cmp	x1, x0
  405630:	sub	x0, x0, x1
  405634:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  405638:	str	x0, [x20]
  40563c:	mov	w0, w19
  405640:	ldp	x19, x20, [sp, #16]
  405644:	ldp	x21, x22, [sp, #32]
  405648:	ldp	x29, x30, [sp], #224
  40564c:	ret
  405650:	ldr	w1, [sp, #124]
  405654:	mov	x0, x21
  405658:	str	xzr, [sp, #112]
  40565c:	add	w1, w1, #0x1
  405660:	stp	wzr, w1, [sp, #120]
  405664:	bl	401d50 <mktime@plt>
  405668:	cmn	x0, #0x1
  40566c:	b.ne	405618 <ferror@plt+0x36a8>  // b.any
  405670:	mov	w19, #0xffffffea            	// #-22
  405674:	b	40563c <ferror@plt+0x36cc>
  405678:	ldr	w1, [sp, #124]
  40567c:	mov	x0, x21
  405680:	str	xzr, [sp, #112]
  405684:	sub	w1, w1, #0x1
  405688:	b	405660 <ferror@plt+0x36f0>
  40568c:	add	x0, x19, #0x1
  405690:	add	x1, sp, #0x60
  405694:	bl	405280 <ferror@plt+0x3310>
  405698:	mov	w19, w0
  40569c:	tbz	w0, #31, 4055e8 <ferror@plt+0x3678>
  4056a0:	b	40563c <ferror@plt+0x36cc>
  4056a4:	add	x0, x19, #0x1
  4056a8:	add	x1, sp, #0x68
  4056ac:	bl	405280 <ferror@plt+0x3310>
  4056b0:	mov	w19, w0
  4056b4:	tbz	w0, #31, 4055e8 <ferror@plt+0x3678>
  4056b8:	b	40563c <ferror@plt+0x36cc>
  4056bc:	stp	x23, x24, [sp, #48]
  4056c0:	adrp	x23, 406000 <ferror@plt+0x4090>
  4056c4:	add	x23, x23, #0xce0
  4056c8:	mov	x24, #0x0                   	// #0
  4056cc:	stp	x25, x26, [sp, #64]
  4056d0:	adrp	x26, 418000 <ferror@plt+0x16090>
  4056d4:	add	x26, x26, #0xb48
  4056d8:	add	x26, x26, #0x1c0
  4056dc:	mov	w25, w24
  4056e0:	cbz	x23, 4059f0 <ferror@plt+0x3a80>
  4056e4:	mov	x0, x23
  4056e8:	bl	401ad0 <strlen@plt>
  4056ec:	mov	x22, x0
  4056f0:	cbz	x0, 4059f0 <ferror@plt+0x3a80>
  4056f4:	mov	x2, x0
  4056f8:	mov	x1, x23
  4056fc:	mov	x0, x19
  405700:	bl	401e20 <strncasecmp@plt>
  405704:	cbnz	w0, 4059f0 <ferror@plt+0x3a80>
  405708:	ldrsb	w0, [x19, x22]
  40570c:	cmp	w0, #0x20
  405710:	b.ne	4059f0 <ferror@plt+0x3a80>  // b.any
  405714:	ubfiz	x25, x25, #4, #32
  405718:	adrp	x0, 418000 <ferror@plt+0x16090>
  40571c:	add	x0, x0, #0xb48
  405720:	add	x22, x22, #0x1
  405724:	add	x0, x0, x25
  405728:	add	x19, x19, x22
  40572c:	ldr	w22, [x0, #456]
  405730:	ldp	x8, x9, [sp, #112]
  405734:	adrp	x1, 406000 <ferror@plt+0x4090>
  405738:	ldp	x6, x7, [sp, #128]
  40573c:	add	x1, x1, #0xd20
  405740:	ldp	x4, x5, [sp, #144]
  405744:	mov	x2, x21
  405748:	ldr	x3, [sp, #160]
  40574c:	mov	x0, x19
  405750:	stp	x8, x9, [sp, #168]
  405754:	stp	x6, x7, [sp, #184]
  405758:	stp	x4, x5, [sp, #200]
  40575c:	str	x3, [sp, #216]
  405760:	bl	401bd0 <strptime@plt>
  405764:	cbz	x0, 405770 <ferror@plt+0x3800>
  405768:	ldrsb	w0, [x0]
  40576c:	cbz	w0, 4059b4 <ferror@plt+0x3a44>
  405770:	ldp	x8, x9, [sp, #168]
  405774:	adrp	x1, 406000 <ferror@plt+0x4090>
  405778:	ldp	x6, x7, [sp, #184]
  40577c:	add	x1, x1, #0xd38
  405780:	ldp	x4, x5, [sp, #200]
  405784:	mov	x2, x21
  405788:	ldr	x3, [sp, #216]
  40578c:	mov	x0, x19
  405790:	stp	x8, x9, [sp, #112]
  405794:	stp	x6, x7, [sp, #128]
  405798:	stp	x4, x5, [sp, #144]
  40579c:	str	x3, [sp, #160]
  4057a0:	bl	401bd0 <strptime@plt>
  4057a4:	cbz	x0, 4057b0 <ferror@plt+0x3840>
  4057a8:	ldrsb	w0, [x0]
  4057ac:	cbz	w0, 4059b4 <ferror@plt+0x3a44>
  4057b0:	ldp	x8, x9, [sp, #168]
  4057b4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4057b8:	ldp	x6, x7, [sp, #184]
  4057bc:	add	x1, x1, #0xd50
  4057c0:	ldp	x4, x5, [sp, #200]
  4057c4:	mov	x2, x21
  4057c8:	ldr	x3, [sp, #216]
  4057cc:	mov	x0, x19
  4057d0:	stp	x8, x9, [sp, #112]
  4057d4:	stp	x6, x7, [sp, #128]
  4057d8:	stp	x4, x5, [sp, #144]
  4057dc:	str	x3, [sp, #160]
  4057e0:	bl	401bd0 <strptime@plt>
  4057e4:	cbz	x0, 4057f0 <ferror@plt+0x3880>
  4057e8:	ldrsb	w0, [x0]
  4057ec:	cbz	w0, 4059b4 <ferror@plt+0x3a44>
  4057f0:	ldp	x6, x7, [sp, #168]
  4057f4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4057f8:	ldp	x4, x5, [sp, #184]
  4057fc:	add	x1, x1, #0xd68
  405800:	ldp	x8, x9, [sp, #200]
  405804:	mov	x2, x21
  405808:	ldr	x3, [sp, #216]
  40580c:	mov	x0, x19
  405810:	stp	x6, x7, [sp, #112]
  405814:	stp	x4, x5, [sp, #128]
  405818:	stp	x8, x9, [sp, #144]
  40581c:	str	x3, [sp, #160]
  405820:	bl	401bd0 <strptime@plt>
  405824:	cbz	x0, 405830 <ferror@plt+0x38c0>
  405828:	ldrsb	w0, [x0]
  40582c:	cbz	w0, 4059b0 <ferror@plt+0x3a40>
  405830:	ldp	x6, x7, [sp, #168]
  405834:	adrp	x1, 406000 <ferror@plt+0x4090>
  405838:	ldp	x4, x5, [sp, #184]
  40583c:	add	x1, x1, #0xd78
  405840:	ldp	x8, x9, [sp, #200]
  405844:	mov	x2, x21
  405848:	ldr	x3, [sp, #216]
  40584c:	mov	x0, x19
  405850:	stp	x6, x7, [sp, #112]
  405854:	stp	x4, x5, [sp, #128]
  405858:	stp	x8, x9, [sp, #144]
  40585c:	str	x3, [sp, #160]
  405860:	bl	401bd0 <strptime@plt>
  405864:	cbz	x0, 405870 <ferror@plt+0x3900>
  405868:	ldrsb	w0, [x0]
  40586c:	cbz	w0, 4059b0 <ferror@plt+0x3a40>
  405870:	ldp	x6, x7, [sp, #168]
  405874:	adrp	x1, 406000 <ferror@plt+0x4090>
  405878:	ldp	x4, x5, [sp, #184]
  40587c:	add	x1, x1, #0xd88
  405880:	ldp	x8, x9, [sp, #200]
  405884:	mov	x2, x21
  405888:	ldr	x3, [sp, #216]
  40588c:	mov	x0, x19
  405890:	stp	x6, x7, [sp, #112]
  405894:	stp	x4, x5, [sp, #128]
  405898:	stp	x8, x9, [sp, #144]
  40589c:	str	x3, [sp, #160]
  4058a0:	bl	401bd0 <strptime@plt>
  4058a4:	cbz	x0, 4058b0 <ferror@plt+0x3940>
  4058a8:	ldrsb	w0, [x0]
  4058ac:	cbz	w0, 405a28 <ferror@plt+0x3ab8>
  4058b0:	ldp	x6, x7, [sp, #168]
  4058b4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4058b8:	ldp	x4, x5, [sp, #184]
  4058bc:	add	x1, x1, #0xd98
  4058c0:	ldp	x8, x9, [sp, #200]
  4058c4:	mov	x2, x21
  4058c8:	ldr	x3, [sp, #216]
  4058cc:	mov	x0, x19
  4058d0:	stp	x6, x7, [sp, #112]
  4058d4:	stp	x4, x5, [sp, #128]
  4058d8:	stp	x8, x9, [sp, #144]
  4058dc:	str	x3, [sp, #160]
  4058e0:	bl	401bd0 <strptime@plt>
  4058e4:	cbz	x0, 4058f0 <ferror@plt+0x3980>
  4058e8:	ldrsb	w0, [x0]
  4058ec:	cbz	w0, 405a28 <ferror@plt+0x3ab8>
  4058f0:	ldp	x6, x7, [sp, #168]
  4058f4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4058f8:	ldp	x4, x5, [sp, #184]
  4058fc:	add	x1, x1, #0xda8
  405900:	ldp	x8, x9, [sp, #200]
  405904:	mov	x2, x21
  405908:	ldr	x3, [sp, #216]
  40590c:	mov	x0, x19
  405910:	stp	x6, x7, [sp, #112]
  405914:	stp	x4, x5, [sp, #128]
  405918:	stp	x8, x9, [sp, #144]
  40591c:	str	x3, [sp, #160]
  405920:	bl	401bd0 <strptime@plt>
  405924:	cbz	x0, 405930 <ferror@plt+0x39c0>
  405928:	ldrsb	w0, [x0]
  40592c:	cbz	w0, 4059b4 <ferror@plt+0x3a44>
  405930:	ldp	x6, x7, [sp, #168]
  405934:	adrp	x1, 406000 <ferror@plt+0x4090>
  405938:	ldp	x4, x5, [sp, #184]
  40593c:	add	x1, x1, #0xdb8
  405940:	ldp	x8, x9, [sp, #200]
  405944:	mov	x2, x21
  405948:	ldr	x3, [sp, #216]
  40594c:	mov	x0, x19
  405950:	stp	x6, x7, [sp, #112]
  405954:	stp	x4, x5, [sp, #128]
  405958:	stp	x8, x9, [sp, #144]
  40595c:	str	x3, [sp, #160]
  405960:	bl	401bd0 <strptime@plt>
  405964:	cbz	x0, 405970 <ferror@plt+0x3a00>
  405968:	ldrsb	w0, [x0]
  40596c:	cbz	w0, 4059b0 <ferror@plt+0x3a40>
  405970:	ldp	x6, x7, [sp, #168]
  405974:	adrp	x1, 406000 <ferror@plt+0x4090>
  405978:	ldp	x4, x5, [sp, #184]
  40597c:	mov	x0, x19
  405980:	ldp	x8, x9, [sp, #200]
  405984:	add	x1, x1, #0xdc0
  405988:	ldr	x3, [sp, #216]
  40598c:	mov	x2, x21
  405990:	stp	x6, x7, [sp, #112]
  405994:	stp	x4, x5, [sp, #128]
  405998:	stp	x8, x9, [sp, #144]
  40599c:	str	x3, [sp, #160]
  4059a0:	bl	401bd0 <strptime@plt>
  4059a4:	cbz	x0, 4059e0 <ferror@plt+0x3a70>
  4059a8:	ldrsb	w0, [x0]
  4059ac:	cbnz	w0, 4059e0 <ferror@plt+0x3a70>
  4059b0:	str	wzr, [sp, #112]
  4059b4:	mov	x0, x21
  4059b8:	bl	401d50 <mktime@plt>
  4059bc:	cmn	x0, #0x1
  4059c0:	b.eq	4059e0 <ferror@plt+0x3a70>  // b.none
  4059c4:	tbnz	w22, #31, 4059d4 <ferror@plt+0x3a64>
  4059c8:	ldr	w1, [sp, #136]
  4059cc:	cmp	w1, w22
  4059d0:	b.ne	4059e0 <ferror@plt+0x3a70>  // b.any
  4059d4:	ldp	x23, x24, [sp, #48]
  4059d8:	ldp	x25, x26, [sp, #64]
  4059dc:	b	405618 <ferror@plt+0x36a8>
  4059e0:	mov	w19, #0xffffffea            	// #-22
  4059e4:	ldp	x23, x24, [sp, #48]
  4059e8:	ldp	x25, x26, [sp, #64]
  4059ec:	b	40563c <ferror@plt+0x36cc>
  4059f0:	add	x24, x24, #0x1
  4059f4:	cmp	x24, #0xe
  4059f8:	b.eq	405a20 <ferror@plt+0x3ab0>  // b.none
  4059fc:	lsl	x0, x24, #4
  405a00:	ldr	x23, [x0, x26]
  405a04:	b	4056dc <ferror@plt+0x376c>
  405a08:	stp	x23, x24, [sp, #48]
  405a0c:	adrp	x23, 406000 <ferror@plt+0x4090>
  405a10:	mov	x24, #0x0                   	// #0
  405a14:	add	x23, x23, #0xce0
  405a18:	stp	x25, x26, [sp, #64]
  405a1c:	b	4056d0 <ferror@plt+0x3760>
  405a20:	mov	w22, #0xffffffff            	// #-1
  405a24:	b	405730 <ferror@plt+0x37c0>
  405a28:	str	xzr, [sp, #112]
  405a2c:	str	wzr, [sp, #120]
  405a30:	b	4059b4 <ferror@plt+0x3a44>
  405a34:	adrp	x3, 406000 <ferror@plt+0x4090>
  405a38:	add	x3, x3, #0xfb0
  405a3c:	adrp	x1, 406000 <ferror@plt+0x4090>
  405a40:	adrp	x0, 406000 <ferror@plt+0x4090>
  405a44:	add	x3, x3, #0x10
  405a48:	add	x1, x1, #0xcc0
  405a4c:	add	x0, x0, #0xcd0
  405a50:	mov	w2, #0xc4                  	// #196
  405a54:	stp	x21, x22, [sp, #32]
  405a58:	stp	x23, x24, [sp, #48]
  405a5c:	stp	x25, x26, [sp, #64]
  405a60:	bl	401f00 <__assert_fail@plt>
  405a64:	adrp	x3, 406000 <ferror@plt+0x4090>
  405a68:	add	x3, x3, #0xfb0
  405a6c:	adrp	x1, 406000 <ferror@plt+0x4090>
  405a70:	adrp	x0, 406000 <ferror@plt+0x4090>
  405a74:	add	x3, x3, #0x10
  405a78:	add	x1, x1, #0xcc0
  405a7c:	add	x0, x0, #0xce8
  405a80:	mov	w2, #0xc5                  	// #197
  405a84:	stp	x23, x24, [sp, #48]
  405a88:	stp	x25, x26, [sp, #64]
  405a8c:	bl	401f00 <__assert_fail@plt>
  405a90:	mov	w19, #0xfffffff4            	// #-12
  405a94:	b	40563c <ferror@plt+0x36cc>
  405a98:	ldr	w1, [x0, #32]
  405a9c:	tbnz	w1, #31, 405aa8 <ferror@plt+0x3b38>
  405aa0:	ldr	w0, [x0, #40]
  405aa4:	ret
  405aa8:	mov	w0, #0x0                   	// #0
  405aac:	ret
  405ab0:	stp	x29, x30, [sp, #-64]!
  405ab4:	mov	x29, sp
  405ab8:	stp	x19, x20, [sp, #16]
  405abc:	mov	w20, w2
  405ac0:	mov	x19, x4
  405ac4:	stp	x21, x22, [sp, #32]
  405ac8:	mov	x22, x0
  405acc:	mov	x21, x3
  405ad0:	str	x23, [sp, #48]
  405ad4:	mov	x23, x1
  405ad8:	tbnz	w20, #0, 405c68 <ferror@plt+0x3cf8>
  405adc:	and	w0, w20, #0x3
  405ae0:	cmp	w0, #0x3
  405ae4:	b.eq	405b10 <ferror@plt+0x3ba0>  // b.none
  405ae8:	tbnz	w20, #1, 405b38 <ferror@plt+0x3bc8>
  405aec:	tbnz	w20, #3, 405b70 <ferror@plt+0x3c00>
  405af0:	tbnz	w20, #4, 405c30 <ferror@plt+0x3cc0>
  405af4:	tbnz	w20, #2, 405ba4 <ferror@plt+0x3c34>
  405af8:	mov	w0, #0x0                   	// #0
  405afc:	ldp	x19, x20, [sp, #16]
  405b00:	ldp	x21, x22, [sp, #32]
  405b04:	ldr	x23, [sp, #48]
  405b08:	ldp	x29, x30, [sp], #64
  405b0c:	ret
  405b10:	cbz	x19, 405c10 <ferror@plt+0x3ca0>
  405b14:	mov	x3, x21
  405b18:	tst	x20, #0x20
  405b1c:	mov	w0, #0x54                  	// #84
  405b20:	mov	w1, #0x20                  	// #32
  405b24:	csel	w0, w0, w1, ne  // ne = any
  405b28:	sub	x19, x19, #0x1
  405b2c:	strb	w0, [x3], #1
  405b30:	mov	x21, x3
  405b34:	tbz	w20, #1, 405aec <ferror@plt+0x3b7c>
  405b38:	ldp	w5, w4, [x22]
  405b3c:	adrp	x2, 406000 <ferror@plt+0x4090>
  405b40:	ldr	w3, [x22, #8]
  405b44:	add	x2, x2, #0xe08
  405b48:	mov	x1, x19
  405b4c:	mov	x0, x21
  405b50:	bl	401be0 <snprintf@plt>
  405b54:	sxtw	x2, w0
  405b58:	tbnz	w2, #31, 405c10 <ferror@plt+0x3ca0>
  405b5c:	cmp	x19, w2, sxtw
  405b60:	b.cc	405c10 <ferror@plt+0x3ca0>  // b.lo, b.ul, b.last
  405b64:	sub	x19, x19, x2
  405b68:	add	x21, x21, x2
  405b6c:	tbz	w20, #3, 405af0 <ferror@plt+0x3b80>
  405b70:	mov	x1, x19
  405b74:	mov	x3, x23
  405b78:	mov	x0, x21
  405b7c:	adrp	x2, 406000 <ferror@plt+0x4090>
  405b80:	add	x2, x2, #0xe18
  405b84:	bl	401be0 <snprintf@plt>
  405b88:	sxtw	x1, w0
  405b8c:	tbnz	w1, #31, 405c10 <ferror@plt+0x3ca0>
  405b90:	cmp	x19, w1, sxtw
  405b94:	b.cc	405c10 <ferror@plt+0x3ca0>  // b.lo, b.ul, b.last
  405b98:	sub	x19, x19, x1
  405b9c:	add	x21, x21, x1
  405ba0:	tbz	w20, #2, 405af8 <ferror@plt+0x3b88>
  405ba4:	mov	x0, x22
  405ba8:	bl	405a98 <ferror@plt+0x3b28>
  405bac:	mov	w5, #0x8889                	// #34953
  405bb0:	mov	w4, w0
  405bb4:	movk	w5, #0x8888, lsl #16
  405bb8:	adrp	x2, 406000 <ferror@plt+0x4090>
  405bbc:	mov	x0, x21
  405bc0:	mov	x1, x19
  405bc4:	smull	x3, w4, w5
  405bc8:	add	x2, x2, #0xe28
  405bcc:	lsr	x3, x3, #32
  405bd0:	add	w3, w4, w3
  405bd4:	asr	w3, w3, #5
  405bd8:	sub	w4, w3, w4, asr #31
  405bdc:	smull	x3, w4, w5
  405be0:	lsr	x3, x3, #32
  405be4:	add	w3, w4, w3
  405be8:	asr	w3, w3, #5
  405bec:	sub	w3, w3, w4, asr #31
  405bf0:	lsl	w5, w3, #4
  405bf4:	sub	w5, w5, w3
  405bf8:	subs	w4, w4, w5, lsl #2
  405bfc:	cneg	w4, w4, mi  // mi = first
  405c00:	bl	401be0 <snprintf@plt>
  405c04:	tbnz	w0, #31, 405c10 <ferror@plt+0x3ca0>
  405c08:	cmp	x19, w0, sxtw
  405c0c:	b.cs	405af8 <ferror@plt+0x3b88>  // b.hs, b.nlast
  405c10:	adrp	x1, 406000 <ferror@plt+0x4090>
  405c14:	add	x1, x1, #0xde0
  405c18:	mov	w2, #0x5                   	// #5
  405c1c:	mov	x0, #0x0                   	// #0
  405c20:	bl	401ec0 <dcgettext@plt>
  405c24:	bl	401ea0 <warnx@plt>
  405c28:	mov	w0, #0xffffffff            	// #-1
  405c2c:	b	405afc <ferror@plt+0x3b8c>
  405c30:	adrp	x2, 406000 <ferror@plt+0x4090>
  405c34:	mov	x3, x23
  405c38:	mov	x1, x19
  405c3c:	add	x2, x2, #0xe20
  405c40:	mov	x0, x21
  405c44:	bl	401be0 <snprintf@plt>
  405c48:	tbnz	w0, #31, 405c10 <ferror@plt+0x3ca0>
  405c4c:	cmp	x19, w0, sxtw
  405c50:	sxtw	x0, w0
  405c54:	b.cc	405c10 <ferror@plt+0x3ca0>  // b.lo, b.ul, b.last
  405c58:	sub	x19, x19, x0
  405c5c:	add	x21, x21, x0
  405c60:	tbz	w20, #2, 405af8 <ferror@plt+0x3b88>
  405c64:	b	405ba4 <ferror@plt+0x3c34>
  405c68:	mov	x1, x4
  405c6c:	mov	x0, x3
  405c70:	ldp	w5, w4, [x22, #12]
  405c74:	adrp	x2, 406000 <ferror@plt+0x4090>
  405c78:	ldrsw	x3, [x22, #20]
  405c7c:	add	x2, x2, #0xdd0
  405c80:	add	w4, w4, #0x1
  405c84:	add	x3, x3, #0x76c
  405c88:	bl	401be0 <snprintf@plt>
  405c8c:	sxtw	x2, w0
  405c90:	tbnz	w2, #31, 405c10 <ferror@plt+0x3ca0>
  405c94:	cmp	x19, w2, sxtw
  405c98:	b.cc	405c10 <ferror@plt+0x3ca0>  // b.lo, b.ul, b.last
  405c9c:	sub	x19, x19, x2
  405ca0:	add	x21, x21, x2
  405ca4:	b	405adc <ferror@plt+0x3b6c>
  405ca8:	stp	x29, x30, [sp, #-128]!
  405cac:	mov	x29, sp
  405cb0:	stp	x19, x20, [sp, #16]
  405cb4:	mov	w19, w1
  405cb8:	mov	x20, x0
  405cbc:	stp	x21, x22, [sp, #32]
  405cc0:	mov	x21, x2
  405cc4:	mov	x22, x3
  405cc8:	str	x23, [sp, #48]
  405ccc:	add	x23, sp, #0x48
  405cd0:	mov	x1, x23
  405cd4:	tbz	w19, #6, 405d0c <ferror@plt+0x3d9c>
  405cd8:	bl	401cd0 <gmtime_r@plt>
  405cdc:	cbz	x0, 405d14 <ferror@plt+0x3da4>
  405ce0:	ldr	x1, [x20, #8]
  405ce4:	mov	x4, x22
  405ce8:	mov	x3, x21
  405cec:	mov	w2, w19
  405cf0:	mov	x0, x23
  405cf4:	bl	405ab0 <ferror@plt+0x3b40>
  405cf8:	ldp	x19, x20, [sp, #16]
  405cfc:	ldp	x21, x22, [sp, #32]
  405d00:	ldr	x23, [sp, #48]
  405d04:	ldp	x29, x30, [sp], #128
  405d08:	ret
  405d0c:	bl	401b70 <localtime_r@plt>
  405d10:	b	405cdc <ferror@plt+0x3d6c>
  405d14:	mov	w2, #0x5                   	// #5
  405d18:	adrp	x1, 406000 <ferror@plt+0x4090>
  405d1c:	mov	x0, #0x0                   	// #0
  405d20:	add	x1, x1, #0xe38
  405d24:	bl	401ec0 <dcgettext@plt>
  405d28:	ldr	x1, [x20]
  405d2c:	bl	401ea0 <warnx@plt>
  405d30:	mov	w0, #0xffffffff            	// #-1
  405d34:	b	405cf8 <ferror@plt+0x3d88>
  405d38:	mov	x5, x2
  405d3c:	mov	x4, x3
  405d40:	mov	w2, w1
  405d44:	mov	x3, x5
  405d48:	mov	x1, #0x0                   	// #0
  405d4c:	b	405ab0 <ferror@plt+0x3b40>
  405d50:	stp	x29, x30, [sp, #-128]!
  405d54:	mov	x29, sp
  405d58:	stp	x19, x20, [sp, #16]
  405d5c:	mov	w19, w1
  405d60:	mov	x20, x2
  405d64:	stp	x21, x22, [sp, #32]
  405d68:	mov	x21, x3
  405d6c:	mov	x22, x0
  405d70:	str	x23, [sp, #48]
  405d74:	add	x23, sp, #0x48
  405d78:	mov	x1, x23
  405d7c:	tbz	w19, #6, 405db4 <ferror@plt+0x3e44>
  405d80:	bl	401cd0 <gmtime_r@plt>
  405d84:	cbz	x0, 405dbc <ferror@plt+0x3e4c>
  405d88:	mov	x4, x21
  405d8c:	mov	x3, x20
  405d90:	mov	w2, w19
  405d94:	mov	x0, x23
  405d98:	mov	x1, #0x0                   	// #0
  405d9c:	bl	405ab0 <ferror@plt+0x3b40>
  405da0:	ldp	x19, x20, [sp, #16]
  405da4:	ldp	x21, x22, [sp, #32]
  405da8:	ldr	x23, [sp, #48]
  405dac:	ldp	x29, x30, [sp], #128
  405db0:	ret
  405db4:	bl	401b70 <localtime_r@plt>
  405db8:	b	405d84 <ferror@plt+0x3e14>
  405dbc:	mov	w2, #0x5                   	// #5
  405dc0:	adrp	x1, 406000 <ferror@plt+0x4090>
  405dc4:	mov	x0, #0x0                   	// #0
  405dc8:	add	x1, x1, #0xe38
  405dcc:	bl	401ec0 <dcgettext@plt>
  405dd0:	mov	x1, x22
  405dd4:	bl	401ea0 <warnx@plt>
  405dd8:	mov	w0, #0xffffffff            	// #-1
  405ddc:	b	405da0 <ferror@plt+0x3e30>
  405de0:	stp	x29, x30, [sp, #-176]!
  405de4:	mov	x29, sp
  405de8:	stp	x21, x22, [sp, #32]
  405dec:	mov	x21, x0
  405df0:	mov	x22, x3
  405df4:	ldr	x0, [x1]
  405df8:	stp	x19, x20, [sp, #16]
  405dfc:	mov	x19, x1
  405e00:	stp	x23, x24, [sp, #48]
  405e04:	mov	x20, x4
  405e08:	mov	w23, w2
  405e0c:	cbz	x0, 405ea8 <ferror@plt+0x3f38>
  405e10:	add	x24, sp, #0x40
  405e14:	mov	x0, x21
  405e18:	mov	x1, x24
  405e1c:	bl	401b70 <localtime_r@plt>
  405e20:	add	x1, sp, #0x78
  405e24:	mov	x0, x19
  405e28:	bl	401b70 <localtime_r@plt>
  405e2c:	ldr	w0, [sp, #92]
  405e30:	ldr	w1, [sp, #148]
  405e34:	cmp	w1, w0
  405e38:	ldr	w1, [sp, #84]
  405e3c:	ldr	w0, [sp, #140]
  405e40:	b.eq	405e84 <ferror@plt+0x3f14>  // b.none
  405e44:	cmp	w1, w0
  405e48:	b.ne	405e8c <ferror@plt+0x3f1c>  // b.any
  405e4c:	mov	x3, x24
  405e50:	mov	x1, x20
  405e54:	mov	x0, x22
  405e58:	tbz	w23, #1, 405eb8 <ferror@plt+0x3f48>
  405e5c:	adrp	x2, 406000 <ferror@plt+0x4090>
  405e60:	add	x2, x2, #0xe68
  405e64:	bl	401b80 <strftime@plt>
  405e68:	cmp	w0, #0x0
  405e6c:	csetm	w0, le
  405e70:	ldp	x19, x20, [sp, #16]
  405e74:	ldp	x21, x22, [sp, #32]
  405e78:	ldp	x23, x24, [sp, #48]
  405e7c:	ldp	x29, x30, [sp], #176
  405e80:	ret
  405e84:	cmp	w1, w0
  405e88:	b.eq	405ec8 <ferror@plt+0x3f58>  // b.none
  405e8c:	mov	x3, x24
  405e90:	mov	x1, x20
  405e94:	mov	x0, x22
  405e98:	adrp	x2, 406000 <ferror@plt+0x4090>
  405e9c:	add	x2, x2, #0xe80
  405ea0:	bl	401b80 <strftime@plt>
  405ea4:	b	405e68 <ferror@plt+0x3ef8>
  405ea8:	mov	x0, x19
  405eac:	mov	x1, #0x0                   	// #0
  405eb0:	bl	401cc0 <gettimeofday@plt>
  405eb4:	b	405e10 <ferror@plt+0x3ea0>
  405eb8:	adrp	x2, 406000 <ferror@plt+0x4090>
  405ebc:	add	x2, x2, #0xe78
  405ec0:	bl	401b80 <strftime@plt>
  405ec4:	b	405e68 <ferror@plt+0x3ef8>
  405ec8:	ldp	w4, w3, [sp, #68]
  405ecc:	adrp	x2, 406000 <ferror@plt+0x4090>
  405ed0:	mov	x0, x22
  405ed4:	mov	x1, x20
  405ed8:	add	x2, x2, #0xe58
  405edc:	bl	401be0 <snprintf@plt>
  405ee0:	tbnz	w0, #31, 405f00 <ferror@plt+0x3f90>
  405ee4:	cmp	x20, w0, sxtw
  405ee8:	csetm	w0, cc  // cc = lo, ul, last
  405eec:	ldp	x19, x20, [sp, #16]
  405ef0:	ldp	x21, x22, [sp, #32]
  405ef4:	ldp	x23, x24, [sp, #48]
  405ef8:	ldp	x29, x30, [sp], #176
  405efc:	ret
  405f00:	mov	w0, #0xffffffff            	// #-1
  405f04:	b	405e70 <ferror@plt+0x3f00>
  405f08:	stp	x29, x30, [sp, #-64]!
  405f0c:	mov	x29, sp
  405f10:	stp	x19, x20, [sp, #16]
  405f14:	adrp	x20, 418000 <ferror@plt+0x16090>
  405f18:	add	x20, x20, #0xb40
  405f1c:	stp	x21, x22, [sp, #32]
  405f20:	adrp	x21, 418000 <ferror@plt+0x16090>
  405f24:	add	x21, x21, #0xb38
  405f28:	sub	x20, x20, x21
  405f2c:	mov	w22, w0
  405f30:	stp	x23, x24, [sp, #48]
  405f34:	mov	x23, x1
  405f38:	mov	x24, x2
  405f3c:	bl	401a50 <memcpy@plt-0x40>
  405f40:	cmp	xzr, x20, asr #3
  405f44:	b.eq	405f70 <ferror@plt+0x4000>  // b.none
  405f48:	asr	x20, x20, #3
  405f4c:	mov	x19, #0x0                   	// #0
  405f50:	ldr	x3, [x21, x19, lsl #3]
  405f54:	mov	x2, x24
  405f58:	add	x19, x19, #0x1
  405f5c:	mov	x1, x23
  405f60:	mov	w0, w22
  405f64:	blr	x3
  405f68:	cmp	x20, x19
  405f6c:	b.ne	405f50 <ferror@plt+0x3fe0>  // b.any
  405f70:	ldp	x19, x20, [sp, #16]
  405f74:	ldp	x21, x22, [sp, #32]
  405f78:	ldp	x23, x24, [sp, #48]
  405f7c:	ldp	x29, x30, [sp], #64
  405f80:	ret
  405f84:	nop
  405f88:	ret
  405f8c:	nop
  405f90:	adrp	x2, 419000 <ferror@plt+0x17090>
  405f94:	mov	x1, #0x0                   	// #0
  405f98:	ldr	x2, [x2, #640]
  405f9c:	b	401ba0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405fa0 <.fini>:
  405fa0:	stp	x29, x30, [sp, #-16]!
  405fa4:	mov	x29, sp
  405fa8:	ldp	x29, x30, [sp], #16
  405fac:	ret
