#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  8 14:16:15 2018
# Process ID: 28140
# Current directory: C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26060 C:\Users\petra\Desktop\Trabajo-VHDL--Lydia\Proyecto_Maquinas_Estado\Proyecto_Maquinas_Estado.xpr
# Log file: C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/vivado.log
# Journal file: C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Fran/Proyecto_Maquinas_Estado' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc', nor could it be found using path 'C:/Users/Fran/Desktop/7º Semestre/SED/Laboratorio/Practica3_SED/practica_3/Nexys4DDR_Master.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.ip_user_files', nor could it be found using path 'C:/Users/Fran/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 798.480 ; gain = 136.859
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Nexys4DDR_Master.xdc
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maquina_estados_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maquina_estados_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maquina_estados
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sim_1/new/maquina_estados_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maquina_estados_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a95258d9c34f4379a366762958613ea8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maquina_estados_tb_behav xil_defaultlib.maquina_estados_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.maquina_estados [maquina_estados_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estados_tb
Built simulation snapshot maquina_estados_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim/xsim.dir/maquina_estados_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim/xsim.dir/maquina_estados_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  8 21:09:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  8 21:09:40 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 872.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "maquina_estados_tb_behav -key {Behavioral:sim_1:Functional:maquina_estados_tb} -tclbatch {maquina_estados_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source maquina_estados_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 872.938 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maquina_estados_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 872.938 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {500ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sim_1/new/maquina_estados_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.srcs/sources_1/new/Project_FSM.vhd:]
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 877.023 ; gain = 1.004
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maquina_estados_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maquina_estados_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a95258d9c34f4379a366762958613ea8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maquina_estados_tb_behav xil_defaultlib.maquina_estados_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "maquina_estados_tb_behav -key {Behavioral:sim_1:Functional:maquina_estados_tb} -tclbatch {maquina_estados_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source maquina_estados_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maquina_estados_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 930.059 ; gain = 53.035
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'maquina_estados_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj maquina_estados_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a95258d9c34f4379a366762958613ea8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot maquina_estados_tb_behav xil_defaultlib.maquina_estados_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/petra/Desktop/Trabajo-VHDL--Lydia/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "maquina_estados_tb_behav -key {Behavioral:sim_1:Functional:maquina_estados_tb} -tclbatch {maquina_estados_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source maquina_estados_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'maquina_estados_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 932.168 ; gain = 0.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 21:22:46 2018...
