Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 15:22:17 2023
| Host         : IT-STULOAN-686 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simon_game_top_timing_summary_routed.rpt -pb simon_game_top_timing_summary_routed.pb -rpx simon_game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : simon_game_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.348        0.000                      0                  577        0.140        0.000                      0                  577        3.500        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.348        0.000                      0                  577        0.140        0.000                      0                  577        3.500        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 3.103ns (43.026%)  route 4.109ns (56.974%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.804    12.553    disp_counter[31]_i_1_n_0
    SLICE_X39Y25         FDCE                                         r  disp_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.561    12.953    clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  disp_counter_reg[22]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y25         FDCE (Setup_fdce_C_CE)      -0.409    12.900    disp_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.103ns (42.968%)  route 4.119ns (57.032%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.814    12.562    disp_counter[31]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  disp_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.561    12.953    clk_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  disp_counter_reg[18]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.373    12.936    disp_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.103ns (42.968%)  route 4.119ns (57.032%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.814    12.562    disp_counter[31]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  disp_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.561    12.953    clk_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  disp_counter_reg[25]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.373    12.936    disp_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 3.103ns (43.113%)  route 4.094ns (56.887%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.789    12.538    disp_counter[31]_i_1_n_0
    SLICE_X42Y24         FDCE                                         r  disp_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.562    12.954    clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  disp_counter_reg[23]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.373    12.937    disp_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 3.103ns (43.113%)  route 4.094ns (56.887%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.789    12.538    disp_counter[31]_i_1_n_0
    SLICE_X42Y24         FDCE                                         r  disp_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.562    12.954    clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  disp_counter_reg[24]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.373    12.937    disp_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 3.103ns (43.113%)  route 4.094ns (56.887%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.789    12.538    disp_counter[31]_i_1_n_0
    SLICE_X42Y24         FDCE                                         r  disp_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.562    12.954    clk_IBUF_BUFG
    SLICE_X42Y24         FDCE                                         r  disp_counter_reg[27]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y24         FDCE (Setup_fdce_C_CE)      -0.373    12.937    disp_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 3.103ns (43.186%)  route 4.082ns (56.814%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.777    12.526    disp_counter[31]_i_1_n_0
    SLICE_X42Y23         FDCE                                         r  disp_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.564    12.956    clk_IBUF_BUFG
    SLICE_X42Y23         FDCE                                         r  disp_counter_reg[17]/C
                         clock pessimism              0.391    13.348    
                         clock uncertainty           -0.035    13.312    
    SLICE_X42Y23         FDCE (Setup_fdce_C_CE)      -0.373    12.939    disp_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.103ns (43.659%)  route 4.004ns (56.341%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.699    12.448    disp_counter[31]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  disp_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.567    12.959    clk_IBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  disp_counter_reg[10]/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.315    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.409    12.906    disp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.103ns (43.659%)  route 4.004ns (56.341%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.699    12.448    disp_counter[31]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  disp_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.567    12.959    clk_IBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  disp_counter_reg[11]/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.315    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.409    12.906    disp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 level_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.103ns (43.659%)  route 4.004ns (56.341%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.518     5.859 f  level_reg[2]/Q
                         net (fo=18, routed)          0.801     6.660    level_reg[2]
    SLICE_X32Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  FSM_sequential_current_state[1]_i_74/O
                         net (fo=1, routed)           0.000     6.784    FSM_sequential_current_state[1]_i_74_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.317 r  FSM_sequential_current_state_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.317    FSM_sequential_current_state_reg[1]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  FSM_sequential_current_state_reg[1]_i_54/CO[3]
                         net (fo=1, routed)           0.000     7.434    FSM_sequential_current_state_reg[1]_i_54_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  FSM_sequential_current_state_reg[1]_i_34/O[3]
                         net (fo=1, routed)           0.870     8.619    current_state1[12]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.307     8.926 r  FSM_sequential_current_state[1]_i_19/O
                         net (fo=1, routed)           0.000     8.926    FSM_sequential_current_state[1]_i_19_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.458 r  FSM_sequential_current_state_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.458    FSM_sequential_current_state_reg[1]_i_5_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.686 r  FSM_sequential_current_state_reg[1]_i_2/CO[2]
                         net (fo=8, routed)           0.914    10.600    p_0_in
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.313    10.913 f  FSM_sequential_current_state[0]_i_2/O
                         net (fo=34, routed)          0.720    11.633    FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X38Y20         LUT4 (Prop_lut4_I1_O)        0.116    11.749 r  disp_counter[31]_i_1/O
                         net (fo=32, routed)          0.699    12.448    disp_counter[31]_i_1_n_0
    SLICE_X39Y20         FDCE                                         r  disp_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.567    12.959    clk_IBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  disp_counter_reg[20]/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.315    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.409    12.906    disp_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rand_gen_inst/currstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_inst/currstate_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.558     1.470    rand_gen_inst/CLK
    SLICE_X31Y18         FDCE                                         r  rand_gen_inst/currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  rand_gen_inst/currstate_reg[0]/Q
                         net (fo=1, routed)           0.087     1.698    rand_gen_inst/currstate[0]
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.743 r  rand_gen_inst/nextstate/O
                         net (fo=1, routed)           0.000     1.743    rand_gen_inst/nextstate__0[7]
    SLICE_X30Y18         FDPE                                         r  rand_gen_inst/currstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.824     1.983    rand_gen_inst/CLK
    SLICE_X30Y18         FDPE                                         r  rand_gen_inst/currstate_reg[7]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X30Y18         FDPE (Hold_fdpe_C_D)         0.120     1.603    rand_gen_inst/currstate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_2/ff0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.293%)  route 0.105ns (42.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.588     1.500    debounce_inst_2/CLK
    SLICE_X43Y32         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  debounce_inst_2/sig_reg/Q
                         net (fo=1, routed)           0.105     1.746    pulse_inst_2/ff0_reg_0
    SLICE_X40Y31         FDCE                                         r  pulse_inst_2/ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.854     2.013    pulse_inst_2/CLK
    SLICE_X40Y31         FDCE                                         r  pulse_inst_2/ff0_reg/C
                         clock pessimism             -0.500     1.513    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.070     1.583    pulse_inst_2/ff0_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 pulse_inst_1/ff0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_1/ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.674%)  route 0.161ns (53.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.582     1.494    pulse_inst_1/CLK
    SLICE_X39Y27         FDCE                                         r  pulse_inst_1/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  pulse_inst_1/ff0_reg/Q
                         net (fo=5, routed)           0.161     1.796    pulse_inst_1/ff0
    SLICE_X40Y27         FDCE                                         r  pulse_inst_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.850     2.009    pulse_inst_1/CLK
    SLICE_X40Y27         FDCE                                         r  pulse_inst_1/ff1_reg/C
                         clock pessimism             -0.480     1.529    
    SLICE_X40Y27         FDCE (Hold_fdce_C_D)         0.066     1.595    pulse_inst_1/ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pulse_inst_0/ff0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_0/ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.584     1.496    pulse_inst_0/CLK
    SLICE_X40Y28         FDCE                                         r  pulse_inst_0/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  pulse_inst_0/ff0_reg/Q
                         net (fo=5, routed)           0.150     1.788    pulse_inst_0/ff0_1
    SLICE_X40Y27         FDCE                                         r  pulse_inst_0/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.850     2.009    pulse_inst_0/CLK
    SLICE_X40Y27         FDCE                                         r  pulse_inst_0/ff1_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X40Y27         FDCE (Hold_fdce_C_D)         0.070     1.579    pulse_inst_0/ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debounce_inst_0/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_0/ff0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.576%)  route 0.198ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.587     1.499    debounce_inst_0/CLK
    SLICE_X36Y33         FDCE                                         r  debounce_inst_0/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  debounce_inst_0/sig_reg/Q
                         net (fo=1, routed)           0.198     1.838    pulse_inst_0/sig
    SLICE_X40Y28         FDCE                                         r  pulse_inst_0/ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.851     2.010    pulse_inst_0/CLK
    SLICE_X40Y28         FDCE                                         r  pulse_inst_0/ff0_reg/C
                         clock pessimism             -0.480     1.530    
    SLICE_X40Y28         FDCE (Hold_fdce_C_D)         0.070     1.600    pulse_inst_0/ff0_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rand_gen_inst/currstate_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_inst/currstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.558     1.470    rand_gen_inst/CLK
    SLICE_X31Y18         FDPE                                         r  rand_gen_inst/currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  rand_gen_inst/currstate_reg[1]/Q
                         net (fo=1, routed)           0.176     1.788    rand_gen_inst/currstate[1]
    SLICE_X31Y18         FDCE                                         r  rand_gen_inst/currstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.824     1.983    rand_gen_inst/CLK
    SLICE_X31Y18         FDCE                                         r  rand_gen_inst/currstate_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X31Y18         FDCE (Hold_fdce_C_D)         0.070     1.540    rand_gen_inst/currstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pulse_inst_3/ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.529%)  route 0.197ns (51.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.581     1.493    pulse_inst_3/CLK
    SLICE_X41Y25         FDCE                                         r  pulse_inst_3/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  pulse_inst_3/ff1_reg/Q
                         net (fo=2, routed)           0.197     1.831    pulse_inst_3/ff1
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  pulse_inst_3/led_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.876    led_reg[3]
    SLICE_X42Y25         FDCE                                         r  led_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.847     2.006    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  led_reg_reg[3]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.120     1.626    led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.395%)  route 0.155ns (42.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.582     1.494    clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=60, routed)          0.155     1.813    current_state__0[1]
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.858 r  disp_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.858    disp_counter[12]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  disp_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.849     2.008    clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  disp_counter_reg[12]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.091     1.598    disp_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            disp_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.237%)  route 0.156ns (42.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.582     1.494    clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=60, routed)          0.156     1.814    current_state__0[1]
    SLICE_X39Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  disp_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.859    disp_counter[14]_i_1_n_0
    SLICE_X39Y21         FDCE                                         r  disp_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.849     2.008    clk_IBUF_BUFG
    SLICE_X39Y21         FDCE                                         r  disp_counter_reg[14]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.092     1.599    disp_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rand_gen_inst/currstate_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_inst/currstate_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.524%)  route 0.167ns (50.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.558     1.470    rand_gen_inst/CLK
    SLICE_X30Y18         FDPE                                         r  rand_gen_inst/currstate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  rand_gen_inst/currstate_reg[7]/Q
                         net (fo=20, routed)          0.167     1.801    rand_gen_inst/D[3]
    SLICE_X30Y17         FDCE                                         r  rand_gen_inst/currstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     1.984    rand_gen_inst/CLK
    SLICE_X30Y17         FDCE                                         r  rand_gen_inst/currstate_reg[6]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X30Y17         FDCE (Hold_fdce_C_D)         0.052     1.537    rand_gen_inst/currstate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y23    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y21    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y23    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y19    disp_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y20    disp_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y20    disp_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y21    disp_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y22    disp_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y21    disp_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y21    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y21    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    disp_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    disp_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y20    disp_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y20    disp_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y21    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y21    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y23    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    disp_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    disp_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y20    disp_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y20    disp_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 3.941ns (45.436%)  route 4.733ns (54.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.743     5.412    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.868 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           4.733    10.601    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    14.087 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.087    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.105ns (52.074%)  route 3.778ns (47.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.735     5.404    clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.419     5.823 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.778     9.601    led_g_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.686    13.287 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.287    led_g
    F17                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 4.052ns (54.620%)  route 3.366ns (45.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.737     5.406    clk_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.366     9.228    led_b_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    12.824 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.824    led_b
    M17                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 4.028ns (55.099%)  route 3.282ns (44.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.737     5.406    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     5.924 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           3.282     9.206    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.716 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.716    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 3.987ns (59.285%)  route 2.738ns (40.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.743     5.412    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.868 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           2.738     8.606    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.137 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.137    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 4.057ns (61.095%)  route 2.583ns (38.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.740     5.409    clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           2.583     8.510    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.049 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.049    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.982ns (65.873%)  route 2.063ns (34.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.735     5.404    clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.063     7.923    led_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526    11.449 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.449    led_r
    V16                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.368ns (73.351%)  route 0.497ns (26.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.579     1.491    clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.497     2.129    led_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     3.356 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.356    led_r
    V16                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.404ns (66.272%)  route 0.714ns (33.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.584     1.496    clk_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           0.714     2.375    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.615 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.615    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.373ns (63.148%)  route 0.801ns (36.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           0.801     2.438    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.670 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.670    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.375ns (59.130%)  route 0.950ns (40.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.581     1.493    clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           0.950     2.608    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.819 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.819    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.437ns (58.124%)  route 1.035ns (41.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.581     1.493    clk_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.035     2.669    led_b_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.965 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    led_b
    M17                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.394ns (52.408%)  route 1.266ns (47.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.579     1.491    clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.128     1.619 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.266     2.885    led_g_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.266     4.152 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.152    led_g
    F17                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.328ns (44.053%)  route 1.686ns (55.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.584     1.496    clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           1.686     3.324    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.510 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.510    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mem_index_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.919ns  (logic 1.613ns (18.083%)  route 7.306ns (81.917%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.564     8.919    rst
    SLICE_X31Y23         FDCE                                         f  mem_index_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.487     4.879    clk_IBUF_BUFG
    SLICE_X31Y23         FDCE                                         r  mem_index_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mem_index_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.919ns  (logic 1.613ns (18.083%)  route 7.306ns (81.917%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.564     8.919    rst
    SLICE_X31Y23         FDCE                                         f  mem_index_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.487     4.879    clk_IBUF_BUFG
    SLICE_X31Y23         FDCE                                         r  mem_index_reg[16]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_inst/currstate_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.613ns (18.143%)  route 7.277ns (81.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.535     8.890    rand_gen_inst/rst
    SLICE_X31Y18         FDCE                                         f  rand_gen_inst/currstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492     4.885    rand_gen_inst/CLK
    SLICE_X31Y18         FDCE                                         r  rand_gen_inst/currstate_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_inst/currstate_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.613ns (18.143%)  route 7.277ns (81.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.535     8.890    rand_gen_inst/rst
    SLICE_X31Y18         FDPE                                         f  rand_gen_inst/currstate_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492     4.885    rand_gen_inst/CLK
    SLICE_X31Y18         FDPE                                         r  rand_gen_inst/currstate_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_inst/currstate_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.613ns (18.143%)  route 7.277ns (81.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.535     8.890    rand_gen_inst/rst
    SLICE_X30Y18         FDPE                                         f  rand_gen_inst/currstate_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492     4.885    rand_gen_inst/CLK
    SLICE_X30Y18         FDPE                                         r  rand_gen_inst/currstate_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_inst/currstate_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.613ns (18.143%)  route 7.277ns (81.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.535     8.890    rand_gen_inst/rst
    SLICE_X30Y18         FDCE                                         f  rand_gen_inst/currstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492     4.885    rand_gen_inst/CLK
    SLICE_X30Y18         FDCE                                         r  rand_gen_inst/currstate_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_inst/currstate_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.613ns (18.143%)  route 7.277ns (81.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.535     8.890    rand_gen_inst/rst
    SLICE_X30Y18         FDPE                                         f  rand_gen_inst/currstate_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492     4.885    rand_gen_inst/CLK
    SLICE_X30Y18         FDPE                                         r  rand_gen_inst/currstate_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_inst/currstate_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.890ns  (logic 1.613ns (18.143%)  route 7.277ns (81.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.535     8.890    rand_gen_inst/rst
    SLICE_X30Y18         FDPE                                         f  rand_gen_inst/currstate_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.492     4.885    rand_gen_inst/CLK
    SLICE_X30Y18         FDPE                                         r  rand_gen_inst/currstate_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            main_array_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.804ns  (logic 1.613ns (18.319%)  route 7.192ns (81.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.449     8.804    rst
    SLICE_X30Y16         FDCE                                         f  main_array_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.495     4.887    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  main_array_reg_reg[0][2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            main_array_reg_reg[10][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.804ns  (logic 1.613ns (18.319%)  route 7.192ns (81.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.742     4.231    debounce_inst_2/btn_IBUF[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.355 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         4.449     8.804    rst
    SLICE_X31Y16         FDCE                                         f  main_array_reg_reg[10][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.495     4.887    clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  main_array_reg_reg[10][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.449ns (48.550%)  route 0.476ns (51.450%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.476     0.810    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.855 r  debounce_inst_3/count[20]_i_2__2/O
                         net (fo=1, routed)           0.000     0.855    debounce_inst_3/count[20]_i_2__2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.925 r  debounce_inst_3/count_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.925    debounce_inst_3/count_reg[20]_i_1__2_n_7
    SLICE_X41Y33         FDCE                                         r  debounce_inst_3/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.856     2.015    debounce_inst_3/CLK
    SLICE_X41Y33         FDCE                                         r  debounce_inst_3/count_reg[20]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.442ns (47.623%)  route 0.486ns (52.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.486     0.820    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.865 r  debounce_inst_3/count[12]_i_2__2/O
                         net (fo=1, routed)           0.000     0.865    debounce_inst_3/count[12]_i_2__2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.928 r  debounce_inst_3/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.928    debounce_inst_3/count_reg[12]_i_1__2_n_4
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.854     2.013    debounce_inst_3/CLK
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[15]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.445ns (47.789%)  route 0.486ns (52.211%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.486     0.820    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.865 r  debounce_inst_3/count[16]_i_3__2/O
                         net (fo=1, routed)           0.000     0.865    debounce_inst_3/count[16]_i_3__2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.931 r  debounce_inst_3/count_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.931    debounce_inst_3/count_reg[16]_i_1__2_n_5
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.855     2.014    debounce_inst_3/CLK
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[18]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.444ns (46.583%)  route 0.509ns (53.417%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.509     0.843    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.888 r  debounce_inst_3/count[16]_i_4__2/O
                         net (fo=1, routed)           0.000     0.888    debounce_inst_3/count[16]_i_4__2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.953 r  debounce_inst_3/count_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.953    debounce_inst_3/count_reg[16]_i_1__2_n_6
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.855     2.014    debounce_inst_3/CLK
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[17]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.445ns (46.590%)  route 0.510ns (53.410%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.510     0.844    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.889 r  debounce_inst_3/count[12]_i_3__2/O
                         net (fo=1, routed)           0.000     0.889    debounce_inst_3/count[12]_i_3__2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.955 r  debounce_inst_3/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.955    debounce_inst_3/count_reg[12]_i_1__2_n_5
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.854     2.013    debounce_inst_3/CLK
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[14]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.576%)  route 0.486ns (50.424%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.486     0.820    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.865 r  debounce_inst_3/count[16]_i_3__2/O
                         net (fo=1, routed)           0.000     0.865    debounce_inst_3/count[16]_i_3__2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.964 r  debounce_inst_3/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.964    debounce_inst_3/count_reg[16]_i_1__2_n_4
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.855     2.014    debounce_inst_3/CLK
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[19]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.444ns (43.824%)  route 0.569ns (56.176%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.569     0.903    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.948 r  debounce_inst_3/count[12]_i_4__2/O
                         net (fo=1, routed)           0.000     0.948    debounce_inst_3/count[12]_i_4__2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.013 r  debounce_inst_3/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.013    debounce_inst_3/count_reg[12]_i_1__2_n_6
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.854     2.013    debounce_inst_3/CLK
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[13]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.449ns (44.100%)  route 0.569ns (55.900%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.569     0.903    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.948 r  debounce_inst_3/count[12]_i_5__2/O
                         net (fo=1, routed)           0.000     0.948    debounce_inst_3/count[12]_i_5__2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.018 r  debounce_inst_3/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.018    debounce_inst_3/count_reg[12]_i_1__2_n_7
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.854     2.013    debounce_inst_3/CLK
    SLICE_X41Y31         FDCE                                         r  debounce_inst_3/count_reg[12]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.334ns (32.488%)  route 0.694ns (67.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.694     1.028    debounce_inst_3/btn_IBUF[0]
    SLICE_X40Y29         FDCE                                         r  debounce_inst_3/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.852     2.011    debounce_inst_3/CLK
    SLICE_X40Y29         FDCE                                         r  debounce_inst_3/sig_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.548ns (52.992%)  route 0.486ns (47.008%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.486     0.820    debounce_inst_3/btn_IBUF[0]
    SLICE_X41Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.865 r  debounce_inst_3/count[12]_i_2__2/O
                         net (fo=1, routed)           0.000     0.865    debounce_inst_3/count[12]_i_2__2_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.980 r  debounce_inst_3/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     0.980    debounce_inst_3/count_reg[12]_i_1__2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.034 r  debounce_inst_3/count_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.034    debounce_inst_3/count_reg[16]_i_1__2_n_7
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.855     2.014    debounce_inst_3/CLK
    SLICE_X41Y32         FDCE                                         r  debounce_inst_3/count_reg[16]/C





