<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Thu Oct 13 01:11:22 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_matrixmul_prj</item>
<item name = "Solution">solution3 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.156 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">23, 23, 0.230 us, 0.230 us, 24, 24, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">21, 21, 6, 2, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 166, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 123, -</column>
<column name="Register">-, -, 122, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16s_16_4_1_U2">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_2ns_16_4_1_U3">mac_muladd_8s_8s_2ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_1_fu_285_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln55_2_fu_296_p2">+, 0, 0, 12, 4, 2</column>
<column name="add_ln55_3_fu_204_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln55_fu_213_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln57_fu_343_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln62_3_fu_315_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln62_4_fu_326_p2">+, 0, 0, 12, 4, 3</column>
<column name="add_ln62_5_fu_337_p2">+, 0, 0, 7, 4, 4</column>
<column name="res_d0">+, 0, 0, 23, 16, 16</column>
<column name="empty_7_fu_245_p2">-, 0, 0, 12, 4, 4</column>
<column name="empty_fu_192_p2">-, 0, 0, 12, 4, 4</column>
<column name="sub_ln62_fu_271_p2">-, 0, 0, 7, 4, 4</column>
<column name="ap_condition_174">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln55_fu_198_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln57_fu_219_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="select_ln55_1_fu_251_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln55_2_fu_277_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln55_fu_225_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">14, 3, 4, 12</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 2, 4</column>
<column name="b_address0">14, 3, 4, 12</column>
<column name="i_fu_64">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_68">9, 2, 4, 8</column>
<column name="j_fu_60">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_5_reg_483">4, 0, 4, 0</column>
<column name="add_ln62_reg_523">16, 0, 16, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_64">2, 0, 2, 0</column>
<column name="icmp_ln55_reg_449">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_68">4, 0, 4, 0</column>
<column name="j_fu_60">2, 0, 2, 0</column>
<column name="reg_151">8, 0, 8, 0</column>
<column name="reg_155">8, 0, 8, 0</column>
<column name="select_ln55_2_reg_458">4, 0, 4, 0</column>
<column name="select_ln55_reg_453">2, 0, 2, 0</column>
<column name="add_ln62_5_reg_483">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="a_address1">out, 4, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="b_address1">out, 4, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
