

================================================================
== Vitis HLS Report for 'keccak_absorb_19'
================================================================
* Date:           Fri Mar 10 17:35:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.300 us|  1.300 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_36 = alloca i32 1"   --->   Operation 8 'alloca' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %m_offset"   --->   Operation 9 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_offset_cast = zext i7 %m_offset_read"   --->   Operation 10 'zext' 'm_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_36"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i3 %i_36" [dilithium2/fips202.c:416]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 16 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp_eq  i3 %i, i3 6" [dilithium2/fips202.c:416]   --->   Operation 17 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.34ns)   --->   "%i_71 = add i3 %i, i3 1" [dilithium2/fips202.c:416]   --->   Operation 18 'add' 'i_71' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split, void %if.end105" [dilithium2/fips202.c:416]   --->   Operation 19 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i" [dilithium2/fips202.c:416]   --->   Operation 20 'zext' 'zext_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3 0" [dilithium2/fips202.c:417]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %shl_ln" [dilithium2/fips202.c:31]   --->   Operation 22 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "%add_ln31 = add i8 %zext_ln31, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 23 'add' 'add_ln31' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_37 = zext i8 %add_ln31" [dilithium2/fips202.c:31]   --->   Operation 24 'zext' 'zext_ln31_37' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i8 %m, i64 0, i64 %zext_ln31_37" [dilithium2/fips202.c:31]   --->   Operation 25 'getelementptr' 'm_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%m_load = load i8 %m_addr" [dilithium2/fips202.c:31]   --->   Operation 26 'load' 'm_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_15)   --->   "%or_ln31 = or i6 %shl_ln, i6 1" [dilithium2/fips202.c:31]   --->   Operation 27 'or' 'or_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_15)   --->   "%zext_ln31_38 = zext i6 %or_ln31" [dilithium2/fips202.c:31]   --->   Operation 28 'zext' 'zext_ln31_38' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_15 = add i8 %zext_ln31_38, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 29 'add' 'add_ln31_15' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31_39 = zext i8 %add_ln31_15" [dilithium2/fips202.c:31]   --->   Operation 30 'zext' 'zext_ln31_39' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr i8 %m, i64 0, i64 %zext_ln31_39" [dilithium2/fips202.c:31]   --->   Operation 31 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%m_load_1 = load i8 %m_addr_1" [dilithium2/fips202.c:31]   --->   Operation 32 'load' 'm_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417]   --->   Operation 33 'getelementptr' 's_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 34 'load' 's_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 35 [1/1] (1.32ns)   --->   "%store_ln416 = store i3 %i_71, i3 %i_36" [dilithium2/fips202.c:416]   --->   Operation 35 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 36 [1/2] (2.77ns)   --->   "%m_load = load i8 %m_addr" [dilithium2/fips202.c:31]   --->   Operation 36 'load' 'm_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 37 [1/2] (2.77ns)   --->   "%m_load_1 = load i8 %m_addr_1" [dilithium2/fips202.c:31]   --->   Operation 37 'load' 'm_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_16)   --->   "%or_ln31_14 = or i6 %shl_ln, i6 2" [dilithium2/fips202.c:31]   --->   Operation 38 'or' 'or_ln31_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_16)   --->   "%zext_ln31_40 = zext i6 %or_ln31_14" [dilithium2/fips202.c:31]   --->   Operation 39 'zext' 'zext_ln31_40' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_16 = add i8 %zext_ln31_40, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 40 'add' 'add_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln31_41 = zext i8 %add_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 41 'zext' 'zext_ln31_41' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr i8 %m, i64 0, i64 %zext_ln31_41" [dilithium2/fips202.c:31]   --->   Operation 42 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.77ns)   --->   "%m_load_2 = load i8 %m_addr_2" [dilithium2/fips202.c:31]   --->   Operation 43 'load' 'm_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_17)   --->   "%or_ln31_15 = or i6 %shl_ln, i6 3" [dilithium2/fips202.c:31]   --->   Operation 44 'or' 'or_ln31_15' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_17)   --->   "%zext_ln31_42 = zext i6 %or_ln31_15" [dilithium2/fips202.c:31]   --->   Operation 45 'zext' 'zext_ln31_42' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_17 = add i8 %zext_ln31_42, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 46 'add' 'add_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i8 %add_ln31_17" [dilithium2/fips202.c:31]   --->   Operation 47 'zext' 'zext_ln31_43' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr i8 %m, i64 0, i64 %zext_ln31_43" [dilithium2/fips202.c:31]   --->   Operation 48 'getelementptr' 'm_addr_3' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%m_load_3 = load i8 %m_addr_3" [dilithium2/fips202.c:31]   --->   Operation 49 'load' 'm_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 50 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 50 'load' 's_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 4.43>
ST_3 : Operation 51 [1/2] (2.77ns)   --->   "%m_load_2 = load i8 %m_addr_2" [dilithium2/fips202.c:31]   --->   Operation 51 'load' 'm_load_2' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 52 [1/2] (2.77ns)   --->   "%m_load_3 = load i8 %m_addr_3" [dilithium2/fips202.c:31]   --->   Operation 52 'load' 'm_load_3' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_18)   --->   "%or_ln31_16 = or i6 %shl_ln, i6 4" [dilithium2/fips202.c:31]   --->   Operation 53 'or' 'or_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_18)   --->   "%zext_ln31_44 = zext i6 %or_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 54 'zext' 'zext_ln31_44' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_18 = add i8 %zext_ln31_44, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 55 'add' 'add_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i8 %add_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 56 'zext' 'zext_ln31_45' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr i8 %m, i64 0, i64 %zext_ln31_45" [dilithium2/fips202.c:31]   --->   Operation 57 'getelementptr' 'm_addr_4' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%m_load_4 = load i8 %m_addr_4" [dilithium2/fips202.c:31]   --->   Operation 58 'load' 'm_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_19)   --->   "%or_ln31_17 = or i6 %shl_ln, i6 5" [dilithium2/fips202.c:31]   --->   Operation 59 'or' 'or_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_19)   --->   "%zext_ln31_46 = zext i6 %or_ln31_17" [dilithium2/fips202.c:31]   --->   Operation 60 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_19 = add i8 %zext_ln31_46, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 61 'add' 'add_ln31_19' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln31_47 = zext i8 %add_ln31_19" [dilithium2/fips202.c:31]   --->   Operation 62 'zext' 'zext_ln31_47' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr i8 %m, i64 0, i64 %zext_ln31_47" [dilithium2/fips202.c:31]   --->   Operation 63 'getelementptr' 'm_addr_5' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.77ns)   --->   "%m_load_5 = load i8 %m_addr_5" [dilithium2/fips202.c:31]   --->   Operation 64 'load' 'm_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 65 [1/2] (2.77ns)   --->   "%m_load_4 = load i8 %m_addr_4" [dilithium2/fips202.c:31]   --->   Operation 65 'load' 'm_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 66 [1/2] (2.77ns)   --->   "%m_load_5 = load i8 %m_addr_5" [dilithium2/fips202.c:31]   --->   Operation 66 'load' 'm_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_20)   --->   "%or_ln31_18 = or i6 %shl_ln, i6 6" [dilithium2/fips202.c:31]   --->   Operation 67 'or' 'or_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_20)   --->   "%zext_ln31_48 = zext i6 %or_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 68 'zext' 'zext_ln31_48' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_20 = add i8 %zext_ln31_48, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 69 'add' 'add_ln31_20' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31_49 = zext i8 %add_ln31_20" [dilithium2/fips202.c:31]   --->   Operation 70 'zext' 'zext_ln31_49' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr i8 %m, i64 0, i64 %zext_ln31_49" [dilithium2/fips202.c:31]   --->   Operation 71 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.77ns)   --->   "%m_load_6 = load i8 %m_addr_6" [dilithium2/fips202.c:31]   --->   Operation 72 'load' 'm_load_6' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_21)   --->   "%or_ln31_19 = or i6 %shl_ln, i6 7" [dilithium2/fips202.c:31]   --->   Operation 73 'or' 'or_ln31_19' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_21)   --->   "%zext_ln31_50 = zext i6 %or_ln31_19" [dilithium2/fips202.c:31]   --->   Operation 74 'zext' 'zext_ln31_50' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln31_21 = add i8 %zext_ln31_50, i8 %m_offset_cast" [dilithium2/fips202.c:31]   --->   Operation 75 'add' 'add_ln31_21' <Predicate = (!icmp_ln416)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln31_51 = zext i8 %add_ln31_21" [dilithium2/fips202.c:31]   --->   Operation 76 'zext' 'zext_ln31_51' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%m_addr_7 = getelementptr i8 %m, i64 0, i64 %zext_ln31_51" [dilithium2/fips202.c:31]   --->   Operation 77 'getelementptr' 'm_addr_7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.77ns)   --->   "%m_load_7 = load i8 %m_addr_7" [dilithium2/fips202.c:31]   --->   Operation 78 'load' 'm_load_7' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386]   --->   Operation 79 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (2.77ns)   --->   "%m_load_6 = load i8 %m_addr_6" [dilithium2/fips202.c:31]   --->   Operation 80 'load' 'm_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 81 [1/2] (2.77ns)   --->   "%m_load_7 = load i8 %m_addr_7" [dilithium2/fips202.c:31]   --->   Operation 81 'load' 'm_load_7' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%r_15_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %m_load_7, i8 %m_load_6, i8 %m_load_5, i8 %m_load_4, i8 %m_load_3, i8 %m_load_2, i8 %m_load_1, i8 %m_load" [dilithium2/fips202.c:31]   --->   Operation 82 'bitconcatenate' 'r_15_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load, i64 %r_15_7" [dilithium2/fips202.c:417]   --->   Operation 83 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 84 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64" [dilithium2/fips202.c:416]   --->   Operation 85 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.43ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', dilithium2/fips202.c:416) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln31', dilithium2/fips202.c:31) [22]  (1.66 ns)
	'getelementptr' operation ('m_addr', dilithium2/fips202.c:31) [24]  (0 ns)
	'load' operation ('m_load', dilithium2/fips202.c:31) on array 'm' [25]  (2.77 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'or' operation ('or_ln31_14', dilithium2/fips202.c:31) [32]  (0 ns)
	'add' operation ('add_ln31_16', dilithium2/fips202.c:31) [34]  (1.66 ns)
	'getelementptr' operation ('m_addr_2', dilithium2/fips202.c:31) [36]  (0 ns)
	'load' operation ('m_load_2', dilithium2/fips202.c:31) on array 'm' [37]  (2.77 ns)

 <State 3>: 4.43ns
The critical path consists of the following:
	'or' operation ('or_ln31_16', dilithium2/fips202.c:31) [44]  (0 ns)
	'add' operation ('add_ln31_18', dilithium2/fips202.c:31) [46]  (1.66 ns)
	'getelementptr' operation ('m_addr_4', dilithium2/fips202.c:31) [48]  (0 ns)
	'load' operation ('m_load_4', dilithium2/fips202.c:31) on array 'm' [49]  (2.77 ns)

 <State 4>: 4.43ns
The critical path consists of the following:
	'or' operation ('or_ln31_18', dilithium2/fips202.c:31) [56]  (0 ns)
	'add' operation ('add_ln31_20', dilithium2/fips202.c:31) [58]  (1.66 ns)
	'getelementptr' operation ('m_addr_6', dilithium2/fips202.c:31) [60]  (0 ns)
	'load' operation ('m_load_6', dilithium2/fips202.c:31) on array 'm' [61]  (2.77 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'load' operation ('m_load_6', dilithium2/fips202.c:31) on array 'm' [61]  (2.77 ns)
	'xor' operation ('xor_ln417', dilithium2/fips202.c:417) [71]  (0.808 ns)
	'store' operation ('store_ln417', dilithium2/fips202.c:417) of variable 'xor_ln417', dilithium2/fips202.c:417 on array 's' [72]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
