<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 2ï¸âƒ£</h1>

<p align="center">
<img alt="week2" src="https://github.com/user-attachments/assets/your-image-id-here" width="600" />
</p>

---

<div align="center">

# ğŸš€ Week 2 â€” Functional Modeling & BabySoC Simulation

ğŸŒŸ This is **Week 2** of the **VSD RISC-V SoC Tapeout Program** â€”  
I explored **SoC fundamentals**, studied the **BabySoC architecture**,  
understood the concept of **functional modeling**,  
and performed **simulations using Icarus Verilog and GTKWave** to observe BabySoC behavior.

</div>

---

## ğŸ¯ Week 2 Objectives

âœ”ï¸ Understand **System-on-Chip (SoC) basics** ğŸ§©  
âœ”ï¸ Explore **BabySoC architecture and purpose** ğŸ¼  
âœ”ï¸ Learn **Functional Modeling concepts** before RTL/PD simulation ğŸ”  
âœ”ï¸ Set up and simulate **BabySoC testbenches** âš™ï¸  
âœ”ï¸ Use **Icarus Verilog + GTKWave** for simulation and debugging ğŸ“ˆ  
âœ”ï¸ Capture and document waveform outputs âœ…  
âœ”ï¸ Organize findings in a structured GitHub repository ğŸ“‚  

---

## âœ… Tasks Completed

| ğŸ“ Task | ğŸ“Œ Description | ğŸ¯ Status |
| --- | --- | --- |
| 1 | Studied **SoC fundamentals and components** | âœ… Done |
| 2 | Understood **BabySoC architecture and its role** | âœ… Done |
| 3 | Learned about **Functional Modeling before RTL** | âœ… Done |
| 4 | Cloned BabySoC repo & explored project files | âœ… Done |
| 5 | Compiled BabySoC design using **Icarus Verilog** | âœ… Done |
| 6 | Ran testbench simulations with `vvp` | âœ… Done |
| 7 | Viewed waveforms with **GTKWave** | âœ… Done |
| 8 | Analyzed clock, reset, and module connections | âœ… Done |
| 9 | Captured and documented simulation outputs | âœ… Done |
| 10 | Created Week-2 GitHub repository & structured content | âœ… Done |

---

## ğŸ“’ Key Learnings

### ğŸ“Œ SoC Fundamentals
- An **SoC combines CPU, memory, peripherals, and communication buses** on a single chip.
- Integrates digital logic, clocking, IO interfaces, and control logic.

### ğŸ“Œ BabySoC Overview
- A simplified SoC model used for **educational and pre-silicon design practice**.
- Helps understand the hierarchy and dataflow between CPU, memory, and peripherals.

### ğŸ“Œ Functional Modeling
- Performed *before* RTL/Physical Design to **validate logic and connectivity**.
- Simulations help catch integration issues early using testbenches.

### ğŸ“Œ Simulation Workflow
- âœ… `iverilog` used to compile Verilog + testbench  
- âœ… `vvp` to run simulation  
- âœ… `GTKWave` to analyze `.vcd` waveform output  

Captured and observed:
- âœ… Clock operation  
- âœ… Reset functionality  
- âœ… Module signal interactions  
- âœ… Internal data flow behavior  

---

## ğŸ› ï¸ Tools in Use

- **Icarus Verilog** â†’ Functional simulation ğŸ–¥ï¸  
- **GTKWave** â†’ Waveform visualization & debugging ğŸ“Š  
- **GitHub** â†’ Repository management & documentation ğŸ“‚  

---

> ğŸ’¡ â€œWeek 2 helped me understand the architectural foundation of SoC design.
From theory to functional simulation, I learned the importance of  
validating logic early using BabySoC and waveform analysis.â€  

---

## ğŸ™ Special Thanks ğŸ‘  
I sincerely thank all the organizations and mentors for shaping this journey ğŸ’¡:

- ğŸ§‘â€ğŸ« **VLSI System Design (VSD)** â€“ Kunal Ghosh  
- ğŸ¤ **Efabless** â€“ Michael Wishart & Mohamed Kassem  
- ğŸ­ **SCL (Semiconductor Laboratory)** â€“ Foundry & PDK support  
- ğŸ“ **IIT Gandhinagar (IITGN)** â€“ Training & infrastructure  
- ğŸ› ï¸ **Synopsys** â€“ Tool access via C2S program  

---
ğŸ‘‰ Main Repo Link :  
[https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program](https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program)
