
<html><head><title>Importing a SystemVerilog Package File</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175855" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Importing a SystemVerilog Package File" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175855" />
<meta name="NextFile" content="chap2_tk_Specifying_Additional_xrun_Arguments_in_SystemVerilog_Netlister.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Importing a SystemVerilog Package File" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Digital-Mixed Signal,Shadow-free,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html" title="Generating ATPG Compatible Verilog Netlists">Generating ATPG Compatible Ver ...</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_tk_Specifying_Additional_xrun_Arguments_in_SystemVerilog_Netlister.html" title="Specifying Additional xrun Arguments in SystemVerilog Netlister">Specifying Additional xrun Arg ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:tk_Importing_a_SystemVerilog_Package_File" title="Importing a SystemVerilog Package File"></a><h2>
<a id="pgfId-1123197"></a><a id="19404"></a>Importing a SystemVerilog Package File</h2>

<p>
<a id="pgfId-1123674"></a>Before you import SystemVerilog package files into your design for netlisting, ensure that your design has a package file, for example, <code>global_package.sv</code>, and a <code>systemVerilog</code> view that has imported this package file. </p>
<p>
<a id="pgfId-1123675"></a>To import a package:</p>
<ol><li>
<a id="pgfId-1123705"></a>In the Library Manager window: <ol><li>
<a id="pgfId-1125459"></a>Create a new <code>systemVerilogPackage</code> view by choosing <em>File </em>&#8211; <em>New</em> &#8211; <em>Cell View</em>. <br />
<a id="pgfId-1123928"></a>The New File form opens.</li><li>
<a id="pgfId-1123875"></a>Specify the library and cell name in their respective fields. </li><li>
<a id="pgfId-1124335"></a>In the <em>View</em> list, select <code>systemVerilogPackage</code>.</li><li>
<a id="pgfId-1123971"></a>Click <em>OK</em>. <br />
<a id="pgfId-1124371"></a>The New File form closes, and the <em>View</em> list in the Library Manager shows the new view. </li><li>
<a id="pgfId-1124318"></a>Double-click the <code>systemVerilogPackage</code> view. <br />
<a id="pgfId-1125825"></a>The view opens with an empty package module in Virtuoso Text Editor. </li></ol></li><li>
<a id="pgfId-1125652"></a>In the Virtuoso Text Editor window: <ol><li>
<a id="pgfId-1125632"></a>Choose <em>File </em>&#8211; <em>Open</em>. <br />
<a id="pgfId-1125918"></a>The Open File form opens. </li><li>
<a id="pgfId-1125949"></a>Select the <code>global_package.sv</code> package file and open it in a <em>new tab</em>. </li><li>
<a id="pgfId-1124678"></a>Copy the contents of the package file and paste them into the package module of the <code>systemVerilogPackage</code> view. </li><li>
<a id="pgfId-1124779"></a>Click the <em>Check and Save</em> button on the toolbar. <br />
<a id="pgfId-1126069"></a>Correct any errors that are reported. </li><li>
<a id="pgfId-1124833"></a>Open the <code>systemVerilog</code> view in a <em>new tab</em>. <br />
<a id="pgfId-1124928"></a>This is the view that has imported the package file. </li><li>
<a id="pgfId-1124891"></a>Click the <em>Check and Save</em> icon on the toolbar. <br />
<a id="pgfId-1126136"></a>Ensure that no errors are reported. </li></ol></li><li>
<a id="pgfId-1126331"></a>In the SystemVerilog Netlister window: <ol><li>
<a id="pgfId-1126352"></a>In the <em>Setting</em> group box, click <em>Open Option Form</em>. <br />
<a id="pgfId-1125252"></a>This opens the SystemVerilog Netlister Options form and shows the Netlister tab. </li><li>
<a id="pgfId-1125115"></a>On the Netlister page, select <em>Enable auto package importing</em>. </li><li>
<a id="pgfId-1125405"></a>Click <em>OK</em> to close the SystemVerilog Netlister Options form. </li><li>
<a id="pgfId-1126152"></a>In the Action group box, click <em>Netlist</em>. <br />
<a id="pgfId-1126519"></a>Ensure that no errors are reported. </li></ol></li></ol>












































<p>
<a id="pgfId-1134717"></a>The package file is imported into your design. </p>

<h4><em>
<a id="pgfId-1137041"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1137045"></a><h-hot><a href="chap1_tk_Launching_SystemVerilog_Netlister.html#50841">Launching SystemVerilog Netlister</a></h-hot> </p>
<p>
<a id="pgfId-1137049"></a><a href="appForms_re_SystemVerilog_Netlister_Graphical_User_Interface.html#81499">SystemVerilog Netlister Graphical User Interface</a></p>
<p>
<a id="pgfId-1137053"></a><h-hot><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#35353">SystemVerilog Netlister Options Form</a></h-hot> </p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html" id="prev" title="Generating ATPG Compatible Verilog Netlists">Generating ATPG Compatible Ver ...</a></em></b><b><em><a href="chap2_tk_Specifying_Additional_xrun_Arguments_in_SystemVerilog_Netlister.html" id="nex" title="Specifying Additional xrun Arguments in SystemVerilog Netlister">Specifying Additional xrun Arg ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>