WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1330971 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1330971 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 29646983 heartbeat IPC: 0.3373 cumulative IPC: 0.1766 (Simulation time: 00 hr 03 min 26 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 28316013 cumulative IPC: 0.1766 (Simulation time: 00 hr 03 min 26 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 28316013 cumulative IPC: 0.1766 (Simulation time: 00 hr 03 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1766 instructions: 5000002 cycles: 28316013
CPU 0 Branch Prediction Accuracy: 95.11% MPKI: 9.043 Average ROB Occupancy at Mispredict: 133.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.95
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.08

LLC TOTAL        ACCESS:     408146 HIT:     162799 MISS:     245347
LLC LOAD         ACCESS:     160318 HIT:      14644 MISS:     145674
LLC RFO          ACCESS:     100629 HIT:       3102 MISS:      97527
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     144362 HIT:     144358 MISS:          4
LLC TRANSLATION  ACCESS:       2837 HIT:        695 MISS:       2142
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 975.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1463071 HIT:    1422238 MISS:      40833
cpu0_DTLB LOAD         ACCESS:    1463071 HIT:    1422238 MISS:      40833
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 60.17 cycles
cpu0_ITLB TOTAL        ACCESS:        142 HIT:        129 MISS:         13
cpu0_ITLB LOAD         ACCESS:        142 HIT:        129 MISS:         13
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 341.5 cycles
cpu0_L1D TOTAL        ACCESS:    1850507 HIT:     747986 MISS:    1102521
cpu0_L1D LOAD         ACCESS:     942917 HIT:     367764 MISS:     575153
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     898926 HIT:     377551 MISS:     521375
cpu0_L1D TRANSLATION  ACCESS:       8664 HIT:       2671 MISS:       5993
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 202.1 cycles
cpu0_L1I TOTAL        ACCESS:        163 HIT:         70 MISS:         93
cpu0_L1I LOAD         ACCESS:        163 HIT:         70 MISS:         93
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 266.1 cycles
cpu0_L2C TOTAL        ACCESS:     414994 HIT:     151197 MISS:     263797
cpu0_L2C LOAD         ACCESS:     164908 HIT:       4590 MISS:     160318
cpu0_L2C RFO          ACCESS:     100987 HIT:        358 MISS:     100629
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     143115 HIT:     143102 MISS:         13
cpu0_L2C TRANSLATION  ACCESS:       5984 HIT:       3147 MISS:       2837
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 928.6 cycles
cpu0_STLB TOTAL        ACCESS:      12136 HIT:       3523 MISS:       8613
cpu0_STLB LOAD         ACCESS:      12136 HIT:       3523 MISS:       8613
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 332.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      74544
  ROW_BUFFER_MISS:     170782
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      18817
  FULL:     132579
