LISTING FOR LOGIC DESCRIPTION FILE: CH376_RR_2.pld                   Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Mar 26 15:41:10 2025

  1:Name            CH376;
  2:Partno          U1;
  3:Revision        04;
  4:Date            03/26/2025;
  5:Designer        Felgentreu;
  6:Company         Felge1966.;
  7:Assembly        KC87_CH376;
  8:Location        U1;
  9:Device          g20v8a;
 10:
 11:/************************************************************************/
 12:/* This device generates the chip select signals for the I/O functions. */
 13:/* It also enables the data bus transceiver for both memory and I/O     */
 14:/* write cycles.                                                        */
 15:/************************************************************************/
 16:
 17:/** Inputs **/
 18:pin [1..6] = [a2..7] ;             /* system addresses a2 - a9   */
 19:pin 7      = iorq ;               /* IORQ                       */
 20:pin 8      = rd   ;               /* on-board memory access     */
 21:pin 9      = wr   ; 
 22:pin 10     = a15   ;
 23:pin 11     = a14   ;
 24:pin 13     = a13   ;
 25:pin 14     = a12   ;
 26:pin 15     = ramon ;              /* RAM enable */
 27:pin 16     = r48k  ;              /* RAM 48K oder 32K  */
 28:pin 22     = a11   ; 
 29:pin 23     = mreq  ;              /* MREQ                       */
 30:
 31:/** Outputs **/
 32:pin 17     = csram ;              /* CS vom ROM U3 */
 33:pin 21     = csrom ;              /* CS vom ROM U2 */
 34:pin 20     = csch376 ;            /*  CS vom CH376  */
 35:
 36:/** Declarations and Intermediate Variable Definitions  **/
 37:
 38:field   memaddr    = [a11..15];
 39:rom_eqn          = memaddr:[C000..E7FF] ; 
 40:ram1_eqn         = memaddr:[4000..7FFF] ;
 41:ram2_eqn         = memaddr:[8000..BFFF] ;
 42:csrom            = !mreq & rom_eqn;
 43:ram1             = !mreq & ram1_eqn & ramon ;
 44:ram2             = !mreq & ram2_eqn & ramon ;
 45:csram            = ram1 # ram2 ;
 46:
 47:field   ioaddr   = [a2..7] ; 
 48:ch376_eqn        = ioaddr:[28..29]; 
 49:csch376          = ch376_eqn & !iorq & (!rd # !wr) ;
 50:



Jedec Fuse Checksum       (5cb2)
Jedec Transmit Checksum   (199c)
