// Seed: 3757960210
module module_0;
  assign id_1 = 1 - id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output tri   id_2
);
  assign id_0 = id_4;
  module_0 modCall_1 ();
  always $display(id_4);
  wire id_5;
endmodule
module module_2 (
    output supply0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6
);
  tri0 id_8, id_9, id_10;
  parameter id_11 = -1;
  logic [7:0][1] id_12 (
      id_8,
      1
  );
  module_0 modCall_1 ();
endmodule
