# Reading D:/QuatusPrime/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuatusPrime/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:22 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:00:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:22 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 11:00:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:22 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 11:00:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:22 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 11:00:22 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:23 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:00:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/Bus.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:23 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/Bus.sv 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 11:00:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:23 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:00:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/AddressCalculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:23 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/AddressCalculator.sv 
# -- Compiling module AddressCalculator
# 
# Top level modules:
# 	AddressCalculator
# End time: 11:00:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:23 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 11:00:23 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:23 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 11:00:24 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:24 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 11:00:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:24 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 11:00:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:24 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 11:00:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:24 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 11:00:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:24 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 11:00:25 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:25 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 11:00:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/11870/Desktop/Lab6_1 {C:/Users/11870/Desktop/Lab6_1/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:25 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/11870/Desktop/Lab6_1" C:/Users/11870/Desktop/Lab6_1/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 11:00:25 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 11:00:25 on Nov 11,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.Register
# Loading work.HexDriver
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.Bus
# Loading work.PC
# Loading work.RegisterFile
# Loading work.NZP
# Loading work.ALU
# Loading work.AddressCalculator
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/Users/11870/Desktop/Lab6_1/RegisterFile.sv(76): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/RF_inst
# ** Warning: (vsim-8315) C:/Users/11870/Desktop/Lab6_1/RegisterFile.sv(62): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_week2/test/my_slc/RF_inst
# End time: 14:28:03 on Nov 11,2020, Elapsed time: 3:27:38
# Errors: 0, Warnings: 2
