<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/cc26x0/include/cc26x0_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a95cda937068b4ab7a9996f58570f0d2.html">cc26x0</a></li><li class="navelem"><a class="el" href="dir_f06aa3c7ce67a8f21ea80958965a5d60.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cc26x0_uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc26x0__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2016 Leon George</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef CC26x0_UART_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define CC26x0_UART_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc26x0_8h.html">cc26x0.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaa501d94aad5260161a3f0b89ec827e92">   27</a></span>&#160;<span class="preprocessor">#define UART_BASE       (0x40001000) </span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structuart__regs__t.html">   32</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#ad85786b025dabe5ebf65437476df14c4">   33</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#ad85786b025dabe5ebf65437476df14c4">DR</a>; </div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#afc23ac0d5d1437914573e7479558e21f">   35</a></span>&#160;        <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#afc23ac0d5d1437914573e7479558e21f">RSR</a>; </div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a7d4b151767869a99d343356cd2768347">   36</a></span>&#160;        <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a7d4b151767869a99d343356cd2768347">ECR</a>; </div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    };</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#aff05da3d32a763ecd86321f3ce99508c">   38</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> __reserved1[4]; </div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a51a8b4e1260277082ab497cb559a0d62">   39</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a51a8b4e1260277082ab497cb559a0d62">FR</a>; </div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#ae2c25498b07d518c75b5b522db221103">   40</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> __reserved2[2]; </div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#abd5bf6931c3ce48c5a83ba5be1683bea">   41</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#abd5bf6931c3ce48c5a83ba5be1683bea">IBRD</a>; </div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a0b1db37e87b0abeeaec750b31693e19e">   42</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a0b1db37e87b0abeeaec750b31693e19e">FBRD</a>; </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a2f4810ad9f04c98e7c7e880239fb3c4d">   43</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a2f4810ad9f04c98e7c7e880239fb3c4d">LCRH</a>; </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#afbca3ef5a7798774341fd38bd962830f">   44</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#afbca3ef5a7798774341fd38bd962830f">CTL</a>; </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a21f396ca2b3b268a248613e75ca43aec">   45</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a21f396ca2b3b268a248613e75ca43aec">IFLS</a>; </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a1aadcba14f8a528c7498d7d460a063cd">   46</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a1aadcba14f8a528c7498d7d460a063cd">IMSC</a>; </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a14051104ad83a6a148973ca6ee736315">   47</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a14051104ad83a6a148973ca6ee736315">RIS</a>; </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a829234d4e1e71a4e93e31a3c1e2ea56b">   48</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a829234d4e1e71a4e93e31a3c1e2ea56b">MIS</a>; </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a886cae382953db81e5ef4ad74bc5e4ab">   49</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a886cae382953db81e5ef4ad74bc5e4ab">ICR</a>; </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structuart__regs__t.html#a7fa7429d7423a720a3663f9fea6cf597">   50</a></span>&#160;    <a class="code" href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code" href="structuart__regs__t.html#a7fa7429d7423a720a3663f9fea6cf597">DMACTL</a>; </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;} <a class="code" href="structuart__regs__t.html">uart_regs_t</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga7094d4dad011a96622d9ae4d9c4a491f">   57</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_mask       0xFF</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga759524d95ccfeb42ae6973ef1e727e92">   58</a></span>&#160;<span class="preprocessor">#define UART_DR_FE              0x100</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3ce57f5f6c7670322e73a4156223a03c">   59</a></span>&#160;<span class="preprocessor">#define UART_DR_PE              0x200</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga8abd67385293e64f5736e5faddc68909">   60</a></span>&#160;<span class="preprocessor">#define UART_DR_BE              0x400</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaddc33d9ca903b5498498845fedcc2406">   61</a></span>&#160;<span class="preprocessor">#define UART_DR_OE              0x800</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaec82766aab21d63699124a51321e3338">   63</a></span>&#160;<span class="preprocessor">#define UART_ECR_FE             0x1</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaf6fc535899592c587bb1928652cf23f7">   64</a></span>&#160;<span class="preprocessor">#define UART_ECR_PE             0x2</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga569f917039cac70a8025b01a10a50336">   65</a></span>&#160;<span class="preprocessor">#define UART_ECR_BE             0x4</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gac4632898178edfb6ad83501d557f9e08">   66</a></span>&#160;<span class="preprocessor">#define UART_ECR_OE             0x8</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3f708d80e15117726f4faf915fc8c349">   68</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS             0x1</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga39a3e9403d1914dba75ca838fdc73364">   69</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY            0x4</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga9ba067e6425a6c5b5aca79874c549364">   70</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE            0x10</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga2f6a08ae8a3005e737005cbd607081b1">   71</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF            0x20</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga842ff6a0449123ede0b5b93425ce902c">   72</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF            0x40</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga08ea2055746abf83b7336ae08dd1c92d">   73</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE            0x80</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaf1d5a9b375d10c260bf2e7b85bcbfe0b">   75</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN           0x1</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaff1a8a6c54483dbf84d1902397d47b7b">   76</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS           0x2</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3fc632f5652ffdbd5bcfb12f1d75a789">   77</a></span>&#160;<span class="preprocessor">#define UART_LCRH_RXFE          0x4</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3aa637fc03bb39a175932d19c48e2e5b">   78</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2          0x8</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gac63fc7bdadb98a24125de76e1468510e">   79</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN           0x10</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga420e182185ee39d79f00561ca169c3ab">   80</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_mask     0x60</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga2b26de9efce73ee468f7060ef685bf85">   81</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_5        0x0</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga6458da85c7d1c15e3f1b6a70893ab906">   82</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_6        0x20</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3c312edc8c30df376cbb7a702d799c12">   83</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_7        0x40</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gae0e27af519dfbffe6d6a50942bdf30f7">   84</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_8        0x60</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga44c6291aea20dfcb8d75fc9d47c1ee10">   85</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS           0x80</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3d170d515d0d3082a4a4720c2a8c4fde">   87</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN         0x1</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gad6ac64f4d5b8d6377bfd1d3799813710">   88</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE            0x80</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gac81859db681e3918f88e0f7aea596a06">   89</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE            0x100</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga4d522022557e403572e518db25b3cf5c">   90</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE            0x200</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gabfa4cdce464b8d60caafc85a577cc2d4">   91</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTS            0x800</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga75a515e952135c324c71b86c1c39991c">   92</a></span>&#160;<span class="preprocessor">#define UART_CTL_RTSEN          0x4000</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga25c8b58bfb4a36de3f897c2863888856">   93</a></span>&#160;<span class="preprocessor">#define UART_CTL_CTSEN          0x8000</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga4aac427fbd6f76a233e0701d0a5f3661">   95</a></span>&#160;<span class="preprocessor">#define UART_MIS_CTSMMIS        0x1</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga51ffb88d9f19dcc1852cdd09cae56a49">   96</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS          0x10</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga60d34063d4ba4c39b7068b4211a5fb65">   97</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS          0x20</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga204c9da24bd07516220e8d42604e0fbc">   98</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS          0x40</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga78e27e0733dcfe5b63508668d8f16003">   99</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS          0x80</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga7a673bd27ed474a3a027a064f7e085c3">  100</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS          0x100</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaa556f30b086326cae5664fcd21828f89">  101</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS          0x200</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaedbd4da61074ef1d9dca18fab28e759a">  102</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS          0x400</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga92ff020afe477f74686ec7e77624bf4b">  104</a></span>&#160;<span class="preprocessor">#define UART_IMSC_CTSMIM        0x2</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gabbd1a425243b2f1cd67c5781583f34a8">  105</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RXIM          0x10</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga4c95d9f8ca0c728e96c02dd1c4a7b258">  106</a></span>&#160;<span class="preprocessor">#define UART_IMSC_TXIM          0x20</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga7fbf9455747c69d628a31bc9ca7b517f">  107</a></span>&#160;<span class="preprocessor">#define UART_IMSC_RTIM          0x40</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaac22c6eaf32b1b65d7db7a552345e126">  108</a></span>&#160;<span class="preprocessor">#define UART_IMSC_FEIM          0x80</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaf93837c0bd4978984a23d4c0269db31d">  109</a></span>&#160;<span class="preprocessor">#define UART_IMSC_PEIM          0x100</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga460bf0728532b13d57b14046aea6900b">  110</a></span>&#160;<span class="preprocessor">#define UART_IMSC_BEIM          0x200</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gac1c5a48d2e95ddfcf49d53ef66c60cf6">  111</a></span>&#160;<span class="preprocessor">#define UART_IMSC_OEIM          0x400</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga959371528e09c7d6613d1c0651d3a8af">  113</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_1_8     0x0</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga6717fa833b243b5a18608ec1f229e6a7">  114</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_2_8     0x1</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaa4758eaa7392dcccea0328e3ac9c34a4">  115</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_4_8     0x2</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga0ff2c9be6e714713eef7775f268c99a4">  116</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_6_8     0x3</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga37b4906e2a6fb85bb6bc500252e25c3b">  117</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TXSEL_7_8     0x4</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaa5a10e1f337146b82808d964a35edbee">  119</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_1_8     0x0</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga32edac3a3f2bf737f082131901da118d">  120</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_2_8     0x8</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga6ea57687f0d1eaea6480d3de88a84147">  121</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_4_8     0x10</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga21cfe2a54c41e7e6c0aa6d6a1bcd9591">  122</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_6_8     0x18</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#ga3a81e5b56112aaa39160feac2d37e407">  123</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RXSEL_7_8     0x20</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__cpu__cc26x0__definitions.html#gaf7cb12b462b4594bd759d1b4e241ec4c">  126</a></span>&#160;<span class="preprocessor">#define UART ((uart_regs_t *) (UART_BASE)) </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <span class="comment">/* end extern &quot;C&quot; */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CC26x8_UART_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="ttc" id="structuart__regs__t_html_a21f396ca2b3b268a248613e75ca43aec"><div class="ttname"><a href="structuart__regs__t.html#a21f396ca2b3b268a248613e75ca43aec">uart_regs_t::IFLS</a></div><div class="ttdeci">reg32_t IFLS</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00045">cc26x0_uart.h:45</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a2f4810ad9f04c98e7c7e880239fb3c4d"><div class="ttname"><a href="structuart__regs__t.html#a2f4810ad9f04c98e7c7e880239fb3c4d">uart_regs_t::LCRH</a></div><div class="ttdeci">reg32_t LCRH</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00043">cc26x0_uart.h:43</a></div></div>
<div class="ttc" id="structuart__regs__t_html"><div class="ttname"><a href="structuart__regs__t.html">uart_regs_t</a></div><div class="ttdoc">UART component registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00032">cc26x0_uart.h:32</a></div></div>
<div class="ttc" id="structuart__regs__t_html_afc23ac0d5d1437914573e7479558e21f"><div class="ttname"><a href="structuart__regs__t.html#afc23ac0d5d1437914573e7479558e21f">uart_regs_t::RSR</a></div><div class="ttdeci">reg32_t RSR</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00035">cc26x0_uart.h:35</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a7d4b151767869a99d343356cd2768347"><div class="ttname"><a href="structuart__regs__t.html#a7d4b151767869a99d343356cd2768347">uart_regs_t::ECR</a></div><div class="ttdeci">reg32_t ECR</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00036">cc26x0_uart.h:36</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a1aadcba14f8a528c7498d7d460a063cd"><div class="ttname"><a href="structuart__regs__t.html#a1aadcba14f8a528c7498d7d460a063cd">uart_regs_t::IMSC</a></div><div class="ttdeci">reg32_t IMSC</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00046">cc26x0_uart.h:46</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a14051104ad83a6a148973ca6ee736315"><div class="ttname"><a href="structuart__regs__t.html#a14051104ad83a6a148973ca6ee736315">uart_regs_t::RIS</a></div><div class="ttdeci">reg32_t RIS</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00047">cc26x0_uart.h:47</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a886cae382953db81e5ef4ad74bc5e4ab"><div class="ttname"><a href="structuart__regs__t.html#a886cae382953db81e5ef4ad74bc5e4ab">uart_regs_t::ICR</a></div><div class="ttdeci">reg32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00049">cc26x0_uart.h:49</a></div></div>
<div class="ttc" id="structuart__regs__t_html_afbca3ef5a7798774341fd38bd962830f"><div class="ttname"><a href="structuart__regs__t.html#afbca3ef5a7798774341fd38bd962830f">uart_regs_t::CTL</a></div><div class="ttdeci">reg32_t CTL</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00044">cc26x0_uart.h:44</a></div></div>
<div class="ttc" id="group___c_c26x0__cmsis_html_ga0e1b07bbc5af28a654767bb3dfb132ad"><div class="ttname"><a href="group___c_c26x0__cmsis.html#ga0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a></div><div class="ttdeci">volatile uint32_t reg32_t</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0_8h_source.html#l00029">cc26x0.h:29</a></div></div>
<div class="ttc" id="structuart__regs__t_html_ad85786b025dabe5ebf65437476df14c4"><div class="ttname"><a href="structuart__regs__t.html#ad85786b025dabe5ebf65437476df14c4">uart_regs_t::DR</a></div><div class="ttdeci">reg32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00033">cc26x0_uart.h:33</a></div></div>
<div class="ttc" id="structuart__regs__t_html_abd5bf6931c3ce48c5a83ba5be1683bea"><div class="ttname"><a href="structuart__regs__t.html#abd5bf6931c3ce48c5a83ba5be1683bea">uart_regs_t::IBRD</a></div><div class="ttdeci">reg32_t IBRD</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00041">cc26x0_uart.h:41</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a51a8b4e1260277082ab497cb559a0d62"><div class="ttname"><a href="structuart__regs__t.html#a51a8b4e1260277082ab497cb559a0d62">uart_regs_t::FR</a></div><div class="ttdeci">reg32_t FR</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00039">cc26x0_uart.h:39</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a7fa7429d7423a720a3663f9fea6cf597"><div class="ttname"><a href="structuart__regs__t.html#a7fa7429d7423a720a3663f9fea6cf597">uart_regs_t::DMACTL</a></div><div class="ttdeci">reg32_t DMACTL</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00050">cc26x0_uart.h:50</a></div></div>
<div class="ttc" id="structuart__regs__t_html_a829234d4e1e71a4e93e31a3c1e2ea56b"><div class="ttname"><a href="structuart__regs__t.html#a829234d4e1e71a4e93e31a3c1e2ea56b">uart_regs_t::MIS</a></div><div class="ttdeci">reg32_t MIS</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00048">cc26x0_uart.h:48</a></div></div>
<div class="ttc" id="cc26x0_8h_html"><div class="ttname"><a href="cc26x0_8h.html">cc26x0.h</a></div><div class="ttdoc">CC26x0 MCU interrupt definitions. </div></div>
<div class="ttc" id="structuart__regs__t_html_a0b1db37e87b0abeeaec750b31693e19e"><div class="ttname"><a href="structuart__regs__t.html#a0b1db37e87b0abeeaec750b31693e19e">uart_regs_t::FBRD</a></div><div class="ttdeci">reg32_t FBRD</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00042">cc26x0_uart.h:42</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:59 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
