
---------- Begin Simulation Statistics ----------
final_tick                               167392101000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717232                       # Number of bytes of host memory used
host_op_rate                                   323292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   309.94                       # Real time elapsed on the host
host_tick_rate                              540086723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167392                       # Number of seconds simulated
sim_ticks                                167392101000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568480                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113226                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635523                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             794                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389841                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66031                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673921                       # CPI: cycles per instruction
system.cpu.discardedOps                        197055                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628231                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485259                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033589                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34169151                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597400                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167392101                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133222950                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369163                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1074334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2149361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            480                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111225                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56798                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136234                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19991360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19991360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201140                       # Request fanout histogram
system.membus.respLayer1.occupancy         1087183000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           814063000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            669243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1102472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          140047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           405786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          405786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       668486                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3222560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3224390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    132193216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              132261888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168503                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7118400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1243532                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000938                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1242365     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1167      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1243532                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4132487000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3222820995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               873794                       # number of demand (read+write) hits
system.l2.demand_hits::total                   873884                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              873794                       # number of overall hits
system.l2.overall_hits::total                  873884                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200478                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201145                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            200478                       # number of overall misses
system.l2.overall_misses::total                201145                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20911736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20977719000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65983000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20911736000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20977719000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1074272                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1075029                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1074272                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1075029                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186618                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187107                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186618                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187107                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98925.037481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104309.380580                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104291.526014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98925.037481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104309.380580                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104291.526014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111225                       # number of writebacks
system.l2.writebacks::total                    111225                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16901865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16954508000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16901865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16954508000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187102                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78925.037481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84309.932011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84292.075172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78925.037481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84309.932011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84292.075172                       # average overall mshr miss latency
system.l2.replacements                         168503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       991247                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           991247                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       991247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       991247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            269552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                269552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136234                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14496418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14496418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        405786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            405786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.335729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106408.224085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106408.224085                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11771738000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11771738000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.335729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86408.224085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86408.224085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98925.037481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98925.037481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78925.037481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78925.037481                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        604242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            604242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6415318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6415318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       668486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        668486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.096104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.096104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99858.632713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99858.632713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5130127000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5130127000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.096096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.096096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79860.007161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79860.007161                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32179.718937                       # Cycle average of tags in use
system.l2.tags.total_refs                     2148671                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.675512                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.343580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.366904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32053.008453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982047                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7917                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17390679                       # Number of tag accesses
system.l2.tags.data_accesses                 17390679                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12830272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12872960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7118400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7118400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          76648013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76903031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42525304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42525304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42525304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         76648013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119428336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006340844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6620                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6620                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              547554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104704                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111225                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2838631250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6609275000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14115.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32865.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131126                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.048527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.333872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.226229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77823     69.72%     69.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11232     10.06%     79.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5420      4.86%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1496      1.34%     85.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8637      7.74%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          674      0.60%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          447      0.40%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          470      0.42%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5430      4.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.376435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.875997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.737736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6452     97.46%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.56%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6620                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.797432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.767725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4004     60.48%     60.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.68%     62.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2366     35.74%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              122      1.84%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.23%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6620                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12870464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7116736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12872960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7118400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        76.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  167392001000                       # Total gap between requests
system.mem_ctrls.avgGap                     535885.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12827776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7116736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255018.007092222368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76633102.299134179950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42515363.374284908175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18397750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6590877250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3941607366250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27582.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32876.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35438142.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            398761860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            211939365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720418860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290607840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13213530720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34202002980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35476880160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84514141785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.887275                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91871332250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5589480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69931288750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            398283480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            211692690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715442280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          289850940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13213530720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34142849520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35526693600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84498343230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.792895                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92001134750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5589480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69801486250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198931                       # number of overall hits
system.cpu.icache.overall_hits::total        10198931                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71698000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71698000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71698000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71698000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199688                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94713.342140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94713.342140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94713.342140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94713.342140                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70184000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70184000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92713.342140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92713.342140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92713.342140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92713.342140                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198931                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94713.342140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94713.342140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92713.342140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92713.342140                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.180943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13473.828269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.180943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711291                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711291                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20400133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20400133                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51037458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51037458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51037877                       # number of overall hits
system.cpu.dcache.overall_hits::total        51037877                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1120505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1120505                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1128505                       # number of overall misses
system.cpu.dcache.overall_misses::total       1128505                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45388797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45388797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45388797000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45388797000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52157963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52157963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52166382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52166382                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021483                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021633                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40507.447089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40507.447089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40220.288789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40220.288789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3411                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.662562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       991247                       # number of writebacks
system.cpu.dcache.writebacks::total            991247                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1066272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1066272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1074267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1074267                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41699319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41699319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42524943999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42524943999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020443                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39107.581368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39107.581368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39585.078941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39585.078941                       # average overall mshr miss latency
system.cpu.dcache.replacements                1074016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40518954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40518954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       660830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        660830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21645583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21645583000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41179784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41179784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32755.145801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32755.145801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       660486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       660486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20309201000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20309201000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30748.874314                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30748.874314                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10518504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10518504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       459675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       459675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23743214000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23743214000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51652.175994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51652.175994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21390118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21390118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52712.804286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52712.804286                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          419                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           419                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950232                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950232                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    825624999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    825624999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949638                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949638                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103267.667167                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103267.667167                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       337000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       337000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        67400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65400                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65400                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.464815                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52112220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1074272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.509335                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.464815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105407188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105407188                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167392101000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
