Full_Adder.versim_xlate -- generated only for ProjNav status tracking
Simulation Model Target: Generic_Verilog
