/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [30:0] celloutsig_0_6z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[89] ^ in_data[6];
  assign celloutsig_0_5z = celloutsig_0_3z[5] ^ celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[181] ^ in_data[132];
  assign celloutsig_1_3z = celloutsig_1_2z[9] ^ celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_3z ^ celloutsig_1_7z[0];
  assign celloutsig_1_12z = celloutsig_1_2z[17] ^ celloutsig_1_0z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_60z[2:1], celloutsig_0_16z };
  always_ff @(posedge out_data[134], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_4z[0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:2], celloutsig_0_0z } / { 1'h1, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_1z[9:1] / { 1'h1, celloutsig_1_2z[7:0] };
  assign celloutsig_0_1z = in_data[69:63] / { 1'h1, in_data[88:84], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z[16:14], celloutsig_1_0z } >= celloutsig_1_1z[8:5];
  assign celloutsig_0_2z = { in_data[78:75], celloutsig_0_0z } >= in_data[57:53];
  assign celloutsig_0_11z = ! { celloutsig_0_6z[12:7], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_18z = ! celloutsig_0_9z;
  assign celloutsig_0_6z = - { celloutsig_0_4z[3:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_13z = - { in_data[107:105], celloutsig_1_12z };
  assign celloutsig_1_19z = - { in_data[114:108], celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_25z = - celloutsig_0_20z[8:1];
  assign celloutsig_0_3z = ~ { in_data[66], celloutsig_0_1z };
  assign celloutsig_0_60z = ~ celloutsig_0_9z;
  assign celloutsig_1_2z = ~ { in_data[144:137], celloutsig_1_1z };
  assign celloutsig_0_20z = ~ { celloutsig_0_8z[3], _01_ };
  assign celloutsig_0_23z = ~ { _01_[5], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_29z = ~ { celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_82z = ~^ { _00_[1], celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_0_83z = ~^ celloutsig_0_20z[12:8];
  assign celloutsig_1_5z = ~^ { in_data[188:164], celloutsig_1_3z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_8z[5], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[62:59];
  assign celloutsig_1_1z = { in_data[144:134], celloutsig_1_0z } >> { in_data[156:146], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_6z[3:1] >> { celloutsig_0_8z[3], celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_1_11z[5], celloutsig_1_11z[8:7], celloutsig_1_11z[2], celloutsig_1_11z[4] } = ~ { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_0z };
  assign { out_data[132], out_data[134], out_data[129], out_data[131] } = ~ { celloutsig_1_11z[5], celloutsig_1_11z[7], celloutsig_1_11z[2], celloutsig_1_11z[4] };
  assign { celloutsig_1_11z[6], celloutsig_1_11z[3], celloutsig_1_11z[1:0] } = { celloutsig_1_11z[7], celloutsig_1_11z[4], celloutsig_1_11z[7], celloutsig_1_11z[4] };
  assign { out_data[133], out_data[130], out_data[128], out_data[107:96], out_data[32], out_data[0] } = { out_data[134], out_data[131], out_data[134], celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
