Classic Timing Analyzer report for DE2_TV
Wed Jun 20 13:24:24 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
  7. Clock Setup: 'OSC_50'
  8. Clock Setup: 'TD_CLK'
  9. Clock Setup: 'OSC_27'
 10. Clock Setup: 'TD_HS'
 11. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 12. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 13. Clock Hold: 'OSC_50'
 14. Clock Hold: 'TD_CLK'
 15. Clock Hold: 'OSC_27'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                               ; To                                              ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A       ; None                             ; 6.598 ns                         ; DRAM_DQ[11]                                                                                                                        ; Sdram_Control_4Port:u6|mDATAOUT[11]             ; --                                                                        ; OSC_27                                                                    ; 0            ;
; Worst-case tco                                                                           ; N/A       ; None                             ; 16.039 ns                        ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                   ; I2C_SCLK                                        ; OSC_50                                                                    ; --                                                                        ; 0            ;
; Worst-case tpd                                                                           ; N/A       ; None                             ; 10.855 ns                        ; DPDT_SW[14]                                                                                                                        ; HEX3[6]                                         ; --                                                                        ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                             ; -0.517 ns                        ; KEY[0]                                                                                                                             ; I2C_AV_Config:u1|mI2C_DATA[22]                  ; --                                                                        ; OSC_50                                                                    ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 2.791 ns  ; 108.00 MHz ( period = 9.259 ns ) ; 154.61 MHz ( period = 6.468 ns ) ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]    ; Sdram_Control_4Port:u6|mADDR[21]                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'OSC_27'                                                                    ; 6.989 ns  ; 27.00 MHz ( period = 37.037 ns ) ; 43.37 MHz ( period = 23.060 ns ) ; VGA_Ctrl:u9|V_Cont[7]                                                                                                              ; YUV422_to_444:u7|mCr[6]                         ; OSC_27                                                                    ; OSC_27                                                                    ; 0            ;
; Clock Setup: 'OSC_50'                                                                    ; 14.881 ns ; 50.00 MHz ( period = 20.000 ns ) ; 195.35 MHz ( period = 5.119 ns ) ; Reset_Delay:u3|Cont[7]                                                                                                             ; Reset_Delay:u3|Cont[1]                          ; OSC_50                                                                    ; OSC_50                                                                    ; 0            ;
; Clock Setup: 'TD_CLK'                                                                    ; 24.157 ns ; 27.00 MHz ( period = 37.037 ns ) ; 77.64 MHz ( period = 12.880 ns ) ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1] ; ITU_656_Decoder:u4|Data_Valid                   ; TD_CLK                                                                    ; TD_CLK                                                                    ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2' ; 50.620 ns ; 18.62 MHz ( period = 53.703 ns ) ; 324.36 MHz ( period = 3.083 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[3]                                                                                                       ; AUDIO_DAC:u12|LRCK_1X_DIV[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Setup: 'TD_HS'                                                                     ; N/A       ; None                             ; 302.94 MHz ( period = 3.301 ns ) ; TD_Detect:u2|Stable_Cont[0]                                                                                                        ; TD_Detect:u2|TD_Stable                          ; TD_HS                                                                     ; TD_HS                                                                     ; 0            ;
; Clock Hold: 'TD_CLK'                                                                     ; 0.367 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; ITU_656_Decoder:u4|Cb[4]                                                                                                           ; ITU_656_Decoder:u4|YCbCr[4]                     ; TD_CLK                                                                    ; TD_CLK                                                                    ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 108.00 MHz ( period = 9.259 ns ) ; N/A                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                    ; Sdram_Control_4Port:u6|command:command1|rw_flag ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'  ; 0.391 ns  ; 18.62 MHz ( period = 53.703 ns ) ; N/A                              ; AUDIO_DAC:u12|BCK_DIV[2]                                                                                                           ; AUDIO_DAC:u12|BCK_DIV[2]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'OSC_50'                                                                     ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                            ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK         ; OSC_50                                                                    ; OSC_50                                                                    ; 0            ;
; Clock Hold: 'OSC_27'                                                                     ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; VGA_Ctrl:u9|oVGA_VS                                                                                                                ; VGA_Ctrl:u9|oVGA_VS                             ; OSC_27                                                                    ; OSC_27                                                                    ; 0            ;
; Total number of failed paths                                                             ;           ;                                  ;                                  ;                                                                                                                                    ;                                                 ;                                                                           ;                                                                           ; 0            ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                              ;
+-------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                       ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+
; Device Name                                           ; EP2C35F672C6       ;                 ;                          ;             ;
; Timing Models                                         ; Final              ;                 ;                          ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                          ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                          ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                          ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                          ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                          ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                          ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                          ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                          ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                          ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                          ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                          ;             ;
; Number of paths to report                             ; 200                ;                 ;                          ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                          ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                          ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                          ;             ;
; Clock Settings                                        ; DLY0               ;                 ; DLY0                     ;             ;
; Clock Settings                                        ; OSC_50             ;                 ; OSC_50                   ;             ;
; Clock Settings                                        ; TD_CLK             ;                 ; TD_CLK                   ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a  ; dcfifo_a3o1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ; dcfifo_a3o1 ;
+-------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output    ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_27   ; 4                     ; 1                   ; -2.384 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output    ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_27   ; 4                     ; 1                   ; -5.393 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;                    ; PLL output    ; 18.62 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_27   ; 20                    ; 29                  ; -2.384 ns ;              ;
; OSC_50                                                                    ; OSC_50             ; User Pin      ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; Reset_Delay:u3|oRST_0                                                     ; DLY0               ; Internal Node ; 0.0 MHz          ; 0.000 ns      ; 0.000 ns     ; OSC_50   ; 1                     ; 16384               ; 2.948 ns  ;              ;
; TD_CLK                                                                    ; TD_CLK             ; User Pin      ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; OSC_27                                                                    ;                    ; User Pin      ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; TD_HS                                                                     ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.791 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.275 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.825 ns                                ; 155.42 MHz ( period = 6.434 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.241 ns                ;
; 2.832 ns                                ; 155.59 MHz ( period = 6.427 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.036 ns                  ; 6.204 ns                ;
; 2.868 ns                                ; 156.47 MHz ( period = 6.391 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.055 ns                  ; 6.187 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.023 ns                                ; 160.36 MHz ( period = 6.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.043 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 6.009 ns                ;
; 3.064 ns                                ; 161.42 MHz ( period = 6.195 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.036 ns                  ; 5.972 ns                ;
; 3.100 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.055 ns                  ; 5.955 ns                ;
; 3.152 ns                                ; 163.75 MHz ( period = 6.107 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.909 ns                ;
; 3.152 ns                                ; 163.75 MHz ( period = 6.107 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.909 ns                ;
; 3.152 ns                                ; 163.75 MHz ( period = 6.107 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.909 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.248 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.803 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.282 ns                                ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.769 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.310 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.741 ns                ;
; 3.325 ns                                ; 168.52 MHz ( period = 5.934 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.715 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.331 ns                                ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.720 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.344 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.707 ns                ;
; 3.351 ns                                ; 169.26 MHz ( period = 5.908 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.021 ns                  ; 5.670 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.365 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.686 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.673 ns                ;
; 3.384 ns                                ; 170.21 MHz ( period = 5.875 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.677 ns                ;
; 3.384 ns                                ; 170.21 MHz ( period = 5.875 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.677 ns                ;
; 3.384 ns                                ; 170.21 MHz ( period = 5.875 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.677 ns                ;
; 3.387 ns                                ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.653 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.391 ns                                ; 170.42 MHz ( period = 5.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.660 ns                ;
; 3.408 ns                                ; 170.91 MHz ( period = 5.851 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.632 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.411 ns                                ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.640 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.639 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.425 ns                                ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.626 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.438 ns                                ; 171.79 MHz ( period = 5.821 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.613 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.445 ns                                ; 172.00 MHz ( period = 5.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.606 ns                ;
; 3.455 ns                                ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.585 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.465 ns                                ; 172.59 MHz ( period = 5.794 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.600 ns                ;
; 3.468 ns                                ; 172.68 MHz ( period = 5.791 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.572 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.470 ns                                ; 172.74 MHz ( period = 5.789 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.596 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.579 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.474 ns                                ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.592 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.040 ns                  ; 5.552 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.499 ns                                ; 173.61 MHz ( period = 5.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.065 ns                  ; 5.566 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.504 ns                                ; 173.76 MHz ( period = 5.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.562 ns                ;
; 3.506 ns                                ; 173.82 MHz ( period = 5.753 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.035 ns                  ; 5.529 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.508 ns                                ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 5.558 ns                ;
; 3.510 ns                                ; 173.94 MHz ( period = 5.749 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.541 ns                ;
; 3.510 ns                                ; 173.94 MHz ( period = 5.749 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.051 ns                  ; 5.541 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                   ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                          ;
+-----------+---------------------------------------------+------------------------------+------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                         ; To                           ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+------------------------------+------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.620 ns ; 324.36 MHz ( period = 3.083 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.869 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.659 ns ; 328.52 MHz ( period = 3.044 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.830 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.794 ns ; 343.76 MHz ( period = 2.909 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.695 ns                ;
; 50.883 ns ; 354.61 MHz ( period = 2.820 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.606 ns                ;
; 50.922 ns ; 359.58 MHz ( period = 2.781 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.567 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 50.943 ns ; 362.32 MHz ( period = 2.760 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.546 ns                ;
; 51.057 ns ; 377.93 MHz ( period = 2.646 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.432 ns                ;
; 51.206 ns ; 400.48 MHz ( period = 2.497 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.283 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.463 ns ; 446.43 MHz ( period = 2.240 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 2.026 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.596 ns ; 474.61 MHz ( period = 2.107 ns )            ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.893 ns                ;
; 51.726 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.763 ns                ;
; 51.859 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.630 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 51.975 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.514 ns                ;
; 52.082 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.407 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.135 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.354 ns                ;
; 52.238 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.251 ns                ;
; 52.241 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.248 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.264 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.225 ns                ;
; 52.398 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 1.091 ns                ;
; 52.527 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.962 ns                ;
; 52.623 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.866 ns                ;
; 52.623 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.866 ns                ;
; 52.667 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.822 ns                ;
; 52.669 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.820 ns                ;
; 52.698 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.791 ns                ;
; 52.930 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.559 ns                ;
; 52.930 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.559 ns                ;
; 52.930 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.559 ns                ;
; 52.931 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.558 ns                ;
; 53.082 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.407 ns                ;
; 53.082 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.407 ns                ;
; 53.082 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.407 ns                ;
; 53.082 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.407 ns                ;
; 53.082 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 53.703 ns                   ; 53.489 ns                 ; 0.407 ns                ;
+-----------+---------------------------------------------+------------------------------+------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'OSC_50'                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                             ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.881 ns                               ; 195.35 MHz ( period = 5.119 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.905 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 14.936 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.850 ns                ;
; 15.041 ns                               ; 201.65 MHz ( period = 4.959 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.789 ns                 ; 4.748 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.731 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.229 ns                               ; 209.60 MHz ( period = 4.771 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.557 ns                ;
; 15.288 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.787 ns                 ; 4.499 ns                ;
; 15.388 ns                               ; 216.83 MHz ( period = 4.612 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.789 ns                 ; 4.401 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.397 ns                               ; 217.25 MHz ( period = 4.603 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.389 ns                ;
; 15.419 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.787 ns                 ; 4.368 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[18]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[16]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[17]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[19]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[12]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[13]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[14]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[15]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[11]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[21]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[20]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.351 ns                ;
; 15.463 ns                               ; 220.41 MHz ( period = 4.537 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.787 ns                 ; 4.324 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[18]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[16]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[17]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[19]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[12]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[13]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[14]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[15]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[11]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[21]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.492 ns                               ; 221.83 MHz ( period = 4.508 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[20]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.296 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.497 ns                               ; 222.07 MHz ( period = 4.503 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.289 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Reset_Delay:u3|Cont[9]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 4.242 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[18]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[16]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[17]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[19]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[12]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[13]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[14]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[15]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[11]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[21]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.611 ns                               ; 227.84 MHz ( period = 4.389 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[20]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.177 ns                ;
; 15.732 ns                               ; 234.30 MHz ( period = 4.268 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]        ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.789 ns                 ; 4.057 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[18]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[16]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[17]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[19]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[12]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[13]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[14]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[15]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[11]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[21]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.785 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[20]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 4.003 ns                ;
; 15.786 ns                               ; 237.30 MHz ( period = 4.214 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.789 ns                 ; 4.003 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.810 ns                               ; 238.66 MHz ( period = 4.190 ns )                    ; Reset_Delay:u3|Cont[8]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.976 ns                ;
; 15.836 ns                               ; 240.15 MHz ( period = 4.164 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.789 ns                 ; 3.953 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.892 ns                               ; 243.43 MHz ( period = 4.108 ns )                    ; Reset_Delay:u3|Cont[3]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.894 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.909 ns                               ; 244.44 MHz ( period = 4.091 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.786 ns                 ; 3.877 ns                ;
; 15.933 ns                               ; 245.88 MHz ( period = 4.067 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]        ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.789 ns                 ; 3.856 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[18]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[16]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[17]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[19]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[12]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[13]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[14]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[15]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[11]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[21]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.953 ns                               ; 247.10 MHz ( period = 4.047 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[20]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.835 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.960 ns                               ; 247.52 MHz ( period = 4.040 ns )                    ; Reset_Delay:u3|Cont[15]                          ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.824 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[1]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[4]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[5]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[6]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[7]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[2]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[3]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[8]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[9]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.980 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; Reset_Delay:u3|Cont[14]                          ; Reset_Delay:u3|Cont[10]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.784 ns                 ; 3.804 ns                ;
; 15.985 ns                               ; 249.07 MHz ( period = 4.015 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|oRST_1                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.803 ns                ;
; 15.985 ns                               ; 249.07 MHz ( period = 4.015 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[0]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.803 ns                ;
; 15.988 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|oRST_2                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.800 ns                ;
; 15.998 ns                               ; 249.88 MHz ( period = 4.002 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22] ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.795 ns                 ; 3.797 ns                ;
; 16.003 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]        ; I2C_AV_Config:u1|I2C_Controller:u0|SDO    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.778 ns                 ; 3.775 ns                ;
; 16.040 ns                               ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|oRST_1                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.748 ns                ;
; 16.040 ns                               ; 252.53 MHz ( period = 3.960 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[0]                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.748 ns                ;
; 16.043 ns                               ; 252.72 MHz ( period = 3.957 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|oRST_2                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.745 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[18]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[16]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[17]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[19]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[12]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[13]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[14]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; 16.053 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[15]                   ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.788 ns                 ; 3.735 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                  ;                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                           ; To                                                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 24.157 ns                               ; 77.64 MHz ( period = 12.880 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.868 ns                 ; 12.711 ns               ;
; 24.224 ns                               ; 78.05 MHz ( period = 12.813 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.856 ns                 ; 12.632 ns               ;
; 24.266 ns                               ; 78.30 MHz ( period = 12.771 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.856 ns                 ; 12.590 ns               ;
; 24.274 ns                               ; 78.35 MHz ( period = 12.763 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.868 ns                 ; 12.594 ns               ;
; 24.281 ns                               ; 78.39 MHz ( period = 12.756 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.856 ns                 ; 12.575 ns               ;
; 24.302 ns                               ; 78.52 MHz ( period = 12.735 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.868 ns                 ; 12.566 ns               ;
; 24.529 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.389 ns               ;
; 24.529 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.389 ns               ;
; 24.529 ns                               ; 79.95 MHz ( period = 12.508 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.389 ns               ;
; 24.531 ns                               ; 79.96 MHz ( period = 12.506 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.387 ns               ;
; 24.532 ns                               ; 79.97 MHz ( period = 12.505 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.386 ns               ;
; 24.596 ns                               ; 80.38 MHz ( period = 12.441 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.310 ns               ;
; 24.596 ns                               ; 80.38 MHz ( period = 12.441 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.310 ns               ;
; 24.596 ns                               ; 80.38 MHz ( period = 12.441 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.310 ns               ;
; 24.598 ns                               ; 80.39 MHz ( period = 12.439 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.308 ns               ;
; 24.599 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.307 ns               ;
; 24.638 ns                               ; 80.65 MHz ( period = 12.399 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.268 ns               ;
; 24.638 ns                               ; 80.65 MHz ( period = 12.399 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.268 ns               ;
; 24.638 ns                               ; 80.65 MHz ( period = 12.399 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.268 ns               ;
; 24.640 ns                               ; 80.66 MHz ( period = 12.397 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.266 ns               ;
; 24.641 ns                               ; 80.67 MHz ( period = 12.396 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.265 ns               ;
; 24.646 ns                               ; 80.70 MHz ( period = 12.391 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.272 ns               ;
; 24.646 ns                               ; 80.70 MHz ( period = 12.391 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.272 ns               ;
; 24.646 ns                               ; 80.70 MHz ( period = 12.391 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.272 ns               ;
; 24.648 ns                               ; 80.72 MHz ( period = 12.389 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.270 ns               ;
; 24.649 ns                               ; 80.72 MHz ( period = 12.388 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.269 ns               ;
; 24.653 ns                               ; 80.75 MHz ( period = 12.384 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.253 ns               ;
; 24.653 ns                               ; 80.75 MHz ( period = 12.384 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.253 ns               ;
; 24.653 ns                               ; 80.75 MHz ( period = 12.384 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.253 ns               ;
; 24.655 ns                               ; 80.76 MHz ( period = 12.382 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.251 ns               ;
; 24.656 ns                               ; 80.77 MHz ( period = 12.381 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 12.250 ns               ;
; 24.674 ns                               ; 80.89 MHz ( period = 12.363 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.244 ns               ;
; 24.674 ns                               ; 80.89 MHz ( period = 12.363 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.244 ns               ;
; 24.674 ns                               ; 80.89 MHz ( period = 12.363 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.244 ns               ;
; 24.676 ns                               ; 80.90 MHz ( period = 12.361 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.242 ns               ;
; 24.677 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.918 ns                 ; 12.241 ns               ;
; 24.749 ns                               ; 81.38 MHz ( period = 12.288 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 12.069 ns               ;
; 24.750 ns                               ; 81.39 MHz ( period = 12.287 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 12.068 ns               ;
; 24.753 ns                               ; 81.41 MHz ( period = 12.284 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                             ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 12.065 ns               ;
; 24.816 ns                               ; 81.83 MHz ( period = 12.221 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.990 ns               ;
; 24.817 ns                               ; 81.83 MHz ( period = 12.220 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.989 ns               ;
; 24.820 ns                               ; 81.85 MHz ( period = 12.217 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                         ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.986 ns               ;
; 24.858 ns                               ; 82.11 MHz ( period = 12.179 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.948 ns               ;
; 24.859 ns                               ; 82.12 MHz ( period = 12.178 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.947 ns               ;
; 24.862 ns                               ; 82.14 MHz ( period = 12.175 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                             ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.944 ns               ;
; 24.866 ns                               ; 82.16 MHz ( period = 12.171 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 11.952 ns               ;
; 24.867 ns                               ; 82.17 MHz ( period = 12.170 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 11.951 ns               ;
; 24.870 ns                               ; 82.19 MHz ( period = 12.167 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[2]                             ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 11.948 ns               ;
; 24.873 ns                               ; 82.21 MHz ( period = 12.164 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.933 ns               ;
; 24.874 ns                               ; 82.22 MHz ( period = 12.163 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.932 ns               ;
; 24.877 ns                               ; 82.24 MHz ( period = 12.160 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]                       ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 11.929 ns               ;
; 24.894 ns                               ; 82.35 MHz ( period = 12.143 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 11.924 ns               ;
; 24.895 ns                               ; 82.36 MHz ( period = 12.142 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 11.923 ns               ;
; 24.898 ns                               ; 82.38 MHz ( period = 12.139 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[3]                             ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.818 ns                 ; 11.920 ns               ;
; 26.360 ns                               ; 93.66 MHz ( period = 10.677 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.856 ns                 ; 10.496 ns               ;
; 26.732 ns                               ; 97.04 MHz ( period = 10.305 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 10.174 ns               ;
; 26.732 ns                               ; 97.04 MHz ( period = 10.305 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 10.174 ns               ;
; 26.732 ns                               ; 97.04 MHz ( period = 10.305 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 10.174 ns               ;
; 26.734 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 10.172 ns               ;
; 26.735 ns                               ; 97.07 MHz ( period = 10.302 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 10.171 ns               ;
; 26.952 ns                               ; 99.16 MHz ( period = 10.085 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 9.854 ns                ;
; 26.953 ns                               ; 99.17 MHz ( period = 10.084 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 9.853 ns                ;
; 26.956 ns                               ; 99.20 MHz ( period = 10.081 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                         ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.806 ns                 ; 9.850 ns                ;
; 29.000 ns                               ; 124.42 MHz ( period = 8.037 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.866 ns                 ; 7.866 ns                ;
; 29.372 ns                               ; 130.46 MHz ( period = 7.665 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.916 ns                 ; 7.544 ns                ;
; 29.372 ns                               ; 130.46 MHz ( period = 7.665 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.916 ns                 ; 7.544 ns                ;
; 29.372 ns                               ; 130.46 MHz ( period = 7.665 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.916 ns                 ; 7.544 ns                ;
; 29.374 ns                               ; 130.50 MHz ( period = 7.663 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.916 ns                 ; 7.542 ns                ;
; 29.375 ns                               ; 130.51 MHz ( period = 7.662 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.916 ns                 ; 7.541 ns                ;
; 29.592 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.816 ns                 ; 7.224 ns                ;
; 29.593 ns                               ; 134.34 MHz ( period = 7.444 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.816 ns                 ; 7.223 ns                ;
; 29.596 ns                               ; 134.39 MHz ( period = 7.441 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                         ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.816 ns                 ; 7.220 ns                ;
; 30.919 ns                               ; 163.45 MHz ( period = 6.118 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.904 ns                ;
; 30.990 ns                               ; 165.37 MHz ( period = 6.047 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.833 ns                ;
; 31.061 ns                               ; 167.34 MHz ( period = 5.976 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.762 ns                ;
; 31.132 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.691 ns                ;
; 31.147 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.714 ns                ;
; 31.203 ns                               ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.620 ns                ;
; 31.218 ns                               ; 171.85 MHz ( period = 5.819 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.643 ns                ;
; 31.269 ns                               ; 173.37 MHz ( period = 5.768 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.554 ns                ;
; 31.274 ns                               ; 173.52 MHz ( period = 5.763 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.549 ns                ;
; 31.289 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.572 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.597 ns                ;
; 31.293 ns                               ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.613 ns                ;
; 31.340 ns                               ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.483 ns                ;
; 31.345 ns                               ; 175.69 MHz ( period = 5.692 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.478 ns                ;
; 31.360 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.501 ns                ;
; 31.381 ns                               ; 176.80 MHz ( period = 5.656 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.442 ns                ;
; 31.411 ns                               ; 177.75 MHz ( period = 5.626 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.412 ns                ;
; 31.416 ns                               ; 177.90 MHz ( period = 5.621 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.407 ns                ;
; 31.424 ns                               ; 178.16 MHz ( period = 5.613 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.399 ns                ;
; 31.431 ns                               ; 178.38 MHz ( period = 5.606 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.430 ns                ;
; 31.452 ns                               ; 179.05 MHz ( period = 5.585 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.371 ns                ;
; 31.482 ns                               ; 180.02 MHz ( period = 5.555 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.341 ns                ;
; 31.495 ns                               ; 180.44 MHz ( period = 5.542 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.328 ns                ;
; 31.502 ns                               ; 180.67 MHz ( period = 5.535 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.359 ns                ;
; 31.513 ns                               ; 181.03 MHz ( period = 5.524 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.834 ns                 ; 5.321 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.928 ns                 ; 5.407 ns                ;
; 31.521 ns                               ; 181.29 MHz ( period = 5.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.944 ns                 ; 5.423 ns                ;
; 31.523 ns                               ; 181.36 MHz ( period = 5.514 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.300 ns                ;
; 31.553 ns                               ; 182.35 MHz ( period = 5.484 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.270 ns                ;
; 31.566 ns                               ; 182.78 MHz ( period = 5.471 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.257 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg6  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg0  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.872 ns                 ; 5.299 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_we_reg       ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.888 ns                 ; 5.315 ns                ;
; 31.573 ns                               ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.288 ns                ;
; 31.575 ns                               ; 183.08 MHz ( period = 5.462 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[1]                         ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.866 ns                 ; 5.291 ns                ;
; 31.575 ns                               ; 183.08 MHz ( period = 5.462 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.248 ns                ;
; 31.584 ns                               ; 183.39 MHz ( period = 5.453 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.834 ns                 ; 5.250 ns                ;
; 31.594 ns                               ; 183.72 MHz ( period = 5.443 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.229 ns                ;
; 31.624 ns                               ; 184.74 MHz ( period = 5.413 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.199 ns                ;
; 31.637 ns                               ; 185.19 MHz ( period = 5.400 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.186 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.247 ns                ;
; 31.643 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.906 ns                 ; 5.263 ns                ;
; 31.644 ns                               ; 185.43 MHz ( period = 5.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.861 ns                 ; 5.217 ns                ;
; 31.646 ns                               ; 185.49 MHz ( period = 5.391 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.177 ns                ;
; 31.647 ns                               ; 185.53 MHz ( period = 5.390 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.176 ns                ;
; 31.655 ns                               ; 185.80 MHz ( period = 5.382 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.834 ns                 ; 5.179 ns                ;
; 31.657 ns                               ; 185.87 MHz ( period = 5.380 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.166 ns                ;
; 31.665 ns                               ; 186.15 MHz ( period = 5.372 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.158 ns                ;
; 31.695 ns                               ; 187.20 MHz ( period = 5.342 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.128 ns                ;
; 31.700 ns                               ; 187.37 MHz ( period = 5.337 ns )                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.123 ns                ;
; 31.708 ns                               ; 187.65 MHz ( period = 5.329 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.115 ns                ;
; 31.718 ns                               ; 188.01 MHz ( period = 5.319 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.105 ns                ;
; 31.726 ns                               ; 188.29 MHz ( period = 5.311 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.834 ns                 ; 5.108 ns                ;
; 31.728 ns                               ; 188.36 MHz ( period = 5.309 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.095 ns                ;
; 31.736 ns                               ; 188.64 MHz ( period = 5.301 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.087 ns                ;
; 31.741 ns                               ; 188.82 MHz ( period = 5.296 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.823 ns                 ; 5.082 ns                ;
; 31.747 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.834 ns                 ; 5.087 ns                ;
; 31.755 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.135 ns                ;
; 31.755 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.135 ns                ;
; 31.755 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.135 ns                ;
; 31.755 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.135 ns                ;
; 31.755 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.135 ns                ;
; 31.755 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; TD_CLK     ; TD_CLK   ; 37.037 ns                   ; 36.890 ns                 ; 5.135 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                ;                                                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 6.989 ns                                ; 43.37 MHz ( period = 23.060 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.518 ns                ;
; 7.011 ns                                ; 43.45 MHz ( period = 23.016 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.496 ns                ;
; 7.060 ns                                ; 43.63 MHz ( period = 22.918 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.447 ns                ;
; 7.082 ns                                ; 43.72 MHz ( period = 22.874 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.425 ns                ;
; 7.130 ns                                ; 43.90 MHz ( period = 22.778 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.377 ns                ;
; 7.152 ns                                ; 43.99 MHz ( period = 22.734 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.355 ns                ;
; 7.204 ns                                ; 44.19 MHz ( period = 22.630 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.303 ns                ;
; 7.226 ns                                ; 44.28 MHz ( period = 22.586 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.281 ns                ;
; 7.239 ns                                ; 44.33 MHz ( period = 22.560 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.268 ns                ;
; 7.288 ns                                ; 44.52 MHz ( period = 22.462 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.214 ns                ;
; 7.301 ns                                ; 44.57 MHz ( period = 22.436 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.206 ns                ;
; 7.310 ns                                ; 44.61 MHz ( period = 22.418 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.197 ns                ;
; 7.310 ns                                ; 44.61 MHz ( period = 22.418 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.192 ns                ;
; 7.323 ns                                ; 44.66 MHz ( period = 22.392 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.184 ns                ;
; 7.359 ns                                ; 44.80 MHz ( period = 22.320 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.143 ns                ;
; 7.380 ns                                ; 44.89 MHz ( period = 22.278 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.127 ns                ;
; 7.381 ns                                ; 44.89 MHz ( period = 22.276 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.121 ns                ;
; 7.415 ns                                ; 45.03 MHz ( period = 22.208 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.092 ns                ;
; 7.428 ns                                ; 45.08 MHz ( period = 22.182 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 7.085 ns                ;
; 7.430 ns                                ; 45.09 MHz ( period = 22.178 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.072 ns                ;
; 7.437 ns                                ; 45.12 MHz ( period = 22.164 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.070 ns                ;
; 7.452 ns                                ; 45.18 MHz ( period = 22.134 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.050 ns                ;
; 7.454 ns                                ; 45.19 MHz ( period = 22.130 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.053 ns                ;
; 7.454 ns                                ; 45.19 MHz ( period = 22.130 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.053 ns                ;
; 7.476 ns                                ; 45.28 MHz ( period = 22.086 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.031 ns                ;
; 7.486 ns                                ; 45.32 MHz ( period = 22.066 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 7.021 ns                ;
; 7.499 ns                                ; 45.37 MHz ( period = 22.040 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 7.014 ns                ;
; 7.501 ns                                ; 45.38 MHz ( period = 22.036 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 7.001 ns                ;
; 7.508 ns                                ; 45.41 MHz ( period = 22.022 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.999 ns                ;
; 7.514 ns                                ; 45.43 MHz ( period = 22.010 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.993 ns                ;
; 7.518 ns                                ; 45.45 MHz ( period = 22.002 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.995 ns                ;
; 7.521 ns                                ; 45.46 MHz ( period = 21.996 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.986 ns                ;
; 7.523 ns                                ; 45.47 MHz ( period = 21.992 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.979 ns                ;
; 7.525 ns                                ; 45.48 MHz ( period = 21.988 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.982 ns                ;
; 7.536 ns                                ; 45.52 MHz ( period = 21.966 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.971 ns                ;
; 7.538 ns                                ; 45.53 MHz ( period = 21.962 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.964 ns                ;
; 7.540 ns                                ; 45.54 MHz ( period = 21.958 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.973 ns                ;
; 7.547 ns                                ; 45.57 MHz ( period = 21.944 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.960 ns                ;
; 7.551 ns                                ; 45.59 MHz ( period = 21.936 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.956 ns                ;
; 7.556 ns                                ; 45.61 MHz ( period = 21.926 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.951 ns                ;
; 7.563 ns                                ; 45.64 MHz ( period = 21.912 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.944 ns                ;
; 7.570 ns                                ; 45.67 MHz ( period = 21.898 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.943 ns                ;
; 7.576 ns                                ; 45.69 MHz ( period = 21.886 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.937 ns                ;
; 7.578 ns                                ; 45.70 MHz ( period = 21.882 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.929 ns                ;
; 7.584 ns                                ; 45.72 MHz ( period = 21.870 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.923 ns                ;
; 7.589 ns                                ; 45.75 MHz ( period = 21.860 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.924 ns                ;
; 7.592 ns                                ; 45.76 MHz ( period = 21.854 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.915 ns                ;
; 7.596 ns                                ; 45.77 MHz ( period = 21.846 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.911 ns                ;
; 7.606 ns                                ; 45.82 MHz ( period = 21.826 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.901 ns                ;
; 7.607 ns                                ; 45.82 MHz ( period = 21.824 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.893 ns                ;
; 7.609 ns                                ; 45.83 MHz ( period = 21.820 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.893 ns                ;
; 7.611 ns                                ; 45.84 MHz ( period = 21.816 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.902 ns                ;
; 7.618 ns                                ; 45.87 MHz ( period = 21.802 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.889 ns                ;
; 7.630 ns                                ; 45.92 MHz ( period = 21.778 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.877 ns                ;
; 7.634 ns                                ; 45.93 MHz ( period = 21.770 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.873 ns                ;
; 7.641 ns                                ; 45.96 MHz ( period = 21.756 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.872 ns                ;
; 7.647 ns                                ; 45.99 MHz ( period = 21.744 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.866 ns                ;
; 7.652 ns                                ; 46.01 MHz ( period = 21.734 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.855 ns                ;
; 7.660 ns                                ; 46.04 MHz ( period = 21.718 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.853 ns                ;
; 7.662 ns                                ; 46.05 MHz ( period = 21.714 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.845 ns                ;
; 7.667 ns                                ; 46.07 MHz ( period = 21.704 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.840 ns                ;
; 7.678 ns                                ; 46.12 MHz ( period = 21.682 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.822 ns                ;
; 7.680 ns                                ; 46.13 MHz ( period = 21.678 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.822 ns                ;
; 7.682 ns                                ; 46.14 MHz ( period = 21.674 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.831 ns                ;
; 7.689 ns                                ; 46.17 MHz ( period = 21.660 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.818 ns                ;
; 7.689 ns                                ; 46.17 MHz ( period = 21.660 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.818 ns                ;
; 7.702 ns                                ; 46.22 MHz ( period = 21.634 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.811 ns                ;
; 7.704 ns                                ; 46.23 MHz ( period = 21.630 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.803 ns                ;
; 7.704 ns                                ; 46.23 MHz ( period = 21.630 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.803 ns                ;
; 7.712 ns                                ; 46.27 MHz ( period = 21.614 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.801 ns                ;
; 7.714 ns                                ; 46.27 MHz ( period = 21.610 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.788 ns                ;
; 7.718 ns                                ; 46.29 MHz ( period = 21.602 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.795 ns                ;
; 7.727 ns                                ; 46.33 MHz ( period = 21.584 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.780 ns                ;
; 7.731 ns                                ; 46.35 MHz ( period = 21.576 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.782 ns                ;
; 7.736 ns                                ; 46.37 MHz ( period = 21.566 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.771 ns                ;
; 7.736 ns                                ; 46.37 MHz ( period = 21.566 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.766 ns                ;
; 7.749 ns                                ; 46.43 MHz ( period = 21.540 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.758 ns                ;
; 7.749 ns                                ; 46.43 MHz ( period = 21.540 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.751 ns                ;
; 7.751 ns                                ; 46.43 MHz ( period = 21.536 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.751 ns                ;
; 7.753 ns                                ; 46.44 MHz ( period = 21.532 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.760 ns                ;
; 7.755 ns                                ; 46.45 MHz ( period = 21.528 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.745 ns                ;
; 7.760 ns                                ; 46.47 MHz ( period = 21.518 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.747 ns                ;
; 7.760 ns                                ; 46.47 MHz ( period = 21.518 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mY[3]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.742 ns                ;
; 7.764 ns                                ; 46.49 MHz ( period = 21.510 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.743 ns                ;
; 7.768 ns                                ; 46.51 MHz ( period = 21.502 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.745 ns                ;
; 7.773 ns                                ; 46.53 MHz ( period = 21.492 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.740 ns                ;
; 7.775 ns                                ; 46.54 MHz ( period = 21.488 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.732 ns                ;
; 7.778 ns                                ; 46.55 MHz ( period = 21.482 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.729 ns                ;
; 7.782 ns                                ; 46.57 MHz ( period = 21.474 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mY[3]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.720 ns                ;
; 7.785 ns                                ; 46.58 MHz ( period = 21.468 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.717 ns                ;
; 7.789 ns                                ; 46.60 MHz ( period = 21.460 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.724 ns                ;
; 7.802 ns                                ; 46.65 MHz ( period = 21.434 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.711 ns                ;
; 7.807 ns                                ; 46.68 MHz ( period = 21.424 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.695 ns                ;
; 7.820 ns                                ; 46.73 MHz ( period = 21.398 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.682 ns                ;
; 7.820 ns                                ; 46.73 MHz ( period = 21.398 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.680 ns                ;
; 7.824 ns                                ; 46.75 MHz ( period = 21.390 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.689 ns                ;
; 7.826 ns                                ; 46.76 MHz ( period = 21.386 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.674 ns                ;
; 7.830 ns                                ; 46.78 MHz ( period = 21.378 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.677 ns                ;
; 7.831 ns                                ; 46.78 MHz ( period = 21.376 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[0]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.676 ns                ;
; 7.831 ns                                ; 46.78 MHz ( period = 21.376 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mY[2]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.671 ns                ;
; 7.833 ns                                ; 46.79 MHz ( period = 21.372 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.674 ns                ;
; 7.834 ns                                ; 46.79 MHz ( period = 21.370 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.673 ns                ;
; 7.835 ns                                ; 46.80 MHz ( period = 21.368 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.672 ns                ;
; 7.839 ns                                ; 46.82 MHz ( period = 21.360 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.674 ns                ;
; 7.844 ns                                ; 46.84 MHz ( period = 21.350 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.669 ns                ;
; 7.846 ns                                ; 46.85 MHz ( period = 21.346 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCr[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.661 ns                ;
; 7.853 ns                                ; 46.88 MHz ( period = 21.332 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[0]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.654 ns                ;
; 7.853 ns                                ; 46.88 MHz ( period = 21.332 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mY[2]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.649 ns                ;
; 7.856 ns                                ; 46.89 MHz ( period = 21.326 ns )                    ; VGA_Ctrl:u9|V_Cont[5]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.651 ns                ;
; 7.856 ns                                ; 46.89 MHz ( period = 21.326 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.646 ns                ;
; 7.857 ns                                ; 46.90 MHz ( period = 21.324 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.650 ns                ;
; 7.860 ns                                ; 46.91 MHz ( period = 21.318 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.653 ns                ;
; 7.862 ns                                ; 46.92 MHz ( period = 21.314 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.640 ns                ;
; 7.871 ns                                ; 46.96 MHz ( period = 21.296 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.642 ns                ;
; 7.875 ns                                ; 46.97 MHz ( period = 21.288 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.632 ns                ;
; 7.878 ns                                ; 46.99 MHz ( period = 21.282 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.624 ns                ;
; 7.880 ns                                ; 47.00 MHz ( period = 21.278 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.627 ns                ;
; 7.881 ns                                ; 47.00 MHz ( period = 21.276 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.619 ns                ;
; 7.891 ns                                ; 47.05 MHz ( period = 21.256 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.611 ns                ;
; 7.897 ns                                ; 47.07 MHz ( period = 21.244 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.603 ns                ;
; 7.902 ns                                ; 47.09 MHz ( period = 21.234 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.605 ns                ;
; 7.904 ns                                ; 47.10 MHz ( period = 21.230 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.603 ns                ;
; 7.906 ns                                ; 47.11 MHz ( period = 21.226 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCb[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.601 ns                ;
; 7.910 ns                                ; 47.13 MHz ( period = 21.218 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.603 ns                ;
; 7.915 ns                                ; 47.15 MHz ( period = 21.208 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.598 ns                ;
; 7.917 ns                                ; 47.16 MHz ( period = 21.204 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCr[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.590 ns                ;
; 7.927 ns                                ; 47.21 MHz ( period = 21.184 ns )                    ; VGA_Ctrl:u9|V_Cont[5]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.580 ns                ;
; 7.927 ns                                ; 47.21 MHz ( period = 21.184 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.575 ns                ;
; 7.928 ns                                ; 47.21 MHz ( period = 21.182 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCb[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.579 ns                ;
; 7.933 ns                                ; 47.23 MHz ( period = 21.172 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.569 ns                ;
; 7.940 ns                                ; 47.26 MHz ( period = 21.158 ns )                    ; VGA_Ctrl:u9|V_Cont[0]  ; YUV422_to_444:u7|mCr[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.567 ns                ;
; 7.940 ns                                ; 47.26 MHz ( period = 21.158 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.567 ns                ;
; 7.942 ns                                ; 47.27 MHz ( period = 21.154 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.571 ns                ;
; 7.949 ns                                ; 47.30 MHz ( period = 21.140 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.553 ns                ;
; 7.951 ns                                ; 47.31 MHz ( period = 21.136 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.556 ns                ;
; 7.952 ns                                ; 47.32 MHz ( period = 21.134 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.548 ns                ;
; 7.961 ns                                ; 47.36 MHz ( period = 21.116 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.552 ns                ;
; 7.962 ns                                ; 47.36 MHz ( period = 21.114 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.545 ns                ;
; 7.962 ns                                ; 47.36 MHz ( period = 21.114 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.540 ns                ;
; 7.966 ns                                ; 47.38 MHz ( period = 21.106 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.547 ns                ;
; 7.968 ns                                ; 47.39 MHz ( period = 21.102 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.532 ns                ;
; 7.973 ns                                ; 47.41 MHz ( period = 21.092 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.534 ns                ;
; 7.977 ns                                ; 47.43 MHz ( period = 21.084 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; YUV422_to_444:u7|mCr[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.530 ns                ;
; 7.979 ns                                ; 47.44 MHz ( period = 21.080 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.521 ns                ;
; 7.981 ns                                ; 47.45 MHz ( period = 21.076 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.532 ns                ;
; 7.983 ns                                ; 47.46 MHz ( period = 21.072 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.530 ns                ;
; 7.986 ns                                ; 47.47 MHz ( period = 21.066 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.521 ns                ;
; 7.986 ns                                ; 47.47 MHz ( period = 21.066 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.527 ns                ;
; 7.988 ns                                ; 47.48 MHz ( period = 21.062 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mY[7]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.514 ns                ;
; 7.997 ns                                ; 47.52 MHz ( period = 21.044 ns )                    ; VGA_Ctrl:u9|V_Cont[5]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.510 ns                ;
; 7.999 ns                                ; 47.53 MHz ( period = 21.040 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; YUV422_to_444:u7|mCr[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.508 ns                ;
; 8.001 ns                                ; 47.54 MHz ( period = 21.036 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mCr[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.506 ns                ;
; 8.004 ns                                ; 47.55 MHz ( period = 21.030 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.498 ns                ;
; 8.010 ns                                ; 47.58 MHz ( period = 21.018 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCb[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.497 ns                ;
; 8.010 ns                                ; 47.58 MHz ( period = 21.018 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mY[3]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.492 ns                ;
; 8.011 ns                                ; 47.58 MHz ( period = 21.016 ns )                    ; VGA_Ctrl:u9|V_Cont[0]  ; YUV422_to_444:u7|mCr[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.496 ns                ;
; 8.013 ns                                ; 47.59 MHz ( period = 21.012 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.500 ns                ;
; 8.019 ns                                ; 47.62 MHz ( period = 21.000 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.494 ns                ;
; 8.022 ns                                ; 47.63 MHz ( period = 20.994 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCr[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.485 ns                ;
; 8.023 ns                                ; 47.64 MHz ( period = 20.992 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.477 ns                ;
; 8.028 ns                                ; 47.66 MHz ( period = 20.982 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.479 ns                ;
; 8.032 ns                                ; 47.68 MHz ( period = 20.974 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCb[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.475 ns                ;
; 8.032 ns                                ; 47.68 MHz ( period = 20.974 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.481 ns                ;
; 8.033 ns                                ; 47.68 MHz ( period = 20.972 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.469 ns                ;
; 8.037 ns                                ; 47.70 MHz ( period = 20.964 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.476 ns                ;
; 8.044 ns                                ; 47.73 MHz ( period = 20.950 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCr[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.463 ns                ;
; 8.046 ns                                ; 47.74 MHz ( period = 20.946 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.461 ns                ;
; 8.050 ns                                ; 47.76 MHz ( period = 20.938 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.450 ns                ;
; 8.050 ns                                ; 47.76 MHz ( period = 20.938 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.463 ns                ;
; 8.052 ns                                ; 47.77 MHz ( period = 20.934 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.461 ns                ;
; 8.054 ns                                ; 47.78 MHz ( period = 20.930 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.459 ns                ;
; 8.057 ns                                ; 47.79 MHz ( period = 20.924 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.450 ns                ;
; 8.059 ns                                ; 47.80 MHz ( period = 20.920 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mY[6]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.443 ns                ;
; 8.071 ns                                ; 47.86 MHz ( period = 20.896 ns )                    ; VGA_Ctrl:u9|V_Cont[5]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.436 ns                ;
; 8.075 ns                                ; 47.87 MHz ( period = 20.888 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mY[4]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.427 ns                ;
; 8.081 ns                                ; 47.90 MHz ( period = 20.876 ns )                    ; VGA_Ctrl:u9|V_Cont[0]  ; YUV422_to_444:u7|mCb[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.426 ns                ;
; 8.081 ns                                ; 47.90 MHz ( period = 20.876 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[0]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.426 ns                ;
; 8.081 ns                                ; 47.90 MHz ( period = 20.876 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mY[2]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.421 ns                ;
; 8.084 ns                                ; 47.92 MHz ( period = 20.870 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.429 ns                ;
; 8.085 ns                                ; 47.92 MHz ( period = 20.868 ns )                    ; VGA_Ctrl:u9|V_Cont[8]  ; YUV422_to_444:u7|mCb[3]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.422 ns                ;
; 8.088 ns                                ; 47.93 MHz ( period = 20.862 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCr[2]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.419 ns                ;
; 8.090 ns                                ; 47.94 MHz ( period = 20.858 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.423 ns                ;
; 8.093 ns                                ; 47.96 MHz ( period = 20.852 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; YUV422_to_444:u7|mCr[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.414 ns                ;
; 8.094 ns                                ; 47.96 MHz ( period = 20.850 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.406 ns                ;
; 8.099 ns                                ; 47.98 MHz ( period = 20.840 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; YUV422_to_444:u7|mCb[6]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.408 ns                ;
; 8.103 ns                                ; 48.00 MHz ( period = 20.832 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.410 ns                ;
; 8.106 ns                                ; 48.02 MHz ( period = 20.826 ns )                    ; VGA_Ctrl:u9|V_Cont[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.394 ns                ;
; 8.108 ns                                ; 48.03 MHz ( period = 20.822 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.405 ns                ;
; 8.115 ns                                ; 48.06 MHz ( period = 20.808 ns )                    ; VGA_Ctrl:u9|V_Cont[10] ; YUV422_to_444:u7|mCr[4]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.392 ns                ;
; 8.116 ns                                ; 48.06 MHz ( period = 20.806 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCb[1]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.391 ns                ;
; 8.121 ns                                ; 48.09 MHz ( period = 20.796 ns )                    ; VGA_Ctrl:u9|V_Cont[2]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.379 ns                ;
; 8.121 ns                                ; 48.09 MHz ( period = 20.796 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.392 ns                ;
; 8.125 ns                                ; 48.10 MHz ( period = 20.788 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.388 ns                ;
; 8.127 ns                                ; 48.11 MHz ( period = 20.784 ns )                    ; VGA_Ctrl:u9|V_Cont[4]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.373 ns                ;
; 8.128 ns                                ; 48.12 MHz ( period = 20.782 ns )                    ; VGA_Ctrl:u9|V_Cont[9]  ; YUV422_to_444:u7|mCr[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.379 ns                ;
; 8.128 ns                                ; 48.12 MHz ( period = 20.782 ns )                    ; VGA_Ctrl:u9|V_Cont[6]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.500 ns                 ; 6.372 ns                ;
; 8.130 ns                                ; 48.13 MHz ( period = 20.778 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mY[5]                                                                                                                        ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.502 ns                 ; 6.372 ns                ;
; 8.145 ns                                ; 48.20 MHz ( period = 20.748 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.513 ns                 ; 6.368 ns                ;
; 8.154 ns                                ; 48.24 MHz ( period = 20.730 ns )                    ; VGA_Ctrl:u9|V_Cont[3]  ; YUV422_to_444:u7|mCb[7]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.353 ns                ;
; 8.155 ns                                ; 48.24 MHz ( period = 20.728 ns )                    ; VGA_Ctrl:u9|V_Cont[0]  ; YUV422_to_444:u7|mCb[5]                                                                                                                       ; OSC_27     ; OSC_27   ; 18.519 ns                   ; 14.507 ns                 ; 6.352 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'TD_HS'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 304.51 MHz ( period = 3.284 ns )               ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 413.39 MHz ( period = 2.419 ns )               ; TD_Detect:u2|Pre_VS         ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; 421.76 MHz ( period = 2.371 ns )               ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; 440.14 MHz ( period = 2.272 ns )               ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.616 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[6] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.310 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[2] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[2] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[6] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[7] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[1] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[1] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[6] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[2] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[0] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[7] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|TD_Stable      ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                       ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|Write                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|Read                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR                                                                                                                                    ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[9]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[0]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[7]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                 ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[4]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[9]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[1]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[3]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[6]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                 ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[2]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[4]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[5]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|DQM[0]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[8]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[8]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[2]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[8]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.559 ns                                ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.562 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~portb_datain_reg4   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.055 ns                   ; 0.684 ns                 ;
; 0.647 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[1]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[4]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[7]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[0]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~portb_address_reg1  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.071 ns                   ; 0.737 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[2]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[7]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5]                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.686 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[4]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.675 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[5]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[6]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.691 ns                 ;
; 0.682 ns                                ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                 ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.697 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.701 ns                 ;
; 0.686 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[3]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.702 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.735 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.041 ns                   ; 0.737 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.743 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.746 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.750 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.752 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.739 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[9]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.728 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.743 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                                 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.745 ns                 ;
; 0.730 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.747 ns                 ;
; 0.733 ns                                ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                                 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.749 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[7]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.752 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[3]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.758 ns                 ;
; 0.743 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[1]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.760 ns                 ;
; 0.747 ns                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.763 ns                 ;
; 0.751 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[7]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 0.782 ns                 ;
; 0.752 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[8]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 0.783 ns                 ;
; 0.754 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[9]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 0.785 ns                 ;
; 0.755 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[5]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.772 ns                 ;
; 0.757 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[8]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.031 ns                   ; 0.788 ns                 ;
; 0.757 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[4]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.774 ns                 ;
; 0.760 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp|dffe5a[5]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.777 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.787 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|p0addr                                                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                 ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                 ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                 ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                 ; Sdram_Control_4Port:u6|SA[5]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[6]                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                          ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                  ;
+---------------+------------------------------+------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                         ; To                           ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------+------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.542 ns      ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns      ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns      ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns      ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.775 ns      ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.791 ns                 ;
; 0.796 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.804 ns      ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.806 ns      ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.813 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.830 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.845 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.850 ns      ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns      ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.946 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.962 ns                 ;
; 1.075 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.091 ns                 ;
; 1.179 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.195 ns                 ;
; 1.187 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.196 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.231 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.235 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.250 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.258 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.274 ns                 ;
; 1.267 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.268 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.289 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.302 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.321 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.337 ns                 ;
; 1.329 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.345 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.339 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.355 ns                 ;
; 1.373 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.392 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.408 ns                 ;
; 1.400 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.416 ns                 ;
; 1.409 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.444 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.462 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.463 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.479 ns                 ;
; 1.471 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.487 ns                 ;
; 1.480 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.498 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.534 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.550 ns                 ;
; 1.542 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.558 ns                 ;
; 1.603 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.619 ns                 ;
; 1.605 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.621 ns                 ;
; 1.614 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.630 ns                 ;
; 1.639 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.701 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.717 ns                 ;
; 1.747 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.763 ns                 ;
; 1.764 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.780 ns                 ;
; 1.877 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.893 ns                 ;
; 1.877 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.893 ns                 ;
; 1.877 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.893 ns                 ;
; 1.877 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.893 ns                 ;
; 1.877 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.893 ns                 ;
; 2.010 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.026 ns                 ;
; 2.010 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.026 ns                 ;
; 2.010 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.026 ns                 ;
; 2.010 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.026 ns                 ;
; 2.267 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.283 ns                 ;
; 2.416 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.432 ns                 ;
; 2.551 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.567 ns                 ;
; 2.590 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.606 ns                 ;
; 2.679 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.695 ns                 ;
; 2.679 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.695 ns                 ;
; 2.814 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.830 ns                 ;
; 2.853 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.869 ns                 ;
; 2.853 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.869 ns                 ;
; 2.853 ns      ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.869 ns                 ;
+---------------+------------------------------+------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'OSC_50'                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK             ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_DATA[22]                      ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SDO              ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3             ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1             ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2             ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|LUT_INDEX[0]                       ; I2C_AV_Config:u1|LUT_INDEX[0]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mSetup_ST.0001                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|END              ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_CTRL_CLK                      ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|mI2C_GO                                                                              ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u3|oRST_1                               ; Reset_Delay:u3|oRST_1                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u3|Cont[0]                              ; Reset_Delay:u3|Cont[0]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u3|oRST_2                               ; Reset_Delay:u3|oRST_2                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns                                ; I2C_AV_Config:u1|LUT_INDEX[5]                       ; I2C_AV_Config:u1|LUT_INDEX[5]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.531 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mI2C_GO                                                                              ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mSetup_ST.0000                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mSetup_ST.0010                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; I2C_AV_Config:u1|mSetup_ST.0000                     ; I2C_AV_Config:u1|mSetup_ST.0001                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.663 ns                                ; I2C_AV_Config:u1|mSetup_ST.0010                     ; I2C_AV_Config:u1|mSetup_ST.0000                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; I2C_AV_Config:u1|mI2C_DATA[22]                      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.689 ns                                ; I2C_AV_Config:u1|mSetup_ST.0010                     ; I2C_AV_Config:u1|LUT_INDEX[0]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.017 ns                   ; 0.706 ns                 ;
; 0.748 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.017 ns                   ; 0.765 ns                 ;
; 0.788 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.027 ns                   ; 0.815 ns                 ;
; 0.792 ns                                ; Reset_Delay:u3|Cont[21]                             ; Reset_Delay:u3|oRST_1                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; Reset_Delay:u3|Cont[21]                             ; Reset_Delay:u3|Cont[0]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Reset_Delay:u3|Cont[2]                              ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Reset_Delay:u3|Cont[11]                             ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.800 ns                                ; Reset_Delay:u3|Cont[12]                             ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; I2C_AV_Config:u1|LUT_INDEX[1]                       ; I2C_AV_Config:u1|LUT_INDEX[1]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Reset_Delay:u3|Cont[4]                              ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Reset_Delay:u3|Cont[20]                             ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; I2C_AV_Config:u1|LUT_INDEX[3]                       ; I2C_AV_Config:u1|LUT_INDEX[3]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Reset_Delay:u3|Cont[6]                              ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Reset_Delay:u3|Cont[21]                             ; Reset_Delay:u3|oRST_2                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; I2C_AV_Config:u1|mSetup_ST.0010                     ; I2C_AV_Config:u1|mI2C_GO                                                                              ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[14]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[14]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u3|Cont[18]                             ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u3|Cont[13]                             ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u3|Cont[15]                             ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u3|Cont[8]                              ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u3|Cont[9]                              ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u3|Cont[10]                             ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.820 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.827 ns                                ; Reset_Delay:u3|Cont[1]                              ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.834 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; I2C_AV_Config:u1|LUT_INDEX[2]                       ; I2C_AV_Config:u1|LUT_INDEX[2]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; I2C_AV_Config:u1|LUT_INDEX[4]                       ; I2C_AV_Config:u1|LUT_INDEX[4]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; Reset_Delay:u3|Cont[19]                             ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; Reset_Delay:u3|Cont[21]                             ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[10]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[10]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u3|Cont[5]                              ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u3|Cont[7]                              ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u3|Cont[14]                             ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u3|Cont[3]                              ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Reset_Delay:u3|Cont[16]                             ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Reset_Delay:u3|Cont[17]                             ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.892 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.908 ns                 ;
; 0.893 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.909 ns                 ;
; 0.895 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.911 ns                 ;
; 0.908 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.924 ns                 ;
; 0.912 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 0.928 ns                 ;
; 1.012 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.028 ns                 ;
; 1.039 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.055 ns                 ;
; 1.042 ns                                ; I2C_AV_Config:u1|LUT_INDEX[0]                       ; I2C_AV_Config:u1|LUT_INDEX[1]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.015 ns                   ; 1.057 ns                 ;
; 1.069 ns                                ; Reset_Delay:u3|Cont[20]                             ; Reset_Delay:u3|oRST_1                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.085 ns                 ;
; 1.071 ns                                ; Reset_Delay:u3|Cont[20]                             ; Reset_Delay:u3|Cont[0]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.087 ns                 ;
; 1.078 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.094 ns                 ;
; 1.081 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.027 ns                   ; 1.108 ns                 ;
; 1.081 ns                                ; Reset_Delay:u3|Cont[20]                             ; Reset_Delay:u3|oRST_2                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.111 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                   ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.710 ns                   ; 1.821 ns                 ;
; 1.122 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.138 ns                 ;
; 1.126 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.008 ns                   ; 1.134 ns                 ;
; 1.126 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.008 ns                   ; 1.134 ns                 ;
; 1.126 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.008 ns                   ; 1.134 ns                 ;
; 1.126 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.008 ns                   ; 1.134 ns                 ;
; 1.126 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.008 ns                   ; 1.134 ns                 ;
; 1.126 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.008 ns                   ; 1.134 ns                 ;
; 1.136 ns                                ; I2C_AV_Config:u1|LUT_INDEX[3]                       ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.017 ns                   ; 1.153 ns                 ;
; 1.169 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|END              ; I2C_AV_Config:u1|mSetup_ST.0010                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.024 ns                   ; 1.193 ns                 ;
; 1.171 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.187 ns                 ;
; 1.178 ns                                ; Reset_Delay:u3|Cont[11]                             ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.181 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.197 ns                 ;
; 1.183 ns                                ; Reset_Delay:u3|Cont[12]                             ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.199 ns                 ;
; 1.184 ns                                ; I2C_AV_Config:u1|LUT_INDEX[1]                       ; I2C_AV_Config:u1|LUT_INDEX[2]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; Reset_Delay:u3|Cont[4]                              ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; Reset_Delay:u3|Cont[20]                             ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; I2C_AV_Config:u1|LUT_INDEX[3]                       ; I2C_AV_Config:u1|LUT_INDEX[4]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; Reset_Delay:u3|Cont[6]                              ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[14]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[14]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[10]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Reset_Delay:u3|Cont[15]                             ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Reset_Delay:u3|Cont[13]                             ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Reset_Delay:u3|Cont[8]                              ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Reset_Delay:u3|Cont[9]                              ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                   ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.710 ns                   ; 1.914 ns                 ;
; 1.209 ns                                ; I2C_AV_Config:u1|LUT_INDEX[0]                       ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg0 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.040 ns                   ; 1.249 ns                 ;
; 1.214 ns                                ; Reset_Delay:u3|Cont[1]                              ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.220 ns                                ; I2C_AV_Config:u1|LUT_INDEX[3]                       ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg3 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.041 ns                   ; 1.261 ns                 ;
; 1.221 ns                                ; I2C_AV_Config:u1|LUT_INDEX[2]                       ; I2C_AV_Config:u1|LUT_INDEX[3]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; I2C_AV_Config:u1|LUT_INDEX[4]                       ; I2C_AV_Config:u1|LUT_INDEX[5]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; Reset_Delay:u3|Cont[19]                             ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.224 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[10]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Reset_Delay:u3|Cont[3]                              ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Reset_Delay:u3|Cont[5]                              ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Reset_Delay:u3|Cont[14]                             ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Reset_Delay:u3|Cont[7]                              ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; Reset_Delay:u3|Cont[17]                             ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; Reset_Delay:u3|Cont[16]                             ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.230 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.234 ns                                ; I2C_AV_Config:u1|LUT_INDEX[1]                       ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg1 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.041 ns                   ; 1.275 ns                 ;
; 1.237 ns                                ; I2C_AV_Config:u1|LUT_INDEX[5]                       ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg5 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.041 ns                   ; 1.278 ns                 ;
; 1.241 ns                                ; I2C_AV_Config:u1|LUT_INDEX[4]                       ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg4 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.041 ns                   ; 1.282 ns                 ;
; 1.242 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.244 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.244 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                   ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.710 ns                   ; 1.954 ns                 ;
; 1.247 ns                                ; I2C_AV_Config:u1|LUT_INDEX[2]                       ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg2 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.041 ns                   ; 1.288 ns                 ;
; 1.249 ns                                ; Reset_Delay:u3|Cont[11]                             ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.252 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.268 ns                 ;
; 1.254 ns                                ; Reset_Delay:u3|Cont[12]                             ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.270 ns                 ;
; 1.255 ns                                ; I2C_AV_Config:u1|LUT_INDEX[1]                       ; I2C_AV_Config:u1|LUT_INDEX[3]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; Reset_Delay:u3|Cont[4]                              ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; I2C_AV_Config:u1|LUT_INDEX[3]                       ; I2C_AV_Config:u1|LUT_INDEX[5]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; Reset_Delay:u3|Cont[6]                              ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.258 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.027 ns                   ; 1.285 ns                 ;
; 1.259 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[13]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; Reset_Delay:u3|Cont[15]                             ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; Reset_Delay:u3|Cont[13]                             ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; Reset_Delay:u3|Cont[8]                              ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.264 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.027 ns                   ; 1.291 ns                 ;
; 1.264 ns                                ; Reset_Delay:u3|Cont[0]                              ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.014 ns                   ; 1.278 ns                 ;
; 1.267 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.270 ns                                ; Reset_Delay:u3|Cont[2]                              ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.278 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.294 ns                 ;
; 1.279 ns                                ; Reset_Delay:u3|Cont[10]                             ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.018 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; Reset_Delay:u3|Cont[18]                             ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.288 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.027 ns                   ; 1.315 ns                 ;
; 1.292 ns                                ; I2C_AV_Config:u1|LUT_INDEX[2]                       ; I2C_AV_Config:u1|LUT_INDEX[4]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.292 ns                                ; Reset_Delay:u3|Cont[19]                             ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.295 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[10]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[14]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[10]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; Reset_Delay:u3|Cont[3]                              ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; Reset_Delay:u3|Cont[5]                              ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; Reset_Delay:u3|Cont[14]                             ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; Reset_Delay:u3|Cont[7]                              ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.296 ns                                ; Reset_Delay:u3|Cont[16]                             ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.306 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.313 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.329 ns                 ;
; 1.315 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.331 ns                 ;
; 1.315 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.331 ns                 ;
; 1.320 ns                                ; Reset_Delay:u3|Cont[11]                             ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.323 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.339 ns                 ;
; 1.325 ns                                ; Reset_Delay:u3|Cont[12]                             ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.341 ns                 ;
; 1.326 ns                                ; I2C_AV_Config:u1|LUT_INDEX[1]                       ; I2C_AV_Config:u1|LUT_INDEX[4]                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.326 ns                                ; Reset_Delay:u3|Cont[4]                              ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; Reset_Delay:u3|Cont[6]                              ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.330 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                    ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.710 ns                   ; 2.040 ns                 ;
; 1.331 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[11]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[14]                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; Reset_Delay:u3|Cont[15]                             ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; Reset_Delay:u3|Cont[13]                             ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.333 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[12]                   ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.710 ns                   ; 2.043 ns                 ;
; 1.333 ns                                ; Reset_Delay:u3|Cont[9]                              ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.018 ns                   ; 1.351 ns                 ;
; 1.341 ns                                ; Reset_Delay:u3|Cont[2]                              ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.343 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|END              ; I2C_AV_Config:u1|mSetup_ST.0000                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; 0.024 ns                   ; 1.367 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.367 ns                                ; ITU_656_Decoder:u4|Cb[4]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.166 ns                   ; 0.533 ns                 ;
; 0.369 ns                                ; ITU_656_Decoder:u4|Cb[7]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.166 ns                   ; 0.535 ns                 ;
; 0.370 ns                                ; ITU_656_Decoder:u4|Cb[5]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.166 ns                   ; 0.536 ns                 ;
; 0.374 ns                                ; ITU_656_Decoder:u4|Cb[6]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.166 ns                   ; 0.540 ns                 ;
; 0.391 ns                                ; ITU_656_Decoder:u4|Start                                                                                                                                       ; ITU_656_Decoder:u4|Start                                                                                                                                                                 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ITU_656_Decoder:u4|Active_Video                                                                                                                                ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                          ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.494 ns                                ; ITU_656_Decoder:u4|Field                                                                                                                                       ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                                             ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.057 ns                   ; 0.551 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[2]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                   ; ITU_656_Decoder:u4|Start                                                                                                                                                                 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[5]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.524 ns                                ; ITU_656_Decoder:u4|Window[2]                                                                                                                                   ; ITU_656_Decoder:u4|Window[10]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[6]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[3]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; ITU_656_Decoder:u4|Window[7]                                                                                                                                   ; ITU_656_Decoder:u4|Window[15]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.529 ns                                ; ITU_656_Decoder:u4|Window[13]                                                                                                                                  ; ITU_656_Decoder:u4|Window[21]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.532 ns                                ; ITU_656_Decoder:u4|Window[14]                                                                                                                                  ; ITU_656_Decoder:u4|Window[22]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; ITU_656_Decoder:u4|Window[9]                                                                                                                                   ; ITU_656_Decoder:u4|Window[17]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.534 ns                                ; ITU_656_Decoder:u4|Window[11]                                                                                                                                  ; ITU_656_Decoder:u4|Window[19]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; ITU_656_Decoder:u4|Window[10]                                                                                                                                  ; ITU_656_Decoder:u4|Window[18]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[9]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.560 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[8]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.606 ns                                ; ITU_656_Decoder:u4|Cr[3]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.119 ns                   ; 0.725 ns                 ;
; 0.621 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[9]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.058 ns                   ; 0.679 ns                 ;
; 0.651 ns                                ; ITU_656_Decoder:u4|Cb[3]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.166 ns                   ; 0.817 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[0]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[4]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.663 ns                                ; ITU_656_Decoder:u4|Window[12]                                                                                                                                  ; ITU_656_Decoder:u4|Window[20]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; ITU_656_Decoder:u4|Window[8]                                                                                                                                   ; ITU_656_Decoder:u4|Window[16]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; ITU_656_Decoder:u4|Window[1]                                                                                                                                   ; ITU_656_Decoder:u4|Window[9]                                                                                                                                                             ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; ITU_656_Decoder:u4|Cb[1]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.059 ns                   ; 0.725 ns                 ;
; 0.666 ns                                ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.059 ns                   ; 0.725 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[7]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe11a[1]                           ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.668 ns                                ; ITU_656_Decoder:u4|Window[5]                                                                                                                                   ; ITU_656_Decoder:u4|Window[13]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.669 ns                                ; ITU_656_Decoder:u4|Cb[2]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.059 ns                   ; 0.728 ns                 ;
; 0.669 ns                                ; ITU_656_Decoder:u4|Window[3]                                                                                                                                   ; ITU_656_Decoder:u4|Window[11]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; ITU_656_Decoder:u4|Window[6]                                                                                                                                   ; ITU_656_Decoder:u4|Window[14]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; ITU_656_Decoder:u4|Window[15]                                                                                                                                  ; ITU_656_Decoder:u4|Window[23]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.765 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[5]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.026 ns                  ; 0.739 ns                 ;
; 0.771 ns                                ; ITU_656_Decoder:u4|Field                                                                                                                                       ; ITU_656_Decoder:u4|Start                                                                                                                                                                 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.057 ns                   ; 0.828 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[7]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.026 ns                  ; 0.747 ns                 ;
; 0.777 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[3]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.026 ns                  ; 0.751 ns                 ;
; 0.781 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[1]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.026 ns                  ; 0.755 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.805 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.821 ns                                ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.834 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns                                ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.844 ns                                ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.119 ns                   ; 0.965 ns                 ;
; 0.846 ns                                ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.856 ns                                ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.867 ns                                ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.119 ns                   ; 0.986 ns                 ;
; 0.874 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 0.994 ns                 ;
; 0.876 ns                                ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.119 ns                   ; 0.995 ns                 ;
; 0.880 ns                                ; ITU_656_Decoder:u4|Window[0]                                                                                                                                   ; ITU_656_Decoder:u4|Window[8]                                                                                                                                                             ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.896 ns                 ;
; 0.882 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.002 ns                 ;
; 0.882 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.002 ns                 ;
; 0.886 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.006 ns                 ;
; 0.887 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.007 ns                 ;
; 0.889 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.009 ns                 ;
; 0.895 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.015 ns                 ;
; 0.927 ns                                ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[0]                         ; ITU_656_Decoder:u4|Data_Valid                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 0.943 ns                 ;
; 0.941 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.017 ns                   ; 0.958 ns                 ;
; 0.941 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.017 ns                   ; 0.958 ns                 ;
; 0.962 ns                                ; ITU_656_Decoder:u4|Cr[0]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.019 ns                   ; 0.981 ns                 ;
; 1.006 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[6]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.005 ns                   ; 1.011 ns                 ;
; 1.013 ns                                ; ITU_656_Decoder:u4|Cr[2]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.019 ns                   ; 1.032 ns                 ;
; 1.014 ns                                ; ITU_656_Decoder:u4|Cr[1]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.019 ns                   ; 1.033 ns                 ;
; 1.071 ns                                ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.127 ns                   ; 1.198 ns                 ;
; 1.072 ns                                ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.127 ns                   ; 1.199 ns                 ;
; 1.084 ns                                ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[1]                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.004 ns                   ; 1.088 ns                 ;
; 1.086 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[0]                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.047 ns                   ; 1.133 ns                 ;
; 1.093 ns                                ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[2]                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.004 ns                   ; 1.097 ns                 ;
; 1.104 ns                                ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                       ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.119 ns                   ; 1.223 ns                 ;
; 1.119 ns                                ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                                                       ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.007 ns                   ; 1.126 ns                 ;
; 1.127 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.247 ns                 ;
; 1.128 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.003 ns                  ; 1.125 ns                 ;
; 1.133 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.003 ns                  ; 1.130 ns                 ;
; 1.133 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.003 ns                  ; 1.130 ns                 ;
; 1.154 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.138 ns                   ; 1.292 ns                 ;
; 1.158 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.138 ns                   ; 1.296 ns                 ;
; 1.166 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.138 ns                   ; 1.304 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.138 ns                   ; 1.310 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[4]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.005 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.195 ns                                ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.200 ns                                ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.204 ns                                ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.220 ns                 ;
; 1.217 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.219 ns                                ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.235 ns                 ;
; 1.230 ns                                ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.234 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.238 ns                                ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.254 ns                 ;
; 1.240 ns                                ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                          ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.242 ns                                ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.248 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.249 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.255 ns                                ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                          ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.262 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.265 ns                                ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.067 ns                  ; 1.198 ns                 ;
; 1.266 ns                                ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.282 ns                 ;
; 1.266 ns                                ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.282 ns                 ;
; 1.267 ns                                ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.267 ns                                ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.267 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.268 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.269 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.271 ns                                ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.275 ns                                ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.291 ns                 ;
; 1.280 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.288 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                       ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.304 ns                 ;
; 1.289 ns                                ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.290 ns                                ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.306 ns                 ;
; 1.301 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.120 ns                   ; 1.421 ns                 ;
; 1.301 ns                                ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.317 ns                 ;
; 1.302 ns                                ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.305 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.321 ns                 ;
; 1.309 ns                                ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.325 ns                 ;
; 1.313 ns                                ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.329 ns                 ;
; 1.315 ns                                ; ITU_656_Decoder:u4|Window[4]                                                                                                                                   ; ITU_656_Decoder:u4|Window[12]                                                                                                                                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.085 ns                   ; 1.400 ns                 ;
; 1.319 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.335 ns                 ;
; 1.320 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.320 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.329 ns                                ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.011 ns                   ; 1.340 ns                 ;
; 1.333 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.337 ns                                ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.353 ns                 ;
; 1.337 ns                                ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.353 ns                 ;
; 1.338 ns                                ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns                                ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.339 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.355 ns                 ;
; 1.342 ns                                ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.346 ns                                ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.362 ns                 ;
; 1.351 ns                                ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[4]                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.014 ns                   ; 1.365 ns                 ;
; 1.351 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.367 ns                 ;
; 1.355 ns                                ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFNumerator[3]                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.014 ns                   ; 1.369 ns                 ;
; 1.362 ns                                ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]                                                       ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.007 ns                   ; 1.369 ns                 ;
; 1.371 ns                                ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[0]                                                       ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.014 ns                   ; 1.385 ns                 ;
; 1.372 ns                                ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.376 ns                                ; ITU_656_Decoder:u4|Cont[1]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.392 ns                 ;
; 1.380 ns                                ; ITU_656_Decoder:u4|Cont[3]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.382 ns                                ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.011 ns                   ; 1.393 ns                 ;
; 1.384 ns                                ; ITU_656_Decoder:u4|Cont[5]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.388 ns                                ; ITU_656_Decoder:u4|Cont[16]                                                                                                                                    ; ITU_656_Decoder:u4|Active_Video                                                                                                                                                          ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.404 ns                 ;
; 1.390 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.406 ns                 ;
; 1.391 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.003 ns                  ; 1.388 ns                 ;
; 1.391 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.003 ns                  ; 1.388 ns                 ;
; 1.391 ns                                ; ITU_656_Decoder:u4|Cont[0]                                                                                                                                     ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.003 ns                  ; 1.388 ns                 ;
; 1.391 ns                                ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.391 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.138 ns                   ; 1.535 ns                 ;
; 1.397 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[2]                                                                   ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; -0.002 ns                  ; 1.396 ns                 ;
; 1.400 ns                                ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.011 ns                   ; 1.411 ns                 ;
; 1.403 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.138 ns                   ; 1.541 ns                 ;
; 1.404 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.408 ns                                ; ITU_656_Decoder:u4|Cont[4]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[8]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.424 ns                 ;
; 1.408 ns                                ; ITU_656_Decoder:u4|Cont[2]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[6]                                                                                                                                                               ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.424 ns                 ;
; 1.409 ns                                ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                    ; ITU_656_Decoder:u4|Cont[15]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.409 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.413 ns                                ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                                              ; TD_CLK     ; TD_CLK   ; 0.000 ns                   ; 0.016 ns                   ; 1.429 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                          ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                          ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.428 ns                                ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                        ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.627 ns                   ; 1.055 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[6]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[1]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[6]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; YCbCr2RGB:u8|X_OUT[0]                                                                                                                                        ; YCbCr2RGB:u8|oRed[0]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; YCbCr2RGB:u8|Y_OUT[6]                                                                                                                                        ; YCbCr2RGB:u8|oGreen[6]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; YCbCr2RGB:u8|Y_OUT[5]                                                                                                                                        ; YCbCr2RGB:u8|oGreen[5]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; YCbCr2RGB:u8|X_OUT[6]                                                                                                                                        ; YCbCr2RGB:u8|oRed[6]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; YCbCr2RGB:u8|X_OUT[4]                                                                                                                                        ; YCbCr2RGB:u8|oRed[4]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; YCbCr2RGB:u8|Y_OUT[2]                                                                                                                                        ; YCbCr2RGB:u8|oGreen[2]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; YCbCr2RGB:u8|Y_OUT[0]                                                                                                                                        ; YCbCr2RGB:u8|oGreen[0]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[0]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[0]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; YCbCr2RGB:u8|Z_OUT[6]                                                                                                                                        ; YCbCr2RGB:u8|oBlue[6]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.531 ns                                ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                       ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[9]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.633 ns                                ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                        ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.627 ns                   ; 1.260 ns                 ;
; 0.653 ns                                ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                        ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.627 ns                   ; 1.280 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[3]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[1]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.673 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.741 ns                 ;
; 0.674 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.742 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.688 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg5                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.756 ns                 ;
; 0.689 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg4                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.758 ns                 ;
; 0.689 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.757 ns                 ;
; 0.690 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.758 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[9]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.691 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg5                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.760 ns                 ;
; 0.692 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg6                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.761 ns                 ;
; 0.693 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg3 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.732 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg3 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.733 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg4 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.736 ns                 ;
; 0.698 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.767 ns                 ;
; 0.699 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg6                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.767 ns                 ;
; 0.701 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.741 ns                 ;
; 0.702 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.742 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg2 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.743 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg5 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.744 ns                 ;
; 0.705 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.774 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg6 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.745 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg6 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.745 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg7 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.746 ns                 ;
; 0.707 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.776 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg7 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.751 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg4 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.752 ns                 ;
; 0.716 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 0.785 ns                 ;
; 0.716 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg5                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.756 ns                 ;
; 0.717 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg4                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.758 ns                 ;
; 0.717 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.757 ns                 ;
; 0.718 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.758 ns                 ;
; 0.719 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg5                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.760 ns                 ;
; 0.720 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg6                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.761 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg5 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.760 ns                 ;
; 0.726 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.767 ns                 ;
; 0.727 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg6                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.767 ns                 ;
; 0.733 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.774 ns                 ;
; 0.735 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.776 ns                 ;
; 0.744 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.785 ns                 ;
; 0.760 ns                                ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                        ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.627 ns                   ; 1.387 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; YCbCr2RGB:u8|Z_OUT[5]                                                                                                                                        ; YCbCr2RGB:u8|oBlue[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; YCbCr2RGB:u8|Z_OUT[4]                                                                                                                                        ; YCbCr2RGB:u8|oBlue[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                     ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.811 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; VGA_Ctrl:u9|V_Cont[0]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.820 ns                                ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.835 ns                                ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.843 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.856 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.879 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.895 ns                 ;
; 0.881 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.897 ns                 ;
; 0.924 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg2                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.992 ns                 ;
; 0.925 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg0                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 0.993 ns                 ;
; 0.935 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg4                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 1.003 ns                 ;
; 0.937 ns                                ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                        ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.627 ns                   ; 1.564 ns                 ;
; 0.938 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg0                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 1.007 ns                 ;
; 0.940 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~portb_address_reg1                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.068 ns                   ; 1.008 ns                 ;
; 0.940 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[8]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.020 ns                   ; 0.960 ns                 ;
; 0.943 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg1 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.982 ns                 ;
; 0.943 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~portb_address_reg1                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 1.012 ns                 ;
; 0.947 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[8]                                       ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_datain_reg0                                          ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.069 ns                   ; 1.016 ns                 ;
; 0.950 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg0                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 0.990 ns                 ;
; 0.955 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg2                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 0.996 ns                 ;
; 0.956 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[4]                                       ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg0                                          ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.065 ns                   ; 1.021 ns                 ;
; 0.958 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg0 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 0.997 ns                 ;
; 0.959 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[5]                                       ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_datain_reg1                                          ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.065 ns                   ; 1.024 ns                 ;
; 0.960 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|q_b[15]                                      ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~porta_datain_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.063 ns                   ; 1.023 ns                 ;
; 0.963 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg4                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 1.003 ns                 ;
; 0.965 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.073 ns                   ; 1.038 ns                 ;
; 0.965 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 0.968 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg1                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 1.008 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg0 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 1.008 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg1 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.039 ns                   ; 1.008 ns                 ;
; 0.970 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[2]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a1~porta_address_reg2                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 1.010 ns                 ;
; 0.971 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[0]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg0                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 1.012 ns                 ;
; 0.976 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[1]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a8~porta_address_reg1                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.041 ns                   ; 1.017 ns                 ;
; 0.978 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg7 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.043 ns                   ; 1.021 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg3 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.043 ns                   ; 1.022 ns                 ;
; 0.980 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.076 ns                   ; 1.056 ns                 ;
; 0.980 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~portb_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.061 ns                   ; 1.041 ns                 ;
; 0.983 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.073 ns                   ; 1.056 ns                 ;
; 0.985 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.073 ns                   ; 1.058 ns                 ;
; 0.985 ns                                ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                        ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.986 ns                                ; YCbCr2RGB:u8|Z_OUT[1]                                                                                                                                        ; YCbCr2RGB:u8|oBlue[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.998 ns                 ;
; 0.987 ns                                ; YCbCr2RGB:u8|Z_OUT[3]                                                                                                                                        ; YCbCr2RGB:u8|oBlue[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.999 ns                 ;
; 0.987 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~portb_address_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.073 ns                   ; 1.060 ns                 ;
; 0.987 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg4                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.076 ns                   ; 1.063 ns                 ;
; 0.987 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[5]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~portb_address_reg5                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.061 ns                   ; 1.048 ns                 ;
; 0.988 ns                                ; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                        ; YCbCr2RGB:u8|oBlue[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.000 ns                 ;
; 0.990 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~portb_address_reg3                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.061 ns                   ; 1.051 ns                 ;
; 0.993 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a4~porta_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 1.038 ns                 ;
; 0.993 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~portb_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.061 ns                   ; 1.054 ns                 ;
; 0.994 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.010 ns                 ;
; 0.994 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[3]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.020 ns                   ; 1.014 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg5 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.043 ns                   ; 1.039 ns                 ;
; 0.997 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~portb_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.061 ns                   ; 1.058 ns                 ;
; 0.997 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[4]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~portb_address_reg4                                        ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.078 ns                   ; 1.075 ns                 ;
; 0.998 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[7]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.020 ns                   ; 1.018 ns                 ;
; 1.000 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg3 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 1.040 ns                 ;
; 1.000 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg9                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.053 ns                   ; 1.053 ns                 ;
; 1.001 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[6]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a2~portb_address_reg6                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.061 ns                   ; 1.062 ns                 ;
; 1.001 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.017 ns                 ;
; 1.002 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[6]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.020 ns                   ; 1.022 ns                 ;
; 1.003 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2~porta_address_reg7 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.040 ns                   ; 1.043 ns                 ;
; 1.004 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.053 ns                   ; 1.057 ns                 ;
; 1.004 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[9]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~portb_address_reg9                                        ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.078 ns                   ; 1.082 ns                 ;
; 1.004 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~portb_address_reg8                                        ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.078 ns                   ; 1.082 ns                 ;
; 1.005 ns                                ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[8]                                                 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~portb_address_reg8                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.053 ns                   ; 1.058 ns                 ;
; 1.006 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9]                            ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.011 ns                   ; 1.017 ns                 ;
; 1.006 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[1]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.020 ns                   ; 1.026 ns                 ;
; 1.007 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[3]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a12~portb_address_reg3                                        ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.078 ns                   ; 1.085 ns                 ;
; 1.008 ns                                ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1|safe_q[7]                                                 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ram_block3a0~porta_address_reg7                                         ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.048 ns                   ; 1.056 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                    ; To Clock ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.598 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                   ; OSC_27   ;
; N/A   ; None         ; 6.503 ns   ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]                                                                    ; OSC_27   ;
; N/A   ; None         ; 6.423 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]                                                                   ; OSC_27   ;
; N/A   ; None         ; 6.411 ns   ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]                                                                   ; OSC_27   ;
; N/A   ; None         ; 6.225 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]                                                                    ; OSC_27   ;
; N/A   ; None         ; 6.206 ns   ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]                                                                    ; OSC_27   ;
; N/A   ; None         ; 6.121 ns   ; DRAM_DQ[15] ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                   ; OSC_27   ;
; N/A   ; None         ; 6.071 ns   ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                    ; OSC_27   ;
; N/A   ; None         ; 6.041 ns   ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                    ; OSC_27   ;
; N/A   ; None         ; 5.976 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]                                                                    ; OSC_27   ;
; N/A   ; None         ; 5.957 ns   ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]                                                                    ; OSC_27   ;
; N/A   ; None         ; 5.930 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                    ; OSC_27   ;
; N/A   ; None         ; 5.923 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]                                                                   ; OSC_27   ;
; N/A   ; None         ; 5.849 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                   ; OSC_27   ;
; N/A   ; None         ; 5.826 ns   ; TD_VS       ; TD_Detect:u2|TD_Stable                                                                                ; TD_HS    ;
; N/A   ; None         ; 5.788 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]                                                                    ; OSC_27   ;
; N/A   ; None         ; 5.489 ns   ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                    ; OSC_27   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[0]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[1]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[2]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[4]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[3]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[6]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[8]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[7]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.398 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[5]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.171 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Active_Video                                                                       ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[17]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[16]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[15]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[10]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[9]                                                                            ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[14]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[13]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[11]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 5.156 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[12]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[6]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[7]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[4]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[5]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[3]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[2]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[1]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.260 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[0]                                                                           ; TD_HS    ;
; N/A   ; None         ; 4.022 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|Window[2]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 4.012 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|YCbCr[10]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.971 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|Window[3]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.970 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|Cr[3]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.889 ns   ; TD_VS       ; TD_Detect:u2|Pre_VS                                                                                   ; TD_HS    ;
; N/A   ; None         ; 3.875 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|YCbCr[8]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 3.874 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|Cb[0]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.834 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|Cr[0]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.804 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|Cb[3]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.791 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|Cr[7]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.787 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|Window[0]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.745 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cb[4]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.742 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|YCbCr[9]                                                                           ; TD_CLK   ;
; N/A   ; None         ; 3.683 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cr[4]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.655 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|YCbCr[11]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.654 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|YCbCr[14]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.644 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Field                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.606 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|FVAL                                                                               ; TD_CLK   ;
; N/A   ; None         ; 3.601 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Window[6]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.598 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|Cb[7]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.598 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|Cb[1]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.596 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|YCbCr[12]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.590 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Cb[6]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.586 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|Cb[5]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.583 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Cr[6]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.575 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|Window[5]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.560 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|Cr[1]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.555 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|Window[1]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.509 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|Window[7]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.448 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|YCbCr[15]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.439 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|YCbCr[13]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.438 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|Cb[2]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.431 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Window[4]                                                                          ; TD_CLK   ;
; N/A   ; None         ; 3.428 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|Cr[5]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 3.395 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|Cr[2]                                                                              ; TD_CLK   ;
; N/A   ; None         ; 1.469 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg0 ; OSC_50   ;
; N/A   ; None         ; 1.469 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg1 ; OSC_50   ;
; N/A   ; None         ; 1.469 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg2 ; OSC_50   ;
; N/A   ; None         ; 1.469 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg3 ; OSC_50   ;
; N/A   ; None         ; 1.469 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg4 ; OSC_50   ;
; N/A   ; None         ; 1.469 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg5 ; OSC_50   ;
; N/A   ; None         ; 1.260 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.114 ns   ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                               ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                             ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                              ; OSC_50   ;
; N/A   ; None         ; 1.020 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                              ; OSC_50   ;
; N/A   ; None         ; 0.948 ns   ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                               ; OSC_50   ;
; N/A   ; None         ; 0.861 ns   ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                               ; OSC_50   ;
; N/A   ; None         ; 0.747 ns   ; KEY[0]      ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                        ; OSC_50   ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                             ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A                                     ; None                                                ; 16.039 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                 ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 15.961 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                 ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 15.838 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                 ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 15.739 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.734 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                 ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 15.717 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.637 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.626 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.489 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.489 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.478 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.426 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.412 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.363 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.352 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.313 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.297 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                 ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 15.291 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.278 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.264 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.227 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 15.207 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.195 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.173 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.165 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.152 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.138 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.079 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 15.039 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.970 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.959 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.957 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.953 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 14.948 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.945 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.935 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.872 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.854 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.812 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.811 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.788 ns  ; VGA_Ctrl:u9|V_Cont[0]                                                                                                                                            ; LED_GREEN[0] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.758 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.747 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.736 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.720 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.707 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.706 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.685 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.681 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.663 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[6] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.610 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 14.588 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 14.580 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.522 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.520 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.516 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.509 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.508 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.500 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                 ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 14.494 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.463 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                                          ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 14.438 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.425 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[7] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.372 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.360 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 14.310 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.266 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.246 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.226 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.184 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.162 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 14.162 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.149 ns  ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.138 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                                           ; I2C_SDAT     ; OSC_50     ;
; N/A                                     ; None                                                ; 14.078 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 14.068 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.001 ns  ; VGA_Ctrl:u9|V_Cont[4]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.984 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.934 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.875 ns  ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.852 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.830 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.736 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.709 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 13.666 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[2] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.652 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.602 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.600 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[3] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.481 ns  ; VGA_Ctrl:u9|V_Cont[7]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.459 ns  ; VGA_Ctrl:u9|V_Cont[6]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.458 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[5] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.404 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.320 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.277 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.231 ns  ; VGA_Ctrl:u9|V_Cont[8]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.217 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[4] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.033 ns  ; VGA_Ctrl:u9|V_Cont[10]                                                                                                                                           ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 12.949 ns  ; VGA_Ctrl:u9|V_Cont[9]                                                                                                                                            ; LED_GREEN[8] ; OSC_27     ;
; N/A                                     ; None                                                ; 12.708 ns  ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                              ; VGA_VS       ; OSC_27     ;
; N/A                                     ; None                                                ; 12.691 ns  ; VGA_Ctrl:u9|V_Cont[5]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 12.379 ns  ; VGA_Ctrl:u9|V_Cont[1]                                                                                                                                            ; LED_GREEN[1] ; OSC_27     ;
; N/A                                     ; None                                                ; 12.028 ns  ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                                                                                   ; I2C_SCLK     ; OSC_50     ;
; N/A                                     ; None                                                ; 11.812 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.750 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.614 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.600 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.514 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.496 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.452 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.434 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.382 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.375 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.344 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.320 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.316 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.302 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.298 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.284 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.282 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.241 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.184 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.179 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.170 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.146 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.132 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.103 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.077 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.059 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.043 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.029 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 11.011 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 10.959 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.949 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 10.907 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.813 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 10.805 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.804 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.799 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 10.787 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.746 ns  ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                            ; LED_RED[0]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.673 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.635 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.606 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.574 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 10.544 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.541 ns  ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[6]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.532 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.479 ns  ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[6]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.408 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.394 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.343 ns  ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[6]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.329 ns  ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[6]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.303 ns  ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                            ; LED_RED[3]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.302 ns  ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; VGA_BLANK    ; OSC_27     ;
; N/A                                     ; None                                                ; 10.189 ns  ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                            ; LED_RED[1]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.169 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.120 ns  ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                            ; LED_RED[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.104 ns  ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[6]   ; OSC_27     ;
; N/A                                     ; None                                                ; 10.021 ns  ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                              ; VGA_HS       ; OSC_27     ;
; N/A                                     ; None                                                ; 9.897 ns   ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.875 ns   ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.865 ns   ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.832 ns   ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[6]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.813 ns   ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.803 ns   ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.711 ns   ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                           ; LED_RED[8]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.694 ns   ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.677 ns   ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.667 ns   ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.663 ns   ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.656 ns   ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.649 ns   ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                            ; LED_RED[8]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.594 ns   ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.556 ns   ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.521 ns   ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                            ; LED_RED[2]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.513 ns   ; VGA_Ctrl:u9|H_Cont[9]                                                                                                                                            ; LED_RED[8]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.499 ns   ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                            ; LED_RED[8]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.494 ns   ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.367 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[15]  ; OSC_27     ;
; N/A                                     ; None                                                ; 9.358 ns   ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                            ; LED_RED[8]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.258 ns   ; VGA_Ctrl:u9|H_Cont[7]                                                                                                                                            ; LED_RED[8]   ; OSC_27     ;
; N/A                                     ; None                                                ; 9.069 ns   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|q_a[15] ; DRAM_DQ[15]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.908 ns   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|q_a[13] ; DRAM_DQ[13]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.705 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[13]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.669 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[10]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.654 ns   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|q_a[12] ; DRAM_DQ[12]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.642 ns   ; YCbCr2RGB:u8|oGreen[2]                                                                                                                                           ; VGA_G[2]     ; OSC_27     ;
; N/A                                     ; None                                                ; 8.639 ns   ; YCbCr2RGB:u8|oRed[0]                                                                                                                                             ; VGA_R[0]     ; OSC_27     ;
; N/A                                     ; None                                                ; 8.602 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[4]   ; OSC_27     ;
; N/A                                     ; None                                                ; 8.561 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[12]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.507 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[11]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.498 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[7]   ; OSC_27     ;
; N/A                                     ; None                                                ; 8.491 ns   ; YCbCr2RGB:u8|oGreen[5]                                                                                                                                           ; VGA_G[5]     ; OSC_27     ;
; N/A                                     ; None                                                ; 8.483 ns   ; YCbCr2RGB:u8|oRed[4]                                                                                                                                             ; VGA_R[4]     ; OSC_27     ;
; N/A                                     ; None                                                ; 8.472 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[9]   ; OSC_27     ;
; N/A                                     ; None                                                ; 8.435 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[5]   ; OSC_27     ;
; N/A                                     ; None                                                ; 8.414 ns   ; YCbCr2RGB:u8|oRed[5]                                                                                                                                             ; VGA_R[5]     ; OSC_27     ;
; N/A                                     ; None                                                ; 8.357 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[14]  ; OSC_27     ;
; N/A                                     ; None                                                ; 8.348 ns   ; YCbCr2RGB:u8|oGreen[0]                                                                                                                                           ; VGA_G[0]     ; OSC_27     ;
; N/A                                     ; None                                                ; 8.339 ns   ; Sdram_Control_4Port:u6|mWR                                                                                                                                       ; DRAM_DQ[1]   ; OSC_27     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                  ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-------------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To       ;
+-------+-------------------+-----------------+-------------+----------+
; N/A   ; None              ; 10.855 ns       ; DPDT_SW[14] ; HEX3[6]  ;
; N/A   ; None              ; 10.823 ns       ; DPDT_SW[15] ; HEX3[6]  ;
; N/A   ; None              ; 10.792 ns       ; DPDT_SW[14] ; HEX3[5]  ;
; N/A   ; None              ; 10.764 ns       ; DPDT_SW[15] ; HEX3[5]  ;
; N/A   ; None              ; 10.708 ns       ; DPDT_SW[14] ; HEX3[0]  ;
; N/A   ; None              ; 10.672 ns       ; DPDT_SW[15] ; HEX3[0]  ;
; N/A   ; None              ; 10.595 ns       ; DPDT_SW[14] ; HEX3[4]  ;
; N/A   ; None              ; 10.593 ns       ; DPDT_SW[14] ; HEX3[3]  ;
; N/A   ; None              ; 10.560 ns       ; DPDT_SW[15] ; HEX3[4]  ;
; N/A   ; None              ; 10.558 ns       ; DPDT_SW[15] ; HEX3[3]  ;
; N/A   ; None              ; 10.551 ns       ; DPDT_SW[14] ; HEX3[1]  ;
; N/A   ; None              ; 10.548 ns       ; DPDT_SW[14] ; HEX3[2]  ;
; N/A   ; None              ; 10.537 ns       ; DPDT_SW[13] ; HEX3[6]  ;
; N/A   ; None              ; 10.519 ns       ; DPDT_SW[15] ; HEX3[2]  ;
; N/A   ; None              ; 10.518 ns       ; DPDT_SW[15] ; HEX3[1]  ;
; N/A   ; None              ; 10.479 ns       ; DPDT_SW[13] ; HEX3[5]  ;
; N/A   ; None              ; 10.388 ns       ; DPDT_SW[13] ; HEX3[0]  ;
; N/A   ; None              ; 10.280 ns       ; DPDT_SW[13] ; HEX3[4]  ;
; N/A   ; None              ; 10.275 ns       ; DPDT_SW[13] ; HEX3[3]  ;
; N/A   ; None              ; 10.233 ns       ; DPDT_SW[13] ; HEX3[1]  ;
; N/A   ; None              ; 10.232 ns       ; DPDT_SW[13] ; HEX3[2]  ;
; N/A   ; None              ; 10.036 ns       ; KEY[0]      ; TD_RESET ;
; N/A   ; None              ; 9.389 ns        ; DPDT_SW[16] ; HEX4[3]  ;
; N/A   ; None              ; 9.305 ns        ; DPDT_SW[17] ; HEX4[3]  ;
; N/A   ; None              ; 9.268 ns        ; DPDT_SW[16] ; HEX4[5]  ;
; N/A   ; None              ; 9.146 ns        ; DPDT_SW[17] ; HEX4[5]  ;
; N/A   ; None              ; 9.106 ns        ; DPDT_SW[16] ; HEX4[0]  ;
; N/A   ; None              ; 9.058 ns        ; DPDT_SW[16] ; HEX4[2]  ;
; N/A   ; None              ; 9.022 ns        ; DPDT_SW[17] ; HEX4[0]  ;
; N/A   ; None              ; 9.009 ns        ; DPDT_SW[17] ; HEX4[2]  ;
; N/A   ; None              ; 8.306 ns        ; DPDT_SW[17] ; HEX4[6]  ;
; N/A   ; None              ; 8.294 ns        ; DPDT_SW[16] ; HEX4[4]  ;
; N/A   ; None              ; 7.769 ns        ; DPDT_SW[9]  ; HEX2[3]  ;
; N/A   ; None              ; 7.732 ns        ; DPDT_SW[9]  ; HEX2[0]  ;
; N/A   ; None              ; 7.722 ns        ; DPDT_SW[9]  ; HEX2[2]  ;
; N/A   ; None              ; 7.607 ns        ; DPDT_SW[9]  ; HEX2[1]  ;
; N/A   ; None              ; 7.490 ns        ; DPDT_SW[8]  ; HEX2[3]  ;
; N/A   ; None              ; 7.479 ns        ; DPDT_SW[8]  ; HEX2[0]  ;
; N/A   ; None              ; 7.459 ns        ; DPDT_SW[9]  ; HEX2[6]  ;
; N/A   ; None              ; 7.440 ns        ; DPDT_SW[8]  ; HEX2[2]  ;
; N/A   ; None              ; 7.438 ns        ; DPDT_SW[7]  ; HEX1[1]  ;
; N/A   ; None              ; 7.418 ns        ; DPDT_SW[9]  ; HEX2[5]  ;
; N/A   ; None              ; 7.394 ns        ; DPDT_SW[9]  ; HEX2[4]  ;
; N/A   ; None              ; 7.378 ns        ; DPDT_SW[2]  ; HEX0[0]  ;
; N/A   ; None              ; 7.355 ns        ; DPDT_SW[2]  ; HEX0[1]  ;
; N/A   ; None              ; 7.349 ns        ; DPDT_SW[2]  ; HEX0[2]  ;
; N/A   ; None              ; 7.325 ns        ; DPDT_SW[10] ; HEX2[3]  ;
; N/A   ; None              ; 7.324 ns        ; DPDT_SW[8]  ; HEX2[1]  ;
; N/A   ; None              ; 7.314 ns        ; DPDT_SW[10] ; HEX2[0]  ;
; N/A   ; None              ; 7.309 ns        ; DPDT_SW[7]  ; HEX1[6]  ;
; N/A   ; None              ; 7.279 ns        ; DPDT_SW[10] ; HEX2[2]  ;
; N/A   ; None              ; 7.272 ns        ; DPDT_SW[7]  ; HEX1[0]  ;
; N/A   ; None              ; 7.208 ns        ; DPDT_SW[11] ; HEX2[3]  ;
; N/A   ; None              ; 7.198 ns        ; DPDT_SW[11] ; HEX2[0]  ;
; N/A   ; None              ; 7.177 ns        ; DPDT_SW[8]  ; HEX2[6]  ;
; N/A   ; None              ; 7.173 ns        ; DPDT_SW[12] ; HEX3[6]  ;
; N/A   ; None              ; 7.171 ns        ; DPDT_SW[1]  ; HEX0[1]  ;
; N/A   ; None              ; 7.164 ns        ; DPDT_SW[1]  ; HEX0[2]  ;
; N/A   ; None              ; 7.163 ns        ; DPDT_SW[10] ; HEX2[1]  ;
; N/A   ; None              ; 7.162 ns        ; DPDT_SW[11] ; HEX2[2]  ;
; N/A   ; None              ; 7.162 ns        ; DPDT_SW[1]  ; HEX0[0]  ;
; N/A   ; None              ; 7.142 ns        ; DPDT_SW[8]  ; HEX2[4]  ;
; N/A   ; None              ; 7.140 ns        ; DPDT_SW[8]  ; HEX2[5]  ;
; N/A   ; None              ; 7.139 ns        ; DPDT_SW[7]  ; HEX1[5]  ;
; N/A   ; None              ; 7.124 ns        ; DPDT_SW[2]  ; HEX0[3]  ;
; N/A   ; None              ; 7.120 ns        ; DPDT_SW[2]  ; HEX0[4]  ;
; N/A   ; None              ; 7.108 ns        ; DPDT_SW[2]  ; HEX0[6]  ;
; N/A   ; None              ; 7.107 ns        ; DPDT_SW[12] ; HEX3[5]  ;
; N/A   ; None              ; 7.088 ns        ; DPDT_SW[2]  ; HEX0[5]  ;
; N/A   ; None              ; 7.046 ns        ; DPDT_SW[11] ; HEX2[1]  ;
; N/A   ; None              ; 7.028 ns        ; DPDT_SW[12] ; HEX3[0]  ;
; N/A   ; None              ; 7.009 ns        ; DPDT_SW[10] ; HEX2[6]  ;
; N/A   ; None              ; 6.992 ns        ; DPDT_SW[7]  ; HEX1[3]  ;
; N/A   ; None              ; 6.979 ns        ; DPDT_SW[10] ; HEX2[4]  ;
; N/A   ; None              ; 6.953 ns        ; DPDT_SW[7]  ; HEX1[2]  ;
; N/A   ; None              ; 6.952 ns        ; DPDT_SW[10] ; HEX2[5]  ;
; N/A   ; None              ; 6.945 ns        ; DPDT_SW[7]  ; HEX1[4]  ;
; N/A   ; None              ; 6.936 ns        ; DPDT_SW[1]  ; HEX0[3]  ;
; N/A   ; None              ; 6.926 ns        ; DPDT_SW[1]  ; HEX0[5]  ;
; N/A   ; None              ; 6.924 ns        ; DPDT_SW[1]  ; HEX0[6]  ;
; N/A   ; None              ; 6.912 ns        ; DPDT_SW[12] ; HEX3[3]  ;
; N/A   ; None              ; 6.910 ns        ; DPDT_SW[12] ; HEX3[4]  ;
; N/A   ; None              ; 6.905 ns        ; DPDT_SW[1]  ; HEX0[4]  ;
; N/A   ; None              ; 6.889 ns        ; DPDT_SW[11] ; HEX2[6]  ;
; N/A   ; None              ; 6.876 ns        ; DPDT_SW[0]  ; HEX0[0]  ;
; N/A   ; None              ; 6.872 ns        ; DPDT_SW[12] ; HEX3[1]  ;
; N/A   ; None              ; 6.870 ns        ; DPDT_SW[12] ; HEX3[2]  ;
; N/A   ; None              ; 6.861 ns        ; DPDT_SW[11] ; HEX2[4]  ;
; N/A   ; None              ; 6.860 ns        ; DPDT_SW[11] ; HEX2[5]  ;
; N/A   ; None              ; 6.854 ns        ; DPDT_SW[0]  ; HEX0[1]  ;
; N/A   ; None              ; 6.850 ns        ; DPDT_SW[0]  ; HEX0[2]  ;
; N/A   ; None              ; 6.795 ns        ; DPDT_SW[6]  ; HEX1[1]  ;
; N/A   ; None              ; 6.666 ns        ; DPDT_SW[6]  ; HEX1[6]  ;
; N/A   ; None              ; 6.656 ns        ; DPDT_SW[5]  ; HEX1[1]  ;
; N/A   ; None              ; 6.640 ns        ; DPDT_SW[6]  ; HEX1[0]  ;
; N/A   ; None              ; 6.622 ns        ; DPDT_SW[0]  ; HEX0[4]  ;
; N/A   ; None              ; 6.622 ns        ; DPDT_SW[0]  ; HEX0[3]  ;
; N/A   ; None              ; 6.610 ns        ; DPDT_SW[0]  ; HEX0[6]  ;
; N/A   ; None              ; 6.610 ns        ; DPDT_SW[0]  ; HEX0[5]  ;
; N/A   ; None              ; 6.525 ns        ; DPDT_SW[5]  ; HEX1[6]  ;
; N/A   ; None              ; 6.514 ns        ; DPDT_SW[5]  ; HEX1[0]  ;
; N/A   ; None              ; 6.502 ns        ; DPDT_SW[6]  ; HEX1[5]  ;
; N/A   ; None              ; 6.422 ns        ; DPDT_SW[4]  ; HEX1[1]  ;
; N/A   ; None              ; 6.389 ns        ; DPDT_SW[5]  ; HEX1[5]  ;
; N/A   ; None              ; 6.349 ns        ; DPDT_SW[6]  ; HEX1[3]  ;
; N/A   ; None              ; 6.326 ns        ; DPDT_SW[6]  ; HEX1[4]  ;
; N/A   ; None              ; 6.304 ns        ; DPDT_SW[6]  ; HEX1[2]  ;
; N/A   ; None              ; 6.294 ns        ; DPDT_SW[4]  ; HEX1[6]  ;
; N/A   ; None              ; 6.268 ns        ; DPDT_SW[4]  ; HEX1[0]  ;
; N/A   ; None              ; 6.209 ns        ; DPDT_SW[5]  ; HEX1[3]  ;
; N/A   ; None              ; 6.191 ns        ; DPDT_SW[5]  ; HEX1[4]  ;
; N/A   ; None              ; 6.169 ns        ; DPDT_SW[5]  ; HEX1[2]  ;
; N/A   ; None              ; 6.161 ns        ; DPDT_SW[4]  ; HEX1[5]  ;
; N/A   ; None              ; 6.130 ns        ; DPDT_SW[3]  ; HEX0[0]  ;
; N/A   ; None              ; 6.107 ns        ; DPDT_SW[3]  ; HEX0[1]  ;
; N/A   ; None              ; 6.096 ns        ; DPDT_SW[3]  ; HEX0[2]  ;
; N/A   ; None              ; 5.980 ns        ; DPDT_SW[4]  ; HEX1[3]  ;
; N/A   ; None              ; 5.957 ns        ; DPDT_SW[4]  ; HEX1[4]  ;
; N/A   ; None              ; 5.931 ns        ; DPDT_SW[4]  ; HEX1[2]  ;
; N/A   ; None              ; 5.876 ns        ; DPDT_SW[3]  ; HEX0[3]  ;
; N/A   ; None              ; 5.872 ns        ; DPDT_SW[3]  ; HEX0[4]  ;
; N/A   ; None              ; 5.865 ns        ; DPDT_SW[3]  ; HEX0[5]  ;
; N/A   ; None              ; 5.855 ns        ; DPDT_SW[3]  ; HEX0[6]  ;
; N/A   ; None              ; 5.155 ns        ; OSC_27      ; VGA_CLK  ;
+-------+-------------------+-----------------+-------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                       ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                    ; To Clock ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.517 ns ; KEY[0]      ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                        ; OSC_50   ;
; N/A           ; None        ; -0.631 ns ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                               ; OSC_50   ;
; N/A           ; None        ; -0.718 ns ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                               ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                             ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                             ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                             ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                             ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                             ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                             ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.751 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                              ; OSC_50   ;
; N/A           ; None        ; -0.884 ns ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                               ; OSC_50   ;
; N/A           ; None        ; -1.030 ns ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                             ; OSC_50   ;
; N/A           ; None        ; -1.200 ns ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg0 ; OSC_50   ;
; N/A           ; None        ; -1.200 ns ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg1 ; OSC_50   ;
; N/A           ; None        ; -1.200 ns ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg2 ; OSC_50   ;
; N/A           ; None        ; -1.200 ns ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg3 ; OSC_50   ;
; N/A           ; None        ; -1.200 ns ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg4 ; OSC_50   ;
; N/A           ; None        ; -1.200 ns ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ram_block1a0~porta_address_reg5 ; OSC_50   ;
; N/A           ; None        ; -3.165 ns ; TD_DATA[2]  ; ITU_656_Decoder:u4|Cr[2]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.198 ns ; TD_DATA[5]  ; ITU_656_Decoder:u4|Cr[5]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.201 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Window[4]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.208 ns ; TD_DATA[2]  ; ITU_656_Decoder:u4|Cb[2]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.209 ns ; TD_DATA[5]  ; ITU_656_Decoder:u4|YCbCr[13]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.218 ns ; TD_DATA[7]  ; ITU_656_Decoder:u4|YCbCr[15]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.279 ns ; TD_DATA[7]  ; ITU_656_Decoder:u4|Window[7]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.325 ns ; TD_DATA[1]  ; ITU_656_Decoder:u4|Window[1]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.330 ns ; TD_DATA[1]  ; ITU_656_Decoder:u4|Cr[1]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.345 ns ; TD_DATA[5]  ; ITU_656_Decoder:u4|Window[5]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.353 ns ; TD_DATA[6]  ; ITU_656_Decoder:u4|Cr[6]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.356 ns ; TD_DATA[5]  ; ITU_656_Decoder:u4|Cb[5]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.360 ns ; TD_DATA[6]  ; ITU_656_Decoder:u4|Cb[6]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.366 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|YCbCr[12]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.368 ns ; TD_DATA[7]  ; ITU_656_Decoder:u4|Cb[7]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.368 ns ; TD_DATA[1]  ; ITU_656_Decoder:u4|Cb[1]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.371 ns ; TD_DATA[6]  ; ITU_656_Decoder:u4|Window[6]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.376 ns ; TD_DATA[5]  ; ITU_656_Decoder:u4|FVAL                                                                               ; TD_CLK   ;
; N/A           ; None        ; -3.414 ns ; TD_DATA[6]  ; ITU_656_Decoder:u4|Field                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.424 ns ; TD_DATA[6]  ; ITU_656_Decoder:u4|YCbCr[14]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.425 ns ; TD_DATA[3]  ; ITU_656_Decoder:u4|YCbCr[11]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.453 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cr[4]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.512 ns ; TD_DATA[1]  ; ITU_656_Decoder:u4|YCbCr[9]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -3.515 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cb[4]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.557 ns ; TD_DATA[0]  ; ITU_656_Decoder:u4|Window[0]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.561 ns ; TD_DATA[7]  ; ITU_656_Decoder:u4|Cr[7]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.574 ns ; TD_DATA[3]  ; ITU_656_Decoder:u4|Cb[3]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.604 ns ; TD_DATA[0]  ; ITU_656_Decoder:u4|Cr[0]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.644 ns ; TD_DATA[0]  ; ITU_656_Decoder:u4|Cb[0]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.645 ns ; TD_DATA[0]  ; ITU_656_Decoder:u4|YCbCr[8]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -3.659 ns ; TD_VS       ; TD_Detect:u2|Pre_VS                                                                                   ; TD_HS    ;
; N/A           ; None        ; -3.740 ns ; TD_DATA[3]  ; ITU_656_Decoder:u4|Cr[3]                                                                              ; TD_CLK   ;
; N/A           ; None        ; -3.741 ns ; TD_DATA[3]  ; ITU_656_Decoder:u4|Window[3]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.768 ns ; TD_VS       ; TD_Detect:u2|TD_Stable                                                                                ; TD_HS    ;
; N/A           ; None        ; -3.782 ns ; TD_DATA[2]  ; ITU_656_Decoder:u4|YCbCr[10]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -3.792 ns ; TD_DATA[2]  ; ITU_656_Decoder:u4|Window[2]                                                                          ; TD_CLK   ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[6]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[7]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[4]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[5]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[3]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[2]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[1]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.030 ns ; TD_VS       ; TD_Detect:u2|Stable_Cont[0]                                                                           ; TD_HS    ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[17]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[16]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[15]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[10]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[9]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[14]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[13]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[11]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.926 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[12]                                                                           ; TD_CLK   ;
; N/A           ; None        ; -4.941 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Active_Video                                                                       ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[0]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[1]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[2]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[4]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[3]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[6]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[8]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[7]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.168 ns ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[5]                                                                            ; TD_CLK   ;
; N/A           ; None        ; -5.259 ns ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.558 ns ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.619 ns ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                   ; OSC_27   ;
; N/A           ; None        ; -5.693 ns ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]                                                                   ; OSC_27   ;
; N/A           ; None        ; -5.700 ns ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.727 ns ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.746 ns ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.811 ns ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.841 ns ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.891 ns ; DRAM_DQ[15] ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                   ; OSC_27   ;
; N/A           ; None        ; -5.976 ns ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]                                                                    ; OSC_27   ;
; N/A           ; None        ; -5.995 ns ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]                                                                    ; OSC_27   ;
; N/A           ; None        ; -6.181 ns ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]                                                                   ; OSC_27   ;
; N/A           ; None        ; -6.193 ns ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]                                                                   ; OSC_27   ;
; N/A           ; None        ; -6.273 ns ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]                                                                    ; OSC_27   ;
; N/A           ; None        ; -6.368 ns ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                   ; OSC_27   ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Wed Jun 20 13:24:19 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "TD_HS" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_AV_Config:u1|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "VGA_Ctrl:u9|oVGA_HS" as buffer
Info: Found timing assignments -- calculating delays
Info: Using auto detected offset of 2.95 ns between base clock "OSC_50" and derived clock "Reset_Delay:u3|oRST_0" because no offset is specified
Info: Slack time is 2.791 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]" and destination register "Sdram_Control_4Port:u6|mADDR[21]"
    Info: Fmax is 154.61 MHz (period= 6.468 ns)
    Info: + Largest register to register requirement is 9.066 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.875 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.021 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 592; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[21]'
                Info: Total cell delay = 0.537 ns ( 20.29 % )
                Info: Total interconnect delay = 2.110 ns ( 79.71 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 592; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.626 ns; Loc. = LCFF_X18_Y15_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]'
                Info: Total cell delay = 0.537 ns ( 20.45 % )
                Info: Total interconnect delay = 2.089 ns ( 79.55 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.275 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp|dffe5a[3]'
        Info: 2: + IC(1.209 ns) + CELL(0.393 ns) = 1.602 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|op_2~151'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.673 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|op_2~153'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.744 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|op_2~155'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.903 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|op_2~157'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.313 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 4; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|op_2~158'
        Info: 7: + IC(1.464 ns) + CELL(0.420 ns) = 4.197 ns; Loc. = LCCOMB_X28_Y16_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|op_1~178'
        Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 4.606 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u6|RD_MASK[1]~584'
        Info: 9: + IC(1.009 ns) + CELL(0.660 ns) = 6.275 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[21]'
        Info: Total cell delay = 2.334 ns ( 37.20 % )
        Info: Total interconnect delay = 3.941 ns ( 62.80 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 50.62 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" between source register "AUDIO_DAC:u12|LRCK_1X_DIV[3]" and destination register "AUDIO_DAC:u12|LRCK_1X_DIV[0]"
    Info: Fmax is 324.36 MHz (period= 3.083 ns)
    Info: + Largest register to register requirement is 53.489 ns
        Info: + Setup relationship between source and destination is 53.703 ns
            Info: + Latch edge is 51.319 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 53.703 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 53.703 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to destination register is 2.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.626 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 3; REG Node = 'AUDIO_DAC:u12|LRCK_1X_DIV[0]'
                Info: Total cell delay = 0.537 ns ( 20.45 % )
                Info: Total interconnect delay = 2.089 ns ( 79.55 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to source register is 2.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.626 ns; Loc. = LCFF_X1_Y34_N7; Fanout = 3; REG Node = 'AUDIO_DAC:u12|LRCK_1X_DIV[3]'
                Info: Total cell delay = 0.537 ns ( 20.45 % )
                Info: Total interconnect delay = 2.089 ns ( 79.55 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.869 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N7; Fanout = 3; REG Node = 'AUDIO_DAC:u12|LRCK_1X_DIV[3]'
        Info: 2: + IC(0.343 ns) + CELL(0.438 ns) = 0.781 ns; Loc. = LCCOMB_X1_Y34_N28; Fanout = 1; COMB Node = 'AUDIO_DAC:u12|LessThan1~141'
        Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.449 ns; Loc. = LCCOMB_X1_Y34_N26; Fanout = 1; COMB Node = 'AUDIO_DAC:u12|LessThan1~142'
        Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.118 ns; Loc. = LCCOMB_X1_Y34_N18; Fanout = 10; COMB Node = 'AUDIO_DAC:u12|LessThan1~143'
        Info: 5: + IC(0.241 ns) + CELL(0.510 ns) = 2.869 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 3; REG Node = 'AUDIO_DAC:u12|LRCK_1X_DIV[0]'
        Info: Total cell delay = 1.788 ns ( 62.32 % )
        Info: Total interconnect delay = 1.081 ns ( 37.68 % )
Info: Slack time is 14.881 ns for clock "OSC_50" between source register "Reset_Delay:u3|Cont[7]" and destination register "Reset_Delay:u3|Cont[1]"
    Info: Fmax is 195.35 MHz (period= 5.119 ns)
    Info: + Largest register to register requirement is 19.786 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "OSC_50" to destination register is 2.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'OSC_50~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X32_Y20_N13; Fanout = 3; REG Node = 'Reset_Delay:u3|Cont[1]'
                Info: Total cell delay = 1.536 ns ( 56.97 % )
                Info: Total interconnect delay = 1.160 ns ( 43.03 % )
            Info: - Longest clock path from clock "OSC_50" to source register is 2.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'OSC_50~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X32_Y20_N25; Fanout = 3; REG Node = 'Reset_Delay:u3|Cont[7]'
                Info: Total cell delay = 1.536 ns ( 56.97 % )
                Info: Total interconnect delay = 1.160 ns ( 43.03 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.905 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y20_N25; Fanout = 3; REG Node = 'Reset_Delay:u3|Cont[7]'
        Info: 2: + IC(1.060 ns) + CELL(0.410 ns) = 1.470 ns; Loc. = LCCOMB_X31_Y19_N6; Fanout = 1; COMB Node = 'Reset_Delay:u3|Equal0~199'
        Info: 3: + IC(0.269 ns) + CELL(0.410 ns) = 2.149 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 1; COMB Node = 'Reset_Delay:u3|Equal0~200'
        Info: 4: + IC(0.244 ns) + CELL(0.393 ns) = 2.786 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 5; COMB Node = 'Reset_Delay:u3|Equal0~204'
        Info: 5: + IC(0.254 ns) + CELL(0.275 ns) = 3.315 ns; Loc. = LCCOMB_X31_Y19_N14; Fanout = 21; COMB Node = 'Reset_Delay:u3|Equal0~205'
        Info: 6: + IC(0.930 ns) + CELL(0.660 ns) = 4.905 ns; Loc. = LCFF_X32_Y20_N13; Fanout = 3; REG Node = 'Reset_Delay:u3|Cont[1]'
        Info: Total cell delay = 2.148 ns ( 43.79 % )
        Info: Total interconnect delay = 2.757 ns ( 56.21 % )
Info: No valid register-to-register data paths exist for clock "Reset_Delay:u3|oRST_0"
Info: Slack time is 24.157 ns for clock "TD_CLK" between source register "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]" and destination register "ITU_656_Decoder:u4|Data_Valid"
    Info: Fmax is 77.64 MHz (period= 12.88 ns)
    Info: + Largest register to register requirement is 36.868 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "TD_CLK" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "TD_CLK" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.045 ns
            Info: + Shortest clock path from clock "TD_CLK" to destination register is 3.341 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'
                Info: 2: + IC(1.954 ns) + CELL(0.537 ns) = 3.341 ns; Loc. = LCFF_X35_Y35_N9; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|Data_Valid'
                Info: Total cell delay = 1.387 ns ( 41.51 % )
                Info: Total interconnect delay = 1.954 ns ( 58.49 % )
            Info: - Longest clock path from clock "TD_CLK" to source register is 3.296 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'
                Info: 2: + IC(1.909 ns) + CELL(0.537 ns) = 3.296 ns; Loc. = LCFF_X37_Y34_N5; Fanout = 3; REG Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]'
                Info: Total cell delay = 1.387 ns ( 42.08 % )
                Info: Total interconnect delay = 1.909 ns ( 57.92 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 12.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y34_N5; Fanout = 3; REG Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFStage[1]'
        Info: 2: + IC(0.521 ns) + CELL(0.414 ns) = 0.935 ns; Loc. = LCCOMB_X36_Y34_N8; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_4~83'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.006 ns; Loc. = LCCOMB_X36_Y34_N10; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_4~85'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.077 ns; Loc. = LCCOMB_X36_Y34_N12; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_4~87'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.487 ns; Loc. = LCCOMB_X36_Y34_N14; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_4~88'
        Info: 6: + IC(0.426 ns) + CELL(0.275 ns) = 2.188 ns; Loc. = LCCOMB_X35_Y34_N14; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|StageOut[25]~988'
        Info: 7: + IC(0.403 ns) + CELL(0.414 ns) = 3.005 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_5~81'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.076 ns; Loc. = LCCOMB_X36_Y34_N22; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_5~83'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.147 ns; Loc. = LCCOMB_X36_Y34_N24; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_5~85'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.218 ns; Loc. = LCCOMB_X36_Y34_N26; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_5~87'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.628 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_5~88'
        Info: 12: + IC(0.462 ns) + CELL(0.420 ns) = 4.510 ns; Loc. = LCCOMB_X35_Y34_N10; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|StageOut[30]~992'
        Info: 13: + IC(0.706 ns) + CELL(0.414 ns) = 5.630 ns; Loc. = LCCOMB_X36_Y35_N6; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_6~81'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.701 ns; Loc. = LCCOMB_X36_Y35_N8; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_6~83'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.772 ns; Loc. = LCCOMB_X36_Y35_N10; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_6~85'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.843 ns; Loc. = LCCOMB_X36_Y35_N12; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_6~87'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 6.253 ns; Loc. = LCCOMB_X36_Y35_N14; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_6~88'
        Info: 18: + IC(1.005 ns) + CELL(0.275 ns) = 7.533 ns; Loc. = LCCOMB_X35_Y34_N8; Fanout = 3; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|StageOut[37]~995'
        Info: 19: + IC(0.679 ns) + CELL(0.393 ns) = 8.605 ns; Loc. = LCCOMB_X36_Y35_N26; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_7~85'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.676 ns; Loc. = LCCOMB_X36_Y35_N28; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_7~87'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 9.086 ns; Loc. = LCCOMB_X36_Y35_N30; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_7~88'
        Info: 22: + IC(0.437 ns) + CELL(0.150 ns) = 9.673 ns; Loc. = LCCOMB_X35_Y35_N12; Fanout = 3; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|StageOut[41]~1009'
        Info: 23: + IC(0.659 ns) + CELL(0.393 ns) = 10.725 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_8~83'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 10.796 ns; Loc. = LCCOMB_X35_Y35_N24; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_8~85'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.867 ns; Loc. = LCCOMB_X35_Y35_N26; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_8~87'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 11.277 ns; Loc. = LCCOMB_X35_Y35_N28; Fanout = 10; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|op_8~88'
        Info: 27: + IC(0.286 ns) + CELL(0.419 ns) = 11.982 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 1; COMB Node = 'Equal0~107'
        Info: 28: + IC(0.267 ns) + CELL(0.378 ns) = 12.627 ns; Loc. = LCCOMB_X35_Y35_N8; Fanout = 1; COMB Node = 'ITU_656_Decoder:u4|always0~3'
        Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 12.711 ns; Loc. = LCFF_X35_Y35_N9; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|Data_Valid'
        Info: Total cell delay = 6.860 ns ( 53.97 % )
        Info: Total interconnect delay = 5.851 ns ( 46.03 % )
Info: Slack time is 6.989 ns for clock "OSC_27" between source register "VGA_Ctrl:u9|V_Cont[7]" and destination register "YUV422_to_444:u7|mCr[6]"
    Info: Fmax is 43.37 MHz (period= 23.06 ns)
    Info: + Largest register to register requirement is 14.507 ns
        Info: + Setup relationship between source and destination is 18.519 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "OSC_27" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 18.518 ns
                Info: Clock period of Source clock "OSC_27" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.798 ns
            Info: + Shortest clock path from clock "OSC_27" to destination register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 1051; COMB Node = 'OSC_27~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X29_Y15_N1; Fanout = 3; REG Node = 'YUV422_to_444:u7|mCr[6]'
                Info: Total cell delay = 1.516 ns ( 57.06 % )
                Info: Total interconnect delay = 1.141 ns ( 42.94 % )
            Info: - Longest clock path from clock "OSC_27" to source register is 6.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(1.743 ns) + CELL(0.787 ns) = 3.509 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
                Info: 3: + IC(1.374 ns) + CELL(0.000 ns) = 4.883 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
                Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.455 ns; Loc. = LCFF_X29_Y13_N17; Fanout = 5; REG Node = 'VGA_Ctrl:u9|V_Cont[7]'
                Info: Total cell delay = 2.303 ns ( 35.68 % )
                Info: Total interconnect delay = 4.152 ns ( 64.32 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N17; Fanout = 5; REG Node = 'VGA_Ctrl:u9|V_Cont[7]'
        Info: 2: + IC(0.525 ns) + CELL(0.371 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|LessThan5~203'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 1.317 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 11; COMB Node = 'VGA_Ctrl:u9|LessThan5~204'
        Info: 4: + IC(0.917 ns) + CELL(0.150 ns) = 2.384 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 19; COMB Node = 'VGA_Ctrl:u9|oCurrent_Y[0]~117'
        Info: 5: + IC(0.458 ns) + CELL(0.150 ns) = 2.992 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'mYCbCr_d[0]~2122'
        Info: 6: + IC(0.964 ns) + CELL(0.485 ns) = 4.441 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 1; COMB Node = 'Add0~97'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.512 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 2; COMB Node = 'Add0~99'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.583 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 2; COMB Node = 'Tmp1[2]~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.654 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 2; COMB Node = 'Tmp1[3]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.725 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 2; COMB Node = 'Tmp1[4]~17'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.135 ns; Loc. = LCCOMB_X25_Y15_N24; Fanout = 2; COMB Node = 'Tmp1[5]~18'
        Info: 12: + IC(0.707 ns) + CELL(0.504 ns) = 6.346 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 2; COMB Node = 'mYCbCr[3]~23'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.417 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 2; COMB Node = 'mYCbCr[4]~25'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.488 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 2; COMB Node = 'mYCbCr[5]~27'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 6.898 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 2; COMB Node = 'mYCbCr[6]~28'
        Info: 16: + IC(0.254 ns) + CELL(0.366 ns) = 7.518 ns; Loc. = LCFF_X29_Y15_N1; Fanout = 3; REG Node = 'YUV422_to_444:u7|mCr[6]'
        Info: Total cell delay = 3.422 ns ( 45.52 % )
        Info: Total interconnect delay = 4.096 ns ( 54.48 % )
Info: Clock "TD_HS" has Internal fmax of 302.94 MHz between source register "TD_Detect:u2|Stable_Cont[0]" and destination register "TD_Detect:u2|TD_Stable" (period= 3.301 ns)
    Info: + Longest register to register delay is 3.087 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y23_N9; Fanout = 3; REG Node = 'TD_Detect:u2|Stable_Cont[0]'
        Info: 2: + IC(1.026 ns) + CELL(0.150 ns) = 1.176 ns; Loc. = LCCOMB_X49_Y26_N8; Fanout = 1; COMB Node = 'TD_Detect:u2|TD_Stable~105'
        Info: 3: + IC(0.739 ns) + CELL(0.420 ns) = 2.335 ns; Loc. = LCCOMB_X48_Y23_N26; Fanout = 1; COMB Node = 'TD_Detect:u2|TD_Stable~107'
        Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 3.003 ns; Loc. = LCCOMB_X48_Y23_N24; Fanout = 1; COMB Node = 'TD_Detect:u2|TD_Stable~108'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.087 ns; Loc. = LCFF_X48_Y23_N25; Fanout = 2; REG Node = 'TD_Detect:u2|TD_Stable'
        Info: Total cell delay = 1.074 ns ( 34.79 % )
        Info: Total interconnect delay = 2.013 ns ( 65.21 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "TD_HS" to destination register is 3.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'TD_HS'
            Info: 2: + IC(2.354 ns) + CELL(0.537 ns) = 3.751 ns; Loc. = LCFF_X48_Y23_N25; Fanout = 2; REG Node = 'TD_Detect:u2|TD_Stable'
            Info: Total cell delay = 1.397 ns ( 37.24 % )
            Info: Total interconnect delay = 2.354 ns ( 62.76 % )
        Info: - Longest clock path from clock "TD_HS" to source register is 3.751 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'TD_HS'
            Info: 2: + IC(2.354 ns) + CELL(0.537 ns) = 3.751 ns; Loc. = LCFF_X48_Y23_N9; Fanout = 3; REG Node = 'TD_Detect:u2|Stable_Cont[0]'
            Info: Total cell delay = 1.397 ns ( 37.24 % )
            Info: Total interconnect delay = 2.354 ns ( 62.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|command:command1|rw_flag" and destination register "Sdram_Control_4Port:u6|command:command1|rw_flag"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N17; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag~35'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y17_N17; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 592; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X27_Y17_N17; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 592; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X27_Y17_N17; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" between source register "AUDIO_DAC:u12|BCK_DIV[2]" and destination register "AUDIO_DAC:u12|BCK_DIV[2]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y34_N11; Fanout = 4; REG Node = 'AUDIO_DAC:u12|BCK_DIV[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y34_N10; Fanout = 1; COMB Node = 'AUDIO_DAC:u12|BCK_DIV~127'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y34_N11; Fanout = 4; REG Node = 'AUDIO_DAC:u12|BCK_DIV[2]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 53.703 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 53.703 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to destination register is 2.630 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X2_Y34_N11; Fanout = 4; REG Node = 'AUDIO_DAC:u12|BCK_DIV[2]'
                Info: Total cell delay = 0.537 ns ( 20.42 % )
                Info: Total interconnect delay = 2.093 ns ( 79.58 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to source register is 2.630 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X2_Y34_N11; Fanout = 4; REG Node = 'AUDIO_DAC:u12|BCK_DIV[2]'
                Info: Total cell delay = 0.537 ns ( 20.42 % )
                Info: Total interconnect delay = 2.093 ns ( 79.58 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "OSC_50" between source register "I2C_AV_Config:u1|I2C_Controller:u0|SCLK" and destination register "I2C_AV_Config:u1|I2C_Controller:u0|SCLK"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y26_N15; Fanout = 2; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SCLK'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X49_Y26_N14; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SCLK~213'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X49_Y26_N15; Fanout = 2; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SCLK'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "OSC_50" to destination register is 6.741 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
                Info: 2: + IC(1.831 ns) + CELL(0.787 ns) = 3.617 ns; Loc. = LCFF_X48_Y23_N31; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
                Info: 3: + IC(1.601 ns) + CELL(0.000 ns) = 5.218 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 6.741 ns; Loc. = LCFF_X49_Y26_N15; Fanout = 2; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SCLK'
                Info: Total cell delay = 2.323 ns ( 34.46 % )
                Info: Total interconnect delay = 4.418 ns ( 65.54 % )
            Info: - Shortest clock path from clock "OSC_50" to source register is 6.741 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
                Info: 2: + IC(1.831 ns) + CELL(0.787 ns) = 3.617 ns; Loc. = LCFF_X48_Y23_N31; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
                Info: 3: + IC(1.601 ns) + CELL(0.000 ns) = 5.218 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 6.741 ns; Loc. = LCFF_X49_Y26_N15; Fanout = 2; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SCLK'
                Info: Total cell delay = 2.323 ns ( 34.46 % )
                Info: Total interconnect delay = 4.418 ns ( 65.54 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 367 ps for clock "TD_CLK" between source register "ITU_656_Decoder:u4|Cb[4]" and destination register "ITU_656_Decoder:u4|YCbCr[4]"
    Info: + Shortest register to register delay is 0.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y35_N27; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|Cb[4]'
        Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X33_Y35_N0; Fanout = 1; COMB Node = 'ITU_656_Decoder:u4|YCbCr~1130'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X33_Y35_N1; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|YCbCr[4]'
        Info: Total cell delay = 0.234 ns ( 43.90 % )
        Info: Total interconnect delay = 0.299 ns ( 56.10 % )
    Info: - Smallest register to register requirement is 0.166 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "TD_CLK" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "TD_CLK" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.150 ns
            Info: + Longest clock path from clock "TD_CLK" to destination register is 3.391 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'
                Info: 2: + IC(2.004 ns) + CELL(0.537 ns) = 3.391 ns; Loc. = LCFF_X33_Y35_N1; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|YCbCr[4]'
                Info: Total cell delay = 1.387 ns ( 40.90 % )
                Info: Total interconnect delay = 2.004 ns ( 59.10 % )
            Info: - Shortest clock path from clock "TD_CLK" to source register is 3.241 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'
                Info: 2: + IC(1.854 ns) + CELL(0.537 ns) = 3.241 ns; Loc. = LCFF_X33_Y35_N27; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|Cb[4]'
                Info: Total cell delay = 1.387 ns ( 42.80 % )
                Info: Total interconnect delay = 1.854 ns ( 57.20 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "OSC_27" between source register "VGA_Ctrl:u9|oVGA_VS" and destination register "VGA_Ctrl:u9|oVGA_VS"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N1; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; COMB Node = 'VGA_Ctrl:u9|oVGA_VS~82'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y13_N1; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 18.518 ns
                Info: Clock period of Destination clock "OSC_27" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 18.518 ns
                Info: Clock period of Source clock "OSC_27" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "OSC_27" to destination register is 6.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(1.743 ns) + CELL(0.787 ns) = 3.509 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
                Info: 3: + IC(1.374 ns) + CELL(0.000 ns) = 4.883 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
                Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.455 ns; Loc. = LCFF_X29_Y13_N1; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
                Info: Total cell delay = 2.303 ns ( 35.68 % )
                Info: Total interconnect delay = 4.152 ns ( 64.32 % )
            Info: - Shortest clock path from clock "OSC_27" to source register is 6.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(1.743 ns) + CELL(0.787 ns) = 3.509 ns; Loc. = LCFF_X30_Y13_N1; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
                Info: 3: + IC(1.374 ns) + CELL(0.000 ns) = 4.883 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
                Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.455 ns; Loc. = LCFF_X29_Y13_N1; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
                Info: Total cell delay = 2.303 ns ( 35.68 % )
                Info: Total interconnect delay = 4.152 ns ( 64.32 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Sdram_Control_4Port:u6|mDATAOUT[11]" (data pin = "DRAM_DQ[11]", clock pin = "OSC_27") is 6.598 ns
    Info: + Longest pin to register delay is 6.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA4; Fanout = 1; PIN Node = 'DRAM_DQ[11]'
        Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y5_N0; Fanout = 1; COMB Node = 'DRAM_DQ[11]~4'
        Info: 3: + IC(5.784 ns) + CELL(0.149 ns) = 6.795 ns; Loc. = LCCOMB_X12_Y14_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|mDATAOUT[11]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.879 ns; Loc. = LCFF_X12_Y14_N21; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[11]'
        Info: Total cell delay = 1.095 ns ( 15.92 % )
        Info: Total interconnect delay = 5.784 ns ( 84.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "OSC_27" and output clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 592; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X12_Y14_N21; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[11]'
        Info: Total cell delay = 0.537 ns ( 20.43 % )
        Info: Total interconnect delay = 2.092 ns ( 79.57 % )
Info: tco from clock "OSC_50" to destination pin "I2C_SCLK" through register "I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]" is 16.039 ns
    Info: + Longest clock path from clock "OSC_50" to source register is 6.730 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
        Info: 2: + IC(1.831 ns) + CELL(0.787 ns) = 3.617 ns; Loc. = LCFF_X48_Y23_N31; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
        Info: 3: + IC(1.601 ns) + CELL(0.000 ns) = 5.218 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(0.975 ns) + CELL(0.537 ns) = 6.730 ns; Loc. = LCFF_X50_Y26_N21; Fanout = 22; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]'
        Info: Total cell delay = 2.323 ns ( 34.52 % )
        Info: Total interconnect delay = 4.407 ns ( 65.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y26_N21; Fanout = 22; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]'
        Info: 2: + IC(0.401 ns) + CELL(0.438 ns) = 0.839 ns; Loc. = LCCOMB_X50_Y26_N6; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253'
        Info: 3: + IC(0.256 ns) + CELL(0.438 ns) = 1.533 ns; Loc. = LCCOMB_X50_Y26_N0; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254'
        Info: 4: + IC(0.245 ns) + CELL(0.420 ns) = 2.198 ns; Loc. = LCCOMB_X50_Y26_N12; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255'
        Info: 5: + IC(4.053 ns) + CELL(2.808 ns) = 9.059 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'
        Info: Total cell delay = 4.104 ns ( 45.30 % )
        Info: Total interconnect delay = 4.955 ns ( 54.70 % )
Info: Longest tpd from source pin "DPDT_SW[14]" to destination pin "HEX3[6]" is 10.855 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 7; PIN Node = 'DPDT_SW[14]'
    Info: 2: + IC(6.207 ns) + CELL(0.438 ns) = 7.487 ns; Loc. = LCCOMB_X64_Y8_N10; Fanout = 1; COMB Node = 'SEG7_LUT_8:u0|SEG7_LUT:u3|WideOr0~15'
    Info: 3: + IC(0.736 ns) + CELL(2.632 ns) = 10.855 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'HEX3[6]'
    Info: Total cell delay = 3.912 ns ( 36.04 % )
    Info: Total interconnect delay = 6.943 ns ( 63.96 % )
Info: th for register "I2C_AV_Config:u1|mI2C_DATA[22]" (data pin = "KEY[0]", clock pin = "OSC_50") is -0.517 ns
    Info: + Longest clock path from clock "OSC_50" to destination register is 6.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
        Info: 2: + IC(1.831 ns) + CELL(0.787 ns) = 3.617 ns; Loc. = LCFF_X48_Y23_N31; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
        Info: 3: + IC(1.601 ns) + CELL(0.000 ns) = 5.218 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 6.739 ns; Loc. = LCFF_X51_Y25_N9; Fanout = 2; REG Node = 'I2C_AV_Config:u1|mI2C_DATA[22]'
        Info: Total cell delay = 2.323 ns ( 34.47 % )
        Info: Total interconnect delay = 4.416 ns ( 65.53 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.522 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 52; PIN Node = 'KEY[0]'
        Info: 2: + IC(5.512 ns) + CELL(0.420 ns) = 6.794 ns; Loc. = LCCOMB_X51_Y25_N2; Fanout = 7; COMB Node = 'I2C_AV_Config:u1|mI2C_DATA[22]~998'
        Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 7.438 ns; Loc. = LCCOMB_X51_Y25_N8; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|mI2C_DATA[22]~1000'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.522 ns; Loc. = LCFF_X51_Y25_N9; Fanout = 2; REG Node = 'I2C_AV_Config:u1|mI2C_DATA[22]'
        Info: Total cell delay = 1.759 ns ( 23.38 % )
        Info: Total interconnect delay = 5.763 ns ( 76.62 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 135 megabytes of memory during processing
    Info: Processing ended: Wed Jun 20 13:24:25 2007
    Info: Elapsed time: 00:00:06


