// Seed: 2318890708
module module_0 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wire id_7,
    input tri id_8,
    output wire id_9,
    input tri id_10,
    output wand id_11,
    output tri0 id_12,
    input wand id_13,
    output tri1 id_14,
    output wand id_15,
    output tri0 id_16,
    output tri0 id_17,
    output tri0 id_18,
    input supply1 id_19
    , id_26,
    input wor id_20,
    output wor id_21,
    input supply1 id_22,
    input tri0 id_23,
    input wor id_24
);
  wire id_27, id_28;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wand id_2,
    output logic id_3
    , id_6,
    output wire id_4
);
  always @(posedge id_1) id_3 <= 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_4,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1,
      id_1
  );
endmodule
