$date
	Tue Dec 22 23:42:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module buffertestbench $end
$var wire 32 ! in_out [31:0] $end
$var wire 1 " tTRDY $end
$var wire 1 # clk $end
$var reg 1 $ operation $end
$var reg 32 % tAD [31:0] $end
$var reg 4 & tCBE [3:0] $end
$var reg 1 ' tIRDY $end
$var reg 1 ( tframe $end
$scope module B1 $end
$var wire 32 ) AD [31:0] $end
$var wire 4 * CBE [3:0] $end
$var wire 1 ' IRDY $end
$var wire 1 ( frame $end
$var wire 4 + operation [3:0] $end
$var wire 1 # clk $end
$var reg 1 " TRDY $end
$var reg 10 , memCount [9:0] $end
$var reg 3 - readCount [2:0] $end
$var reg 3 . writeCount [2:0] $end
$scope module get1 $end
$var wire 32 / AD [31:0] $end
$var wire 4 0 CBE [3:0] $end
$var wire 1 ( frame $end
$var reg 4 1 CMD [3:0] $end
$upscope $end
$upscope $end
$scope module c1 $end
$var reg 1 # clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
b0 .
b0 -
b0 ,
bx +
bx *
bx )
1(
1'
bx &
bx %
x$
0#
x"
bx !
$end
#5
1#
#10
b100011111 !
b100011111 )
b100011111 /
b111 +
b111 1
0"
0#
b100011111 %
0$
b111 &
b111 *
b111 0
0'
0(
#15
b1 .
1#
#20
b1111101000 !
b1111101000 )
b1111101000 /
0#
b1111101000 %
#25
b10 .
1#
#30
b10000101 !
b10000101 )
b10000101 /
0#
b10000101 %
#35
b11 .
1#
#40
b10110000 !
b10110000 )
b10110000 /
0#
b10110000 %
#45
b100 .
1#
#50
1"
b10101010 !
b10101010 )
b10101010 /
0#
b10101010 %
#55
b100 ,
b0 .
1#
#60
0"
0#
#65
b1 .
1#
#70
b10111011 !
b10111011 )
b10111011 /
0#
b10111011 %
#75
b10 .
1#
#80
b11001100 !
b11001100 )
b11001100 /
0#
b11001100 %
#85
b11 .
1#
#90
b11011101 !
b11011101 )
b11011101 /
0#
b11011101 %
#95
b100 .
1#
#100
1"
b11101110 !
b11101110 )
b11101110 /
0#
b11101110 %
#105
b1000 ,
b0 .
1#
#110
0"
0#
#115
b1 .
1#
#120
0#
1'
1(
#125
1#
#130
b110 +
b110 1
b11101110 !
b11101110 )
b11101110 /
0#
1$
b110 &
b110 *
b110 0
0'
0(
