// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2017-2018, The Linux Foundation. All rights reserved.
 */

#include <dt-bindings/clock/qcom,gcc-sdm845.h>

&soc {
	pcie0: qcom,pcie@0x1c00000 {
		compatible = "qcom,pci-msm";
		cell-index = <0>;

		reg = <0x1c00000 0x2000>,
		      <0x1c06000 0x1000>,
		      <0x60000000 0xf1d>,
		      <0x60000f20 0xa8>,
		      <0x60100000 0x100000>,
		      <0x60200000 0x100000>,
		      <0x60300000 0xd00000>;

		reg-names = "parf", "phy", "dm_core", "elbi",
				"conf", "io", "bars";

		#address-cells = <3>;
		#size-cells = <2>;
		ranges = <0x01000000 0x0 0x60200000 0x60200000 0x0 0x100000>,
			<0x02000000 0x0 0x60300000 0x60300000 0x0 0xd00000>;
		interrupt-parent = <&pcie0>;
		interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
				20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
				36 37>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0xffffffff>;
		interrupt-map = <0 0 0 0 &pdc GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH
				0 0 0 1 &pdc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH
				0 0 0 2 &pdc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH
				0 0 0 3 &pdc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH
				0 0 0 4 &pdc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH
				0 0 0 5 &pdc GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH
				0 0 0 6 &pdc GIC_SPI 672 IRQ_TYPE_LEVEL_HIGH
				0 0 0 7 &pdc GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH
				0 0 0 8 &pdc GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH
				0 0 0 9 &pdc GIC_SPI 675 IRQ_TYPE_LEVEL_HIGH
				0 0 0 10 &pdc GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH
				0 0 0 11 &pdc GIC_SPI 677 IRQ_TYPE_LEVEL_HIGH
				0 0 0 12 &pdc GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH
				0 0 0 13 &pdc GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH
				0 0 0 14 &pdc GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH
				0 0 0 15 &pdc GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH
				0 0 0 16 &pdc GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH
				0 0 0 17 &pdc GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH
				0 0 0 18 &pdc GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH
				0 0 0 19 &pdc GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH
				0 0 0 20 &pdc GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH
				0 0 0 21 &pdc GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH
				0 0 0 22 &pdc GIC_SPI 688 IRQ_TYPE_LEVEL_HIGH
				0 0 0 23 &pdc GIC_SPI 689 IRQ_TYPE_LEVEL_HIGH
				0 0 0 24 &pdc GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH
				0 0 0 25 &pdc GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH
				0 0 0 26 &pdc GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH
				0 0 0 27 &pdc GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH
				0 0 0 28 &pdc GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH
				0 0 0 29 &pdc GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH
				0 0 0 30 &pdc GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH
				0 0 0 31 &pdc GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH
				0 0 0 32 &pdc GIC_SPI 698 IRQ_TYPE_LEVEL_HIGH
				0 0 0 33 &pdc GIC_SPI 699 IRQ_TYPE_LEVEL_HIGH
				0 0 0 34 &pdc GIC_SPI 700 IRQ_TYPE_LEVEL_HIGH
				0 0 0 35 &pdc GIC_SPI 701 IRQ_TYPE_LEVEL_HIGH
				0 0 0 36 &pdc GIC_SPI 702 IRQ_TYPE_LEVEL_HIGH
				0 0 0 37 &pdc GIC_SPI 703 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "int_msi", "int_a", "int_b", "int_c",
				"int_d", "int_global_int",
				"msi_0", "msi_1", "msi_2", "msi_3",
				"msi_4", "msi_5", "msi_6", "msi_7",
				"msi_8", "msi_9", "msi_10", "msi_11",
				"msi_12", "msi_13", "msi_14", "msi_15",
				"msi_16", "msi_17", "msi_18", "msi_19",
				"msi_20", "msi_21", "msi_22", "msi_23",
				"msi_24", "msi_25", "msi_26", "msi_27",
				"msi_28", "msi_29", "msi_30", "msi_31";

		qcom,phy-sequence = <0x804 0x01 0x0
					0x034 0x14 0x0
					0x138 0x30 0x0
					0x048 0x07 0x0
					0x15c 0x06 0x0
					0x090 0x01 0x0
					0x088 0x20 0x0
					0x0f0 0x00 0x0
					0x0f8 0x01 0x0
					0x0f4 0xc9 0x0
					0x11c 0xff 0x0
					0x120 0x3f 0x0
					0x164 0x01 0x0
					0x154 0x00 0x0
					0x148 0x0a 0x0
					0x05c 0x19 0x0
					0x038 0x90 0x0
					0x0b0 0x82 0x0
					0x0c0 0x02 0x0
					0x0bc 0xea 0x0
					0x0b8 0xab 0x0
					0x0a0 0x00 0x0
					0x09c 0x0d 0x0
					0x098 0x04 0x0
					0x13c 0x00 0x0
					0x060 0x06 0x0
					0x068 0x16 0x0
					0x070 0x36 0x0
					0x184 0x01 0x0
					0x138 0x33 0x0
					0x03c 0x02 0x0
					0x040 0x06 0x0
					0x080 0x04 0x0
					0x0dc 0x00 0x0
					0x0d8 0x3f 0x0
					0x00c 0x09 0x0
					0x010 0x01 0x0
					0x01c 0x40 0x0
					0x020 0x01 0x0
					0x014 0x02 0x0
					0x018 0x00 0x0
					0x024 0x7e 0x0
					0x028 0x15 0x0
					0x244 0x02 0x0
					0x2a4 0x12 0x0
					0x260 0x10 0x0
					0x28c 0x06 0x0
					0x504 0x03 0x0
					0x500 0x10 0x0
					0x50c 0x14 0x0
					0x4d4 0x0e 0x0
					0x4d8 0x04 0x0
					0x4dc 0x1a 0x0
					0x434 0x4b 0x0
					0x414 0x04 0x0
					0x40c 0x04 0x0
					0x4f8 0x71 0x0
					0x564 0x59 0x0
					0x568 0x59 0x0
					0x4fc 0x80 0x0
					0x51c 0x40 0x0
					0x444 0x71 0x0
					0x43c 0x40 0x0
					0x854 0x04 0x0
					0x62c 0x52 0x0
					0x654 0x10 0x0
					0x65c 0x1a 0x0
					0x660 0x06 0x0
					0x8c8 0x83 0x0
					0x8cc 0x09 0x0
					0x8d0 0xa2 0x0
					0x8d4 0x40 0x0
					0x8c4 0x02 0x0
					0x9ac 0x00 0x0
					0x8a0 0x01 0x0
					0x9e0 0x00 0x0
					0x9dc 0x20 0x0
					0x9a8 0x00 0x0
					0x8a4 0x01 0x0
					0x8a8 0x73 0x0
					0x9d8 0xbb 0x0
					0x9b0 0x03 0x0
					0xa0c 0x0d 0x0
					0x86c 0x00 0x0
					0x644 0x00 0x0
					0x804 0x03 0x0
					0x800 0x00 0x0
					0x808 0x03 0x0>;

		pinctrl-names = "default";
		pinctrl-0 = <&pcie0_clkreq_default
			&pcie0_perst_default
			&pcie0_wake_default>;

		perst-gpio = <&tlmm 35 0>;
		wake-gpio = <&tlmm 37 0>;

		gdsc-vdd-supply = <&pcie_0_gdsc>;
		vreg-1.8-supply = <&pm8998_l26>;
		vreg-0.9-supply = <&pm8998_l1>;
		vreg-cx-supply = <&pm8998_s9_level>;

		qcom,vreg-1.8-voltage-level = <1200000 1200000 24000>;
		qcom,vreg-0.9-voltage-level = <880000 880000 24000>;
		qcom,vreg-cx-voltage-level = <RPMH_REGULATOR_LEVEL_MAX
						RPMH_REGULATOR_LEVEL_SVS 0>;

		qcom,l1-supported;
		qcom,l1ss-supported;
		qcom,aux-clk-sync;

		qcom,ep-latency = <10>;

		qcom,phy-status-offset = <0x974>;

		qcom,boot-option = <0x1>;

		linux,pci-domain = <0>;

		qcom,msi-gicm-addr = <0x17a00040>;
		qcom,msi-gicm-base = <0x2c0>;

		qcom,pcie-phy-ver = <0x30>;
		qcom,use-19p2mhz-aux-clk;

		qcom,smmu-sid-base = <0x1c10>;

		iommu-map = <0x0 &apps_smmu 0x1c10 0x1>,
			<0x100 &apps_smmu 0x1c11 0x1>,
			<0x200 &apps_smmu 0x1c12 0x1>,
			<0x300 &apps_smmu 0x1c13 0x1>,
			<0x400 &apps_smmu 0x1c14 0x1>,
			<0x500 &apps_smmu 0x1c15 0x1>,
			<0x600 &apps_smmu 0x1c16 0x1>,
			<0x700 &apps_smmu 0x1c17 0x1>,
			<0x800 &apps_smmu 0x1c18 0x1>,
			<0x900 &apps_smmu 0x1c19 0x1>,
			<0xa00 &apps_smmu 0x1c1a 0x1>,
			<0xb00 &apps_smmu 0x1c1b 0x1>,
			<0xc00 &apps_smmu 0x1c1c 0x1>,
			<0xd00 &apps_smmu 0x1c1d 0x1>,
			<0xe00 &apps_smmu 0x1c1e 0x1>,
			<0xf00 &apps_smmu 0x1c1f 0x1>;

		qcom,msm-bus,name = "pcie0";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<45 512 0 0>,
				<45 512 500 800>;

		clocks = <&clock_gcc GCC_PCIE_0_PIPE_CLK>,
			<&clock_rpmh RPMH_CXO_CLK>,
			<&clock_gcc GCC_PCIE_0_AUX_CLK>,
			<&clock_gcc GCC_PCIE_0_CFG_AHB_CLK>,
			<&clock_gcc GCC_PCIE_0_MSTR_AXI_CLK>,
			<&clock_gcc GCC_PCIE_0_SLV_AXI_CLK>,
			<&clock_gcc GCC_PCIE_0_CLKREF_CLK>,
			<&clock_gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>,
			<&clock_gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>,
			<&clock_gcc GCC_PCIE_PHY_REFGEN_CLK>,
			<&clock_gcc GCC_PCIE_PHY_AUX_CLK>;

		clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src",
				"pcie_0_aux_clk", "pcie_0_cfg_ahb_clk",
				"pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk",
				"pcie_0_ldo", "pcie_0_slv_q2a_axi_clk",
				"pcie_tbu_clk", "pcie_phy_refgen_clk",
				"pcie_phy_aux_clk";

		max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
					<0>, <0>, <0>, <0>, <100000000>, <0>;

		resets = <&clock_gcc GCC_PCIE_0_BCR>,
			<&clock_gcc GCC_PCIE_0_PHY_BCR>;

		reset-names = "pcie_0_core_reset",
				"pcie_0_phy_reset";
	};

	pcie1: qcom,pcie@0x1c08000 {
		compatible = "qcom,pci-msm";
		cell-index = <1>;

		reg = <0x1c08000 0x2000>,
		      <0x1c0a000 0x2000>,
		      <0x40000000 0xf1d>,
		      <0x40000f20 0xa8>,
		      <0x40100000 0x100000>,
		      <0x40200000 0x100000>,
		      <0x40300000 0x1fd00000>;

		reg-names = "parf", "phy", "dm_core", "elbi",
				"conf", "io", "bars";

		#address-cells = <3>;
		#size-cells = <2>;
		ranges = <0x01000000 0x0 0x40200000 0x40200000 0x0 0x100000>,
			<0x02000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
		interrupt-parent = <&pcie1>;
		interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
				20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
				36 37>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0xffffffff>;
		interrupt-map = <0 0 0 0 &intc GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH
				0 0 0 1 &intc GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH
				0 0 0 2 &intc GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH
				0 0 0 3 &intc GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH
				0 0 0 4 &intc GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH
				0 0 0 5 &intc GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH
				0 0 0 6 &intc GIC_SPI 704 IRQ_TYPE_LEVEL_HIGH
				0 0 0 7 &intc GIC_SPI 705 IRQ_TYPE_LEVEL_HIGH
				0 0 0 8 &intc GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH
				0 0 0 9 &intc GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH
				0 0 0 10 &intc GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH
				0 0 0 11 &intc GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH
				0 0 0 12 &intc GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH
				0 0 0 13 &intc GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH
				0 0 0 14 &intc GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH
				0 0 0 15 &intc GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH
				0 0 0 16 &intc GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH
				0 0 0 17 &intc GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH
				0 0 0 18 &intc GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH
				0 0 0 19 &intc GIC_SPI 717 IRQ_TYPE_LEVEL_HIGH
				0 0 0 20 &intc GIC_SPI 718 IRQ_TYPE_LEVEL_HIGH
				0 0 0 21 &intc GIC_SPI 719 IRQ_TYPE_LEVEL_HIGH
				0 0 0 22 &intc GIC_SPI 720 IRQ_TYPE_LEVEL_HIGH
				0 0 0 23 &intc GIC_SPI 721 IRQ_TYPE_LEVEL_HIGH
				0 0 0 24 &intc GIC_SPI 722 IRQ_TYPE_LEVEL_HIGH
				0 0 0 25 &intc GIC_SPI 723 IRQ_TYPE_LEVEL_HIGH
				0 0 0 26 &intc GIC_SPI 724 IRQ_TYPE_LEVEL_HIGH
				0 0 0 27 &intc GIC_SPI 725 IRQ_TYPE_LEVEL_HIGH
				0 0 0 28 &intc GIC_SPI 726 IRQ_TYPE_LEVEL_HIGH
				0 0 0 29 &intc GIC_SPI 727 IRQ_TYPE_LEVEL_HIGH
				0 0 0 30 &intc GIC_SPI 728 IRQ_TYPE_LEVEL_HIGH
				0 0 0 31 &intc GIC_SPI 729 IRQ_TYPE_LEVEL_HIGH
				0 0 0 32 &intc GIC_SPI 730 IRQ_TYPE_LEVEL_HIGH
				0 0 0 33 &intc GIC_SPI 731 IRQ_TYPE_LEVEL_HIGH
				0 0 0 34 &intc GIC_SPI 732 IRQ_TYPE_LEVEL_HIGH
				0 0 0 35 &intc GIC_SPI 733 IRQ_TYPE_LEVEL_HIGH
				0 0 0 36 &intc GIC_SPI 734 IRQ_TYPE_LEVEL_HIGH
				0 0 0 37 &intc GIC_SPI 735 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "int_msi", "int_a", "int_b", "int_c",
				"int_d", "int_global_int",
				"msi_0", "msi_1", "msi_2", "msi_3",
				"msi_4", "msi_5", "msi_6", "msi_7",
				"msi_8", "msi_9", "msi_10", "msi_11",
				"msi_12", "msi_13", "msi_14", "msi_15",
				"msi_16", "msi_17", "msi_18", "msi_19",
				"msi_20", "msi_21", "msi_22", "msi_23",
				"msi_24", "msi_25", "msi_26", "msi_27",
				"msi_28", "msi_29", "msi_30", "msi_31";

		qcom,phy-sequence = <0x1804 0x03 0x0
					0x00dc 0x27 0x0
					0x0014 0x01 0x0
					0x0020 0x31 0x0
					0x0024 0x01 0x0
					0x0028 0xde 0x0
					0x002c 0x07 0x0
					0x0034 0x4c 0x0
					0x0038 0x06 0x0
					0x0054 0x18 0x0
					0x0058 0xb0 0x0
					0x006c 0x8c 0x0
					0x0070 0x20 0x0
					0x0078 0x14 0x0
					0x007c 0x34 0x0
					0x00b4 0x06 0x0
					0x00b8 0x06 0x0
					0x00c0 0x16 0x0
					0x00c4 0x16 0x0
					0x00cc 0x36 0x0
					0x00d0 0x36 0x0
					0x00f0 0x05 0x0
					0x00f8 0x42 0x0
					0x0100 0x82 0x0
					0x0108 0x68 0x0
					0x011c 0x55 0x0
					0x0120 0x55 0x0
					0x0124 0x03 0x0
					0x0128 0xab 0x0
					0x012c 0xaa 0x0
					0x0130 0x02 0x0
					0x0150 0x3f 0x0
					0x0158 0x3f 0x0
					0x0178 0x10 0x0
					0x01cc 0x04 0x0
					0x01d0 0x30 0x0
					0x01e0 0x04 0x0
					0x01e8 0x73 0x0
					0x01f0 0x0c 0x0
					0x01fc 0x15 0x0
					0x021c 0x04 0x0
					0x0224 0x01 0x0
					0x0228 0x22 0x0
					0x022c 0x00 0x0
					0x0098 0x20 0x0
					0x01c8 0x07 0x0
					0x080c 0x00 0x0
					0x0818 0x0d 0x0
					0x0860 0x01 0x0
					0x0864 0x1a 0x0
					0x087c 0x2f 0x0
					0x08c0 0x09 0x0
					0x08c4 0x09 0x0
					0x08c8 0x1b 0x0
					0x08d0 0x01 0x0
					0x08d4 0x07 0x0
					0x08d8 0x31 0x0
					0x08dc 0x31 0x0
					0x08e0 0x03 0x0
					0x08fc 0x02 0x0
					0x0900 0x00 0x0
					0x0908 0x12 0x0
					0x0914 0x25 0x0
					0x0918 0x00 0x0
					0x091c 0x05 0x0
					0x0920 0x01 0x0
					0x0924 0x26 0x0
					0x0928 0x12 0x0
					0x0930 0x04 0x0
					0x0934 0x04 0x0
					0x0938 0x09 0x0
					0x0954 0x15 0x0
					0x0960 0x28 0x0
					0x0968 0x7f 0x0
					0x096c 0x07 0x0
					0x0978 0x04 0x0
					0x0980 0x70 0x0
					0x0984 0x8b 0x0
					0x0988 0x08 0x0
					0x098c 0x0a 0x0
					0x0990 0x03 0x0
					0x0994 0x04 0x0
					0x0998 0x04 0x0
					0x099c 0x0c 0x0
					0x09a4 0x02 0x0
					0x09c0 0x5c 0x0
					0x09c4 0x3e 0x0
					0x09c8 0x3f 0x0
					0x0a30 0x01 0x0
					0x0a34 0xa0 0x0
					0x0a38 0x08 0x0
					0x0aa4 0x01 0x0
					0x0aac 0xc3 0x0
					0x0ab0 0x00 0x0
					0x0ab8 0xbc 0x0
					0x0ac0 0x7f 0x0
					0x0ac4 0x15 0x0
					0x0810 0x0c 0x0
					0x0814 0x0f 0x0
					0x0acc 0x04 0x0
					0x093c 0x20 0x0
					0x195c 0x3f 0x0
					0x1974 0x50 0x0
					0x182c 0x19 0x0
					0x1840 0x07 0x0
					0x1854 0x17 0x0
					0x1868 0x09 0x0
					0x196c 0x9f 0x0
					0x1800 0x00 0x0
					0x0aa8 0x01 0x0
					0x1808 0x01 0x0>;

		pinctrl-names = "default";
		pinctrl-0 = <&pcie1_clkreq_default
			&pcie1_perst_default
			&pcie1_wake_default>;

		perst-gpio = <&tlmm 102 0>;
		wake-gpio = <&tlmm 104 0>;

		gdsc-vdd-supply = <&pcie_1_gdsc>;
		vreg-1.8-supply = <&pm8998_l26>;
		vreg-0.9-supply = <&pm8998_l1>;
		vreg-cx-supply = <&pm8998_s9_level>;

		qcom,vreg-1.8-voltage-level = <1200000 1200000 24000>;
		qcom,vreg-0.9-voltage-level = <880000 880000 24000>;
		qcom,vreg-cx-voltage-level = <RPMH_REGULATOR_LEVEL_MAX
						RPMH_REGULATOR_LEVEL_NOM 0>;

		qcom,l1-supported;
		qcom,l1ss-supported;
		qcom,aux-clk-sync;

		qcom,ep-latency = <10>;

		qcom,slv-addr-space-size = <0x20000000>;

		qcom,phy-status-offset = <0x1aac>;

		qcom,boot-option = <0x1>;

		linux,pci-domain = <1>;

		qcom,msi-gicm-addr = <0x17a00040>;
		qcom,msi-gicm-base = <0x2e0>;

		qcom,max-link-speed = <0x3>;

		qcom,use-19p2mhz-aux-clk;

		qcom,smmu-sid-base = <0x1c00>;

		iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
			<0x100 &apps_smmu 0x1c01 0x1>,
			<0x200 &apps_smmu 0x1c02 0x1>,
			<0x300 &apps_smmu 0x1c03 0x1>,
			<0x400 &apps_smmu 0x1c04 0x1>,
			<0x500 &apps_smmu 0x1c05 0x1>,
			<0x600 &apps_smmu 0x1c06 0x1>,
			<0x700 &apps_smmu 0x1c07 0x1>,
			<0x800 &apps_smmu 0x1c08 0x1>,
			<0x900 &apps_smmu 0x1c09 0x1>,
			<0xa00 &apps_smmu 0x1c0a 0x1>,
			<0xb00 &apps_smmu 0x1c0b 0x1>,
			<0xc00 &apps_smmu 0x1c0c 0x1>,
			<0xd00 &apps_smmu 0x1c0d 0x1>,
			<0xe00 &apps_smmu 0x1c0e 0x1>,
			<0xf00 &apps_smmu 0x1c0f 0x1>;

		qcom,msm-bus,name = "pcie1";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<100 512 0 0>,
				<100 512 500 800>;

		clocks = <&clock_gcc GCC_PCIE_1_PIPE_CLK>,
			<&clock_rpmh RPMH_CXO_CLK>,
			<&clock_gcc GCC_PCIE_1_AUX_CLK>,
			<&clock_gcc GCC_PCIE_1_CFG_AHB_CLK>,
			<&clock_gcc GCC_PCIE_1_MSTR_AXI_CLK>,
			<&clock_gcc GCC_PCIE_1_SLV_AXI_CLK>,
			<&clock_gcc GCC_PCIE_1_CLKREF_CLK>,
			<&clock_gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>,
			<&clock_gcc GCC_AGGRE_NOC_PCIE_TBU_CLK>,
			<&clock_gcc GCC_PCIE_PHY_REFGEN_CLK>,
			<&clock_gcc GCC_PCIE_PHY_AUX_CLK>;

		clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src",
				"pcie_1_aux_clk", "pcie_1_cfg_ahb_clk",
				"pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk",
				"pcie_1_ldo", "pcie_1_slv_q2a_axi_clk",
				"pcie_tbu_clk", "pcie_phy_refgen_clk",
				"pcie_phy_aux_clk";

		max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
					<0>, <0>, <0>, <0>, <100000000>, <0>;

		resets = <&clock_gcc GCC_PCIE_1_BCR>,
			<&clock_gcc GCC_PCIE_1_PHY_BCR>;

		reset-names = "pcie_1_core_reset",
				"pcie_1_phy_reset";
	};
};
