
SineWave Inverter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004300  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08004410  08004410  00005410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004610  08004610  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004610  08004610  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004610  08004610  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004610  08004610  00005610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004614  08004614  00005614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004618  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001024  2000000c  08004624  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001030  08004624  00006030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081db  00000000  00000000  00006035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000188e  00000000  00000000  0000e210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0000faa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073a  00000000  00000000  00010408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017346  00000000  00000000  00010b42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a9a8  00000000  00000000  00027e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087b25  00000000  00000000  00032830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba355  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a4c  00000000  00000000  000ba398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000bcde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	080043f8 	.word	0x080043f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	080043f8 	.word	0x080043f8

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__gedf2>:
 800071c:	f04f 3cff 	mov.w	ip, #4294967295
 8000720:	e006      	b.n	8000730 <__cmpdf2+0x4>
 8000722:	bf00      	nop

08000724 <__ledf2>:
 8000724:	f04f 0c01 	mov.w	ip, #1
 8000728:	e002      	b.n	8000730 <__cmpdf2+0x4>
 800072a:	bf00      	nop

0800072c <__cmpdf2>:
 800072c:	f04f 0c01 	mov.w	ip, #1
 8000730:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000734:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800073c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000746:	d01b      	beq.n	8000780 <__cmpdf2+0x54>
 8000748:	b001      	add	sp, #4
 800074a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800074e:	bf0c      	ite	eq
 8000750:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000754:	ea91 0f03 	teqne	r1, r3
 8000758:	bf02      	ittt	eq
 800075a:	ea90 0f02 	teqeq	r0, r2
 800075e:	2000      	moveq	r0, #0
 8000760:	4770      	bxeq	lr
 8000762:	f110 0f00 	cmn.w	r0, #0
 8000766:	ea91 0f03 	teq	r1, r3
 800076a:	bf58      	it	pl
 800076c:	4299      	cmppl	r1, r3
 800076e:	bf08      	it	eq
 8000770:	4290      	cmpeq	r0, r2
 8000772:	bf2c      	ite	cs
 8000774:	17d8      	asrcs	r0, r3, #31
 8000776:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800077a:	f040 0001 	orr.w	r0, r0, #1
 800077e:	4770      	bx	lr
 8000780:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000784:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000788:	d102      	bne.n	8000790 <__cmpdf2+0x64>
 800078a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800078e:	d107      	bne.n	80007a0 <__cmpdf2+0x74>
 8000790:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000794:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000798:	d1d6      	bne.n	8000748 <__cmpdf2+0x1c>
 800079a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800079e:	d0d3      	beq.n	8000748 <__cmpdf2+0x1c>
 80007a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop

080007a8 <__aeabi_cdrcmple>:
 80007a8:	4684      	mov	ip, r0
 80007aa:	4610      	mov	r0, r2
 80007ac:	4662      	mov	r2, ip
 80007ae:	468c      	mov	ip, r1
 80007b0:	4619      	mov	r1, r3
 80007b2:	4663      	mov	r3, ip
 80007b4:	e000      	b.n	80007b8 <__aeabi_cdcmpeq>
 80007b6:	bf00      	nop

080007b8 <__aeabi_cdcmpeq>:
 80007b8:	b501      	push	{r0, lr}
 80007ba:	f7ff ffb7 	bl	800072c <__cmpdf2>
 80007be:	2800      	cmp	r0, #0
 80007c0:	bf48      	it	mi
 80007c2:	f110 0f00 	cmnmi.w	r0, #0
 80007c6:	bd01      	pop	{r0, pc}

080007c8 <__aeabi_dcmpeq>:
 80007c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007cc:	f7ff fff4 	bl	80007b8 <__aeabi_cdcmpeq>
 80007d0:	bf0c      	ite	eq
 80007d2:	2001      	moveq	r0, #1
 80007d4:	2000      	movne	r0, #0
 80007d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007da:	bf00      	nop

080007dc <__aeabi_dcmplt>:
 80007dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007e0:	f7ff ffea 	bl	80007b8 <__aeabi_cdcmpeq>
 80007e4:	bf34      	ite	cc
 80007e6:	2001      	movcc	r0, #1
 80007e8:	2000      	movcs	r0, #0
 80007ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ee:	bf00      	nop

080007f0 <__aeabi_dcmple>:
 80007f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007f4:	f7ff ffe0 	bl	80007b8 <__aeabi_cdcmpeq>
 80007f8:	bf94      	ite	ls
 80007fa:	2001      	movls	r0, #1
 80007fc:	2000      	movhi	r0, #0
 80007fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000802:	bf00      	nop

08000804 <__aeabi_dcmpge>:
 8000804:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000808:	f7ff ffce 	bl	80007a8 <__aeabi_cdrcmple>
 800080c:	bf94      	ite	ls
 800080e:	2001      	movls	r0, #1
 8000810:	2000      	movhi	r0, #0
 8000812:	f85d fb08 	ldr.w	pc, [sp], #8
 8000816:	bf00      	nop

08000818 <__aeabi_dcmpgt>:
 8000818:	f84d ed08 	str.w	lr, [sp, #-8]!
 800081c:	f7ff ffc4 	bl	80007a8 <__aeabi_cdrcmple>
 8000820:	bf34      	ite	cc
 8000822:	2001      	movcc	r0, #1
 8000824:	2000      	movcs	r0, #0
 8000826:	f85d fb08 	ldr.w	pc, [sp], #8
 800082a:	bf00      	nop

0800082c <__aeabi_d2iz>:
 800082c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000830:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000834:	d215      	bcs.n	8000862 <__aeabi_d2iz+0x36>
 8000836:	d511      	bpl.n	800085c <__aeabi_d2iz+0x30>
 8000838:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800083c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000840:	d912      	bls.n	8000868 <__aeabi_d2iz+0x3c>
 8000842:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000846:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800084a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800084e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000852:	fa23 f002 	lsr.w	r0, r3, r2
 8000856:	bf18      	it	ne
 8000858:	4240      	negne	r0, r0
 800085a:	4770      	bx	lr
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	4770      	bx	lr
 8000862:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000866:	d105      	bne.n	8000874 <__aeabi_d2iz+0x48>
 8000868:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800086c:	bf08      	it	eq
 800086e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_frsub>:
 800091c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000920:	e002      	b.n	8000928 <__addsf3>
 8000922:	bf00      	nop

08000924 <__aeabi_fsub>:
 8000924:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000928 <__addsf3>:
 8000928:	0042      	lsls	r2, r0, #1
 800092a:	bf1f      	itttt	ne
 800092c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000930:	ea92 0f03 	teqne	r2, r3
 8000934:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000938:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800093c:	d06a      	beq.n	8000a14 <__addsf3+0xec>
 800093e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000942:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000946:	bfc1      	itttt	gt
 8000948:	18d2      	addgt	r2, r2, r3
 800094a:	4041      	eorgt	r1, r0
 800094c:	4048      	eorgt	r0, r1
 800094e:	4041      	eorgt	r1, r0
 8000950:	bfb8      	it	lt
 8000952:	425b      	neglt	r3, r3
 8000954:	2b19      	cmp	r3, #25
 8000956:	bf88      	it	hi
 8000958:	4770      	bxhi	lr
 800095a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800095e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000962:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000966:	bf18      	it	ne
 8000968:	4240      	negne	r0, r0
 800096a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800096e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000972:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000976:	bf18      	it	ne
 8000978:	4249      	negne	r1, r1
 800097a:	ea92 0f03 	teq	r2, r3
 800097e:	d03f      	beq.n	8000a00 <__addsf3+0xd8>
 8000980:	f1a2 0201 	sub.w	r2, r2, #1
 8000984:	fa41 fc03 	asr.w	ip, r1, r3
 8000988:	eb10 000c 	adds.w	r0, r0, ip
 800098c:	f1c3 0320 	rsb	r3, r3, #32
 8000990:	fa01 f103 	lsl.w	r1, r1, r3
 8000994:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000998:	d502      	bpl.n	80009a0 <__addsf3+0x78>
 800099a:	4249      	negs	r1, r1
 800099c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009a0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80009a4:	d313      	bcc.n	80009ce <__addsf3+0xa6>
 80009a6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009aa:	d306      	bcc.n	80009ba <__addsf3+0x92>
 80009ac:	0840      	lsrs	r0, r0, #1
 80009ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80009b2:	f102 0201 	add.w	r2, r2, #1
 80009b6:	2afe      	cmp	r2, #254	@ 0xfe
 80009b8:	d251      	bcs.n	8000a5e <__addsf3+0x136>
 80009ba:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80009be:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009c2:	bf08      	it	eq
 80009c4:	f020 0001 	biceq.w	r0, r0, #1
 80009c8:	ea40 0003 	orr.w	r0, r0, r3
 80009cc:	4770      	bx	lr
 80009ce:	0049      	lsls	r1, r1, #1
 80009d0:	eb40 0000 	adc.w	r0, r0, r0
 80009d4:	3a01      	subs	r2, #1
 80009d6:	bf28      	it	cs
 80009d8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80009dc:	d2ed      	bcs.n	80009ba <__addsf3+0x92>
 80009de:	fab0 fc80 	clz	ip, r0
 80009e2:	f1ac 0c08 	sub.w	ip, ip, #8
 80009e6:	ebb2 020c 	subs.w	r2, r2, ip
 80009ea:	fa00 f00c 	lsl.w	r0, r0, ip
 80009ee:	bfaa      	itet	ge
 80009f0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80009f4:	4252      	neglt	r2, r2
 80009f6:	4318      	orrge	r0, r3
 80009f8:	bfbc      	itt	lt
 80009fa:	40d0      	lsrlt	r0, r2
 80009fc:	4318      	orrlt	r0, r3
 80009fe:	4770      	bx	lr
 8000a00:	f092 0f00 	teq	r2, #0
 8000a04:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a08:	bf06      	itte	eq
 8000a0a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a0e:	3201      	addeq	r2, #1
 8000a10:	3b01      	subne	r3, #1
 8000a12:	e7b5      	b.n	8000980 <__addsf3+0x58>
 8000a14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a1c:	bf18      	it	ne
 8000a1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a22:	d021      	beq.n	8000a68 <__addsf3+0x140>
 8000a24:	ea92 0f03 	teq	r2, r3
 8000a28:	d004      	beq.n	8000a34 <__addsf3+0x10c>
 8000a2a:	f092 0f00 	teq	r2, #0
 8000a2e:	bf08      	it	eq
 8000a30:	4608      	moveq	r0, r1
 8000a32:	4770      	bx	lr
 8000a34:	ea90 0f01 	teq	r0, r1
 8000a38:	bf1c      	itt	ne
 8000a3a:	2000      	movne	r0, #0
 8000a3c:	4770      	bxne	lr
 8000a3e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000a42:	d104      	bne.n	8000a4e <__addsf3+0x126>
 8000a44:	0040      	lsls	r0, r0, #1
 8000a46:	bf28      	it	cs
 8000a48:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000a4c:	4770      	bx	lr
 8000a4e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000a52:	bf3c      	itt	cc
 8000a54:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bxcc	lr
 8000a5a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a5e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000a62:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a66:	4770      	bx	lr
 8000a68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a6c:	bf16      	itet	ne
 8000a6e:	4608      	movne	r0, r1
 8000a70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a74:	4601      	movne	r1, r0
 8000a76:	0242      	lsls	r2, r0, #9
 8000a78:	bf06      	itte	eq
 8000a7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a7e:	ea90 0f01 	teqeq	r0, r1
 8000a82:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000a86:	4770      	bx	lr

08000a88 <__aeabi_ui2f>:
 8000a88:	f04f 0300 	mov.w	r3, #0
 8000a8c:	e004      	b.n	8000a98 <__aeabi_i2f+0x8>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_i2f>:
 8000a90:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000a94:	bf48      	it	mi
 8000a96:	4240      	negmi	r0, r0
 8000a98:	ea5f 0c00 	movs.w	ip, r0
 8000a9c:	bf08      	it	eq
 8000a9e:	4770      	bxeq	lr
 8000aa0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000aa4:	4601      	mov	r1, r0
 8000aa6:	f04f 0000 	mov.w	r0, #0
 8000aaa:	e01c      	b.n	8000ae6 <__aeabi_l2f+0x2a>

08000aac <__aeabi_ul2f>:
 8000aac:	ea50 0201 	orrs.w	r2, r0, r1
 8000ab0:	bf08      	it	eq
 8000ab2:	4770      	bxeq	lr
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	e00a      	b.n	8000ad0 <__aeabi_l2f+0x14>
 8000aba:	bf00      	nop

08000abc <__aeabi_l2f>:
 8000abc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac0:	bf08      	it	eq
 8000ac2:	4770      	bxeq	lr
 8000ac4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ac8:	d502      	bpl.n	8000ad0 <__aeabi_l2f+0x14>
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	ea5f 0c01 	movs.w	ip, r1
 8000ad4:	bf02      	ittt	eq
 8000ad6:	4684      	moveq	ip, r0
 8000ad8:	4601      	moveq	r1, r0
 8000ada:	2000      	moveq	r0, #0
 8000adc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000aea:	fabc f28c 	clz	r2, ip
 8000aee:	3a08      	subs	r2, #8
 8000af0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000af4:	db10      	blt.n	8000b18 <__aeabi_l2f+0x5c>
 8000af6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000afa:	4463      	add	r3, ip
 8000afc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b00:	f1c2 0220 	rsb	r2, r2, #32
 8000b04:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b08:	fa20 f202 	lsr.w	r2, r0, r2
 8000b0c:	eb43 0002 	adc.w	r0, r3, r2
 8000b10:	bf08      	it	eq
 8000b12:	f020 0001 	biceq.w	r0, r0, #1
 8000b16:	4770      	bx	lr
 8000b18:	f102 0220 	add.w	r2, r2, #32
 8000b1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b20:	f1c2 0220 	rsb	r2, r2, #32
 8000b24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b28:	fa21 f202 	lsr.w	r2, r1, r2
 8000b2c:	eb43 0002 	adc.w	r0, r3, r2
 8000b30:	bf08      	it	eq
 8000b32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_fmul>:
 8000b38:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b40:	bf1e      	ittt	ne
 8000b42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b46:	ea92 0f0c 	teqne	r2, ip
 8000b4a:	ea93 0f0c 	teqne	r3, ip
 8000b4e:	d06f      	beq.n	8000c30 <__aeabi_fmul+0xf8>
 8000b50:	441a      	add	r2, r3
 8000b52:	ea80 0c01 	eor.w	ip, r0, r1
 8000b56:	0240      	lsls	r0, r0, #9
 8000b58:	bf18      	it	ne
 8000b5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b5e:	d01e      	beq.n	8000b9e <__aeabi_fmul+0x66>
 8000b60:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b74:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b78:	bf3e      	ittt	cc
 8000b7a:	0049      	lslcc	r1, r1, #1
 8000b7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b80:	005b      	lslcc	r3, r3, #1
 8000b82:	ea40 0001 	orr.w	r0, r0, r1
 8000b86:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b8a:	2afd      	cmp	r2, #253	@ 0xfd
 8000b8c:	d81d      	bhi.n	8000bca <__aeabi_fmul+0x92>
 8000b8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000b92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b96:	bf08      	it	eq
 8000b98:	f020 0001 	biceq.w	r0, r0, #1
 8000b9c:	4770      	bx	lr
 8000b9e:	f090 0f00 	teq	r0, #0
 8000ba2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ba6:	bf08      	it	eq
 8000ba8:	0249      	lsleq	r1, r1, #9
 8000baa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bb2:	3a7f      	subs	r2, #127	@ 0x7f
 8000bb4:	bfc2      	ittt	gt
 8000bb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bbe:	4770      	bxgt	lr
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	3a01      	subs	r2, #1
 8000bca:	dc5d      	bgt.n	8000c88 <__aeabi_fmul+0x150>
 8000bcc:	f112 0f19 	cmn.w	r2, #25
 8000bd0:	bfdc      	itt	le
 8000bd2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000bd6:	4770      	bxle	lr
 8000bd8:	f1c2 0200 	rsb	r2, r2, #0
 8000bdc:	0041      	lsls	r1, r0, #1
 8000bde:	fa21 f102 	lsr.w	r1, r1, r2
 8000be2:	f1c2 0220 	rsb	r2, r2, #32
 8000be6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bee:	f140 0000 	adc.w	r0, r0, #0
 8000bf2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000bf6:	bf08      	it	eq
 8000bf8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bfc:	4770      	bx	lr
 8000bfe:	f092 0f00 	teq	r2, #0
 8000c02:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c06:	bf02      	ittt	eq
 8000c08:	0040      	lsleq	r0, r0, #1
 8000c0a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c0e:	3a01      	subeq	r2, #1
 8000c10:	d0f9      	beq.n	8000c06 <__aeabi_fmul+0xce>
 8000c12:	ea40 000c 	orr.w	r0, r0, ip
 8000c16:	f093 0f00 	teq	r3, #0
 8000c1a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1e:	bf02      	ittt	eq
 8000c20:	0049      	lsleq	r1, r1, #1
 8000c22:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c26:	3b01      	subeq	r3, #1
 8000c28:	d0f9      	beq.n	8000c1e <__aeabi_fmul+0xe6>
 8000c2a:	ea41 010c 	orr.w	r1, r1, ip
 8000c2e:	e78f      	b.n	8000b50 <__aeabi_fmul+0x18>
 8000c30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c34:	ea92 0f0c 	teq	r2, ip
 8000c38:	bf18      	it	ne
 8000c3a:	ea93 0f0c 	teqne	r3, ip
 8000c3e:	d00a      	beq.n	8000c56 <__aeabi_fmul+0x11e>
 8000c40:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c44:	bf18      	it	ne
 8000c46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c4a:	d1d8      	bne.n	8000bfe <__aeabi_fmul+0xc6>
 8000c4c:	ea80 0001 	eor.w	r0, r0, r1
 8000c50:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c54:	4770      	bx	lr
 8000c56:	f090 0f00 	teq	r0, #0
 8000c5a:	bf17      	itett	ne
 8000c5c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c60:	4608      	moveq	r0, r1
 8000c62:	f091 0f00 	teqne	r1, #0
 8000c66:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c6a:	d014      	beq.n	8000c96 <__aeabi_fmul+0x15e>
 8000c6c:	ea92 0f0c 	teq	r2, ip
 8000c70:	d101      	bne.n	8000c76 <__aeabi_fmul+0x13e>
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	d10f      	bne.n	8000c96 <__aeabi_fmul+0x15e>
 8000c76:	ea93 0f0c 	teq	r3, ip
 8000c7a:	d103      	bne.n	8000c84 <__aeabi_fmul+0x14c>
 8000c7c:	024b      	lsls	r3, r1, #9
 8000c7e:	bf18      	it	ne
 8000c80:	4608      	movne	r0, r1
 8000c82:	d108      	bne.n	8000c96 <__aeabi_fmul+0x15e>
 8000c84:	ea80 0001 	eor.w	r0, r0, r1
 8000c88:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bx	lr

08000ca0 <__aeabi_fdiv>:
 8000ca0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ca8:	bf1e      	ittt	ne
 8000caa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cae:	ea92 0f0c 	teqne	r2, ip
 8000cb2:	ea93 0f0c 	teqne	r3, ip
 8000cb6:	d069      	beq.n	8000d8c <__aeabi_fdiv+0xec>
 8000cb8:	eba2 0203 	sub.w	r2, r2, r3
 8000cbc:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc0:	0249      	lsls	r1, r1, #9
 8000cc2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cc6:	d037      	beq.n	8000d38 <__aeabi_fdiv+0x98>
 8000cc8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ccc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cd0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cd4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	bf38      	it	cc
 8000cdc:	005b      	lslcc	r3, r3, #1
 8000cde:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000ce2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	bf24      	itt	cs
 8000cea:	1a5b      	subcs	r3, r3, r1
 8000cec:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cf0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000cf4:	bf24      	itt	cs
 8000cf6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cfa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cfe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d02:	bf24      	itt	cs
 8000d04:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d0c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d10:	bf24      	itt	cs
 8000d12:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d16:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d1a:	011b      	lsls	r3, r3, #4
 8000d1c:	bf18      	it	ne
 8000d1e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d22:	d1e0      	bne.n	8000ce6 <__aeabi_fdiv+0x46>
 8000d24:	2afd      	cmp	r2, #253	@ 0xfd
 8000d26:	f63f af50 	bhi.w	8000bca <__aeabi_fmul+0x92>
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d3c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d40:	327f      	adds	r2, #127	@ 0x7f
 8000d42:	bfc2      	ittt	gt
 8000d44:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d48:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d4c:	4770      	bxgt	lr
 8000d4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d52:	f04f 0300 	mov.w	r3, #0
 8000d56:	3a01      	subs	r2, #1
 8000d58:	e737      	b.n	8000bca <__aeabi_fmul+0x92>
 8000d5a:	f092 0f00 	teq	r2, #0
 8000d5e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d62:	bf02      	ittt	eq
 8000d64:	0040      	lsleq	r0, r0, #1
 8000d66:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d6a:	3a01      	subeq	r2, #1
 8000d6c:	d0f9      	beq.n	8000d62 <__aeabi_fdiv+0xc2>
 8000d6e:	ea40 000c 	orr.w	r0, r0, ip
 8000d72:	f093 0f00 	teq	r3, #0
 8000d76:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d7a:	bf02      	ittt	eq
 8000d7c:	0049      	lsleq	r1, r1, #1
 8000d7e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d82:	3b01      	subeq	r3, #1
 8000d84:	d0f9      	beq.n	8000d7a <__aeabi_fdiv+0xda>
 8000d86:	ea41 010c 	orr.w	r1, r1, ip
 8000d8a:	e795      	b.n	8000cb8 <__aeabi_fdiv+0x18>
 8000d8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d90:	ea92 0f0c 	teq	r2, ip
 8000d94:	d108      	bne.n	8000da8 <__aeabi_fdiv+0x108>
 8000d96:	0242      	lsls	r2, r0, #9
 8000d98:	f47f af7d 	bne.w	8000c96 <__aeabi_fmul+0x15e>
 8000d9c:	ea93 0f0c 	teq	r3, ip
 8000da0:	f47f af70 	bne.w	8000c84 <__aeabi_fmul+0x14c>
 8000da4:	4608      	mov	r0, r1
 8000da6:	e776      	b.n	8000c96 <__aeabi_fmul+0x15e>
 8000da8:	ea93 0f0c 	teq	r3, ip
 8000dac:	d104      	bne.n	8000db8 <__aeabi_fdiv+0x118>
 8000dae:	024b      	lsls	r3, r1, #9
 8000db0:	f43f af4c 	beq.w	8000c4c <__aeabi_fmul+0x114>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e76e      	b.n	8000c96 <__aeabi_fmul+0x15e>
 8000db8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dbc:	bf18      	it	ne
 8000dbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dc2:	d1ca      	bne.n	8000d5a <__aeabi_fdiv+0xba>
 8000dc4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000dc8:	f47f af5c 	bne.w	8000c84 <__aeabi_fmul+0x14c>
 8000dcc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000dd0:	f47f af3c 	bne.w	8000c4c <__aeabi_fmul+0x114>
 8000dd4:	e75f      	b.n	8000c96 <__aeabi_fmul+0x15e>
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_f2iz>:
 8000dd8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ddc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000de0:	d30f      	bcc.n	8000e02 <__aeabi_f2iz+0x2a>
 8000de2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000de6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dea:	d90d      	bls.n	8000e08 <__aeabi_f2iz+0x30>
 8000dec:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000df0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000df4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000df8:	fa23 f002 	lsr.w	r0, r3, r2
 8000dfc:	bf18      	it	ne
 8000dfe:	4240      	negne	r0, r0
 8000e00:	4770      	bx	lr
 8000e02:	f04f 0000 	mov.w	r0, #0
 8000e06:	4770      	bx	lr
 8000e08:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e0c:	d101      	bne.n	8000e12 <__aeabi_f2iz+0x3a>
 8000e0e:	0242      	lsls	r2, r0, #9
 8000e10:	d105      	bne.n	8000e1e <__aeabi_f2iz+0x46>
 8000e12:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000e16:	bf08      	it	eq
 8000e18:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e1c:	4770      	bx	lr
 8000e1e:	f04f 0000 	mov.w	r0, #0
 8000e22:	4770      	bx	lr

08000e24 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b088      	sub	sp, #32
 8000e28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e38:	4b2e      	ldr	r3, [pc, #184]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a2d      	ldr	r2, [pc, #180]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e3e:	f043 0310 	orr.w	r3, r3, #16
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f003 0310 	and.w	r3, r3, #16
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e50:	4b28      	ldr	r3, [pc, #160]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a27      	ldr	r2, [pc, #156]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e56:	f043 0320 	orr.w	r3, r3, #32
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b25      	ldr	r3, [pc, #148]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f003 0320 	and.w	r3, r3, #32
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e68:	4b22      	ldr	r3, [pc, #136]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a21      	ldr	r2, [pc, #132]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6193      	str	r3, [r2, #24]
 8000e74:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef4 <MX_GPIO_Init+0xd0>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	607b      	str	r3, [r7, #4]
 8000e7e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_13, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000e86:	481c      	ldr	r0, [pc, #112]	@ (8000ef8 <MX_GPIO_Init+0xd4>)
 8000e88:	f000 fe2c 	bl	8001ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8000e92:	481a      	ldr	r0, [pc, #104]	@ (8000efc <MX_GPIO_Init+0xd8>)
 8000e94:	f000 fe26 	bl	8001ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13;
 8000e98:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4811      	ldr	r0, [pc, #68]	@ (8000ef8 <MX_GPIO_Init+0xd4>)
 8000eb2:	f000 fc93 	bl	80017dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000eb6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000eba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec8:	f107 0310 	add.w	r3, r7, #16
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480b      	ldr	r0, [pc, #44]	@ (8000efc <MX_GPIO_Init+0xd8>)
 8000ed0:	f000 fc84 	bl	80017dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000ed4:	231f      	movs	r3, #31
 8000ed6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;         // <----- This Option
 8000edc:	2300      	movs	r3, #0
 8000ede:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4805      	ldr	r0, [pc, #20]	@ (8000efc <MX_GPIO_Init+0xd8>)
 8000ee8:	f000 fc78 	bl	80017dc <HAL_GPIO_Init>

}
 8000eec:	bf00      	nop
 8000eee:	3720      	adds	r7, #32
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40011000 	.word	0x40011000
 8000efc:	40010800 	.word	0x40010800

08000f00 <main>:

void ISR_SINE(void);


int main(void)
{
 8000f00:	b590      	push	{r4, r7, lr}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0

  sampleNum = (int)(f_carrier/f_fundamental);
 8000f06:	4b2e      	ldr	r3, [pc, #184]	@ (8000fc0 <main+0xc0>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8000f0e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f12:	4a2c      	ldr	r2, [pc, #176]	@ (8000fc4 <main+0xc4>)
 8000f14:	6013      	str	r3, [r2, #0]

  radVal = 2 * PI / sampleNum;
 8000f16:	4b2c      	ldr	r3, [pc, #176]	@ (8000fc8 <main+0xc8>)
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fd04 	bl	8000928 <__addsf3>
 8000f20:	4603      	mov	r3, r0
 8000f22:	461c      	mov	r4, r3
 8000f24:	4b27      	ldr	r3, [pc, #156]	@ (8000fc4 <main+0xc4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fdb1 	bl	8000a90 <__aeabi_i2f>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4619      	mov	r1, r3
 8000f32:	4620      	mov	r0, r4
 8000f34:	f7ff feb4 	bl	8000ca0 <__aeabi_fdiv>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <main+0xcc>)
 8000f3e:	601a      	str	r2, [r3, #0]

  for(int i=1;i<sampleNum+1;i++){
 8000f40:	2301      	movs	r3, #1
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	e021      	b.n	8000f8a <main+0x8a>
	      sineValue[i] = sin(radVal*(i));
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff fda2 	bl	8000a90 <__aeabi_i2f>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000fcc <main+0xcc>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4619      	mov	r1, r3
 8000f54:	4610      	mov	r0, r2
 8000f56:	f7ff fdef 	bl	8000b38 <__aeabi_fmul>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fb85 	bl	800066c <__aeabi_f2d>
 8000f62:	4602      	mov	r2, r0
 8000f64:	460b      	mov	r3, r1
 8000f66:	4610      	mov	r0, r2
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f002 fa6d 	bl	8003448 <sin>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	460b      	mov	r3, r1
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	f7ff fc81 	bl	800087c <__aeabi_d2f>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	4914      	ldr	r1, [pc, #80]	@ (8000fd0 <main+0xd0>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=1;i<sampleNum+1;i++){
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3301      	adds	r3, #1
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <main+0xc4>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	ddd8      	ble.n	8000f46 <main+0x46>
  }

  HAL_Init();
 8000f94:	f000 fab2 	bl	80014fc <HAL_Init>

  SystemClock_Config();
 8000f98:	f000 f8c0 	bl	800111c <SystemClock_Config>

  MX_GPIO_Init();
 8000f9c:	f7ff ff42 	bl	8000e24 <MX_GPIO_Init>

  MX_TIM1_Init();
 8000fa0:	f000 f978 	bl	8001294 <MX_TIM1_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8000fa4:	480b      	ldr	r0, [pc, #44]	@ (8000fd4 <main+0xd4>)
 8000fa6:	f001 f9fd 	bl	80023a4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000faa:	2100      	movs	r1, #0
 8000fac:	4809      	ldr	r0, [pc, #36]	@ (8000fd4 <main+0xd4>)
 8000fae:	f001 faa3 	bl	80024f8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <main+0xd4>)
 8000fb6:	f002 f897 	bl	80030e8 <HAL_TIMEx_PWMN_Start>

  while (1)
 8000fba:	bf00      	nop
 8000fbc:	e7fd      	b.n	8000fba <main+0xba>
 8000fbe:	bf00      	nop
 8000fc0:	20000034 	.word	0x20000034
 8000fc4:	20000038 	.word	0x20000038
 8000fc8:	40490fdb 	.word	0x40490fdb
 8000fcc:	2000003c 	.word	0x2000003c
 8000fd0:	20000040 	.word	0x20000040
 8000fd4:	20000fe4 	.word	0x20000fe4

08000fd8 <ISR_SINE>:

}


/*Function for The Interrupt*/
void ISR_SINE(void) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	if(b>1){
 8000fdc:	4b45      	ldr	r3, [pc, #276]	@ (80010f4 <ISR_SINE+0x11c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	dd7f      	ble.n	80010e4 <ISR_SINE+0x10c>
	  Duty = (int)(duty_coeff*TIMER_PERIOD*sineValue[k]);
 8000fe4:	4b44      	ldr	r3, [pc, #272]	@ (80010f8 <ISR_SINE+0x120>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4944      	ldr	r1, [pc, #272]	@ (80010fc <ISR_SINE+0x124>)
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff fda4 	bl	8000b38 <__aeabi_fmul>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	4b42      	ldr	r3, [pc, #264]	@ (8001100 <ISR_SINE+0x128>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a42      	ldr	r2, [pc, #264]	@ (8001104 <ISR_SINE+0x12c>)
 8000ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ffe:	4619      	mov	r1, r3
 8001000:	f7ff fd9a 	bl	8000b38 <__aeabi_fmul>
 8001004:	4603      	mov	r3, r0
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fee6 	bl	8000dd8 <__aeabi_f2iz>
 800100c:	4603      	mov	r3, r0
 800100e:	4a3e      	ldr	r2, [pc, #248]	@ (8001108 <ISR_SINE+0x130>)
 8001010:	6013      	str	r3, [r2, #0]
	  if (k==0) {
 8001012:	4b3b      	ldr	r3, [pc, #236]	@ (8001100 <ISR_SINE+0x128>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d108      	bne.n	800102c <ISR_SINE+0x54>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001020:	483a      	ldr	r0, [pc, #232]	@ (800110c <ISR_SINE+0x134>)
 8001022:	f000 fd5f 	bl	8001ae4 <HAL_GPIO_WritePin>
		TIM1->CCR1= 0;
 8001026:	4b3a      	ldr	r3, [pc, #232]	@ (8001110 <ISR_SINE+0x138>)
 8001028:	2200      	movs	r2, #0
 800102a:	635a      	str	r2, [r3, #52]	@ 0x34
	  }
	  if (k==(sampleNum/2)) {
 800102c:	4b39      	ldr	r3, [pc, #228]	@ (8001114 <ISR_SINE+0x13c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	0fda      	lsrs	r2, r3, #31
 8001032:	4413      	add	r3, r2
 8001034:	105b      	asrs	r3, r3, #1
 8001036:	461a      	mov	r2, r3
 8001038:	4b31      	ldr	r3, [pc, #196]	@ (8001100 <ISR_SINE+0x128>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	429a      	cmp	r2, r3
 800103e:	d109      	bne.n	8001054 <ISR_SINE+0x7c>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001040:	2200      	movs	r2, #0
 8001042:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001046:	4831      	ldr	r0, [pc, #196]	@ (800110c <ISR_SINE+0x134>)
 8001048:	f000 fd4c 	bl	8001ae4 <HAL_GPIO_WritePin>
		TIM1->CCR1 = TIMER_PERIOD;
 800104c:	4b30      	ldr	r3, [pc, #192]	@ (8001110 <ISR_SINE+0x138>)
 800104e:	f240 529f 	movw	r2, #1439	@ 0x59f
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34
	  }
	  if (k>0 && k<(sampleNum/2))  {
 8001054:	4b2a      	ldr	r3, [pc, #168]	@ (8001100 <ISR_SINE+0x128>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	dd13      	ble.n	8001084 <ISR_SINE+0xac>
 800105c:	4b2d      	ldr	r3, [pc, #180]	@ (8001114 <ISR_SINE+0x13c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	0fda      	lsrs	r2, r3, #31
 8001062:	4413      	add	r3, r2
 8001064:	105b      	asrs	r3, r3, #1
 8001066:	461a      	mov	r2, r3
 8001068:	4b25      	ldr	r3, [pc, #148]	@ (8001100 <ISR_SINE+0x128>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	429a      	cmp	r2, r3
 800106e:	dd09      	ble.n	8001084 <ISR_SINE+0xac>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001076:	4825      	ldr	r0, [pc, #148]	@ (800110c <ISR_SINE+0x134>)
 8001078:	f000 fd34 	bl	8001ae4 <HAL_GPIO_WritePin>
		TIM1->CCR1 = Duty;
 800107c:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <ISR_SINE+0x130>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b23      	ldr	r3, [pc, #140]	@ (8001110 <ISR_SINE+0x138>)
 8001082:	635a      	str	r2, [r3, #52]	@ 0x34
	  }
	  if (k>0 && k>(sampleNum/2) ) {
 8001084:	4b1e      	ldr	r3, [pc, #120]	@ (8001100 <ISR_SINE+0x128>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	dd15      	ble.n	80010b8 <ISR_SINE+0xe0>
 800108c:	4b21      	ldr	r3, [pc, #132]	@ (8001114 <ISR_SINE+0x13c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	0fda      	lsrs	r2, r3, #31
 8001092:	4413      	add	r3, r2
 8001094:	105b      	asrs	r3, r3, #1
 8001096:	461a      	mov	r2, r3
 8001098:	4b19      	ldr	r3, [pc, #100]	@ (8001100 <ISR_SINE+0x128>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	429a      	cmp	r2, r3
 800109e:	da0b      	bge.n	80010b8 <ISR_SINE+0xe0>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a6:	4819      	ldr	r0, [pc, #100]	@ (800110c <ISR_SINE+0x134>)
 80010a8:	f000 fd1c 	bl	8001ae4 <HAL_GPIO_WritePin>
		TIM1->CCR1 = TIMER_PERIOD + Duty;
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <ISR_SINE+0x130>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f203 529f 	addw	r2, r3, #1439	@ 0x59f
 80010b4:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <ISR_SINE+0x138>)
 80010b6:	635a      	str	r2, [r3, #52]	@ 0x34
	  }
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80010b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010bc:	4816      	ldr	r0, [pc, #88]	@ (8001118 <ISR_SINE+0x140>)
 80010be:	f000 fd29 	bl	8001b14 <HAL_GPIO_TogglePin>
	  k++;
 80010c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001100 <ISR_SINE+0x128>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	3301      	adds	r3, #1
 80010c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001100 <ISR_SINE+0x128>)
 80010ca:	6013      	str	r3, [r2, #0]
	  if (k > sampleNum ) k=0;
 80010cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001100 <ISR_SINE+0x128>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b10      	ldr	r3, [pc, #64]	@ (8001114 <ISR_SINE+0x13c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	dd02      	ble.n	80010de <ISR_SINE+0x106>
 80010d8:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <ISR_SINE+0x128>)
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
	  b=0;
 80010de:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <ISR_SINE+0x11c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
	}
	b++;
 80010e4:	4b03      	ldr	r3, [pc, #12]	@ (80010f4 <ISR_SINE+0x11c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	3301      	adds	r3, #1
 80010ea:	4a02      	ldr	r2, [pc, #8]	@ (80010f4 <ISR_SINE+0x11c>)
 80010ec:	6013      	str	r3, [r2, #0]
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000030 	.word	0x20000030
 80010f8:	20000fe0 	.word	0x20000fe0
 80010fc:	44b3e000 	.word	0x44b3e000
 8001100:	2000002c 	.word	0x2000002c
 8001104:	20000040 	.word	0x20000040
 8001108:	20000028 	.word	0x20000028
 800110c:	40010800 	.word	0x40010800
 8001110:	40012c00 	.word	0x40012c00
 8001114:	20000038 	.word	0x20000038
 8001118:	40011000 	.word	0x40011000

0800111c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b090      	sub	sp, #64	@ 0x40
 8001120:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001122:	f107 0318 	add.w	r3, r7, #24
 8001126:	2228      	movs	r2, #40	@ 0x28
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f002 f95f 	bl	80033ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001142:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001146:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800114c:	2301      	movs	r3, #1
 800114e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001150:	2302      	movs	r3, #2
 8001152:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001154:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001158:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800115a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800115e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001160:	f107 0318 	add.w	r3, r7, #24
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fcef 	bl	8001b48 <HAL_RCC_OscConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001170:	f000 f819 	bl	80011a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001174:	230f      	movs	r3, #15
 8001176:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001178:	2302      	movs	r3, #2
 800117a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001180:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001184:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	2102      	movs	r1, #2
 800118e:	4618      	mov	r0, r3
 8001190:	f000 ff5c 	bl	800204c <HAL_RCC_ClockConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800119a:	f000 f804 	bl	80011a6 <Error_Handler>
  }
}
 800119e:	bf00      	nop
 80011a0:	3740      	adds	r7, #64	@ 0x40
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011aa:	b672      	cpsid	i
}
 80011ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ae:	bf00      	nop
 80011b0:	e7fd      	b.n	80011ae <Error_Handler+0x8>
	...

080011b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_MspInit+0x5c>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	4a14      	ldr	r2, [pc, #80]	@ (8001210 <HAL_MspInit+0x5c>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6193      	str	r3, [r2, #24]
 80011c6:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <HAL_MspInit+0x5c>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <HAL_MspInit+0x5c>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001210 <HAL_MspInit+0x5c>)
 80011d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011dc:	61d3      	str	r3, [r2, #28]
 80011de:	4b0c      	ldr	r3, [pc, #48]	@ (8001210 <HAL_MspInit+0x5c>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <HAL_MspInit+0x60>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_MspInit+0x60>)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001206:	bf00      	nop
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	40021000 	.word	0x40021000
 8001214:	40010000 	.word	0x40010000

08001218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <NMI_Handler+0x4>

08001220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <HardFault_Handler+0x4>

08001228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <MemManage_Handler+0x4>

08001230 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <BusFault_Handler+0x4>

08001238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <UsageFault_Handler+0x4>

08001240 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr

0800124c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr

08001258 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001268:	f000 f98e 	bl	8001588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}

08001270 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
//  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
//  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, RESET);
	ISR_SINE();
 8001274:	f7ff feb0 	bl	8000fd8 <ISR_SINE>
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001278:	4802      	ldr	r0, [pc, #8]	@ (8001284 <TIM1_UP_IRQHandler+0x14>)
 800127a:	f001 f9df 	bl	800263c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000fe4 	.word	0x20000fe4

08001288 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b096      	sub	sp, #88	@ 0x58
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]
 80012c2:	615a      	str	r2, [r3, #20]
 80012c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2220      	movs	r2, #32
 80012ca:	2100      	movs	r1, #0
 80012cc:	4618      	mov	r0, r3
 80012ce:	f002 f88e 	bl	80033ee <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012d2:	4b3e      	ldr	r3, [pc, #248]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012d4:	4a3e      	ldr	r2, [pc, #248]	@ (80013d0 <MX_TIM1_Init+0x13c>)
 80012d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012d8:	4b3c      	ldr	r3, [pc, #240]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012da:	2200      	movs	r2, #0
 80012dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80012de:	4b3b      	ldr	r3, [pc, #236]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012e0:	2220      	movs	r2, #32
 80012e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1439;
 80012e4:	4b39      	ldr	r3, [pc, #228]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012e6:	f240 529f 	movw	r2, #1439	@ 0x59f
 80012ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ec:	4b37      	ldr	r3, [pc, #220]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012f2:	4b36      	ldr	r3, [pc, #216]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012f8:	4b34      	ldr	r3, [pc, #208]	@ (80013cc <MX_TIM1_Init+0x138>)
 80012fa:	2280      	movs	r2, #128	@ 0x80
 80012fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012fe:	4833      	ldr	r0, [pc, #204]	@ (80013cc <MX_TIM1_Init+0x138>)
 8001300:	f001 f800 	bl	8002304 <HAL_TIM_Base_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800130a:	f7ff ff4c 	bl	80011a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001312:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001314:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001318:	4619      	mov	r1, r3
 800131a:	482c      	ldr	r0, [pc, #176]	@ (80013cc <MX_TIM1_Init+0x138>)
 800131c:	f001 fb40 	bl	80029a0 <HAL_TIM_ConfigClockSource>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001326:	f7ff ff3e 	bl	80011a6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800132a:	4828      	ldr	r0, [pc, #160]	@ (80013cc <MX_TIM1_Init+0x138>)
 800132c:	f001 f88c 	bl	8002448 <HAL_TIM_PWM_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001336:	f7ff ff36 	bl	80011a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133e:	2300      	movs	r3, #0
 8001340:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001342:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001346:	4619      	mov	r1, r3
 8001348:	4820      	ldr	r0, [pc, #128]	@ (80013cc <MX_TIM1_Init+0x138>)
 800134a:	f001 ff6b 	bl	8003224 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001354:	f7ff ff27 	bl	80011a6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001358:	2360      	movs	r3, #96	@ 0x60
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001370:	2300      	movs	r3, #0
 8001372:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001378:	2200      	movs	r2, #0
 800137a:	4619      	mov	r1, r3
 800137c:	4813      	ldr	r0, [pc, #76]	@ (80013cc <MX_TIM1_Init+0x138>)
 800137e:	f001 fa4d 	bl	800281c <HAL_TIM_PWM_ConfigChannel>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001388:	f7ff ff0d 	bl	80011a6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800138c:	2300      	movs	r3, #0
 800138e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 10;
 8001398:	230a      	movs	r3, #10
 800139a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013a4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	4619      	mov	r1, r3
 80013ae:	4807      	ldr	r0, [pc, #28]	@ (80013cc <MX_TIM1_Init+0x138>)
 80013b0:	f001 ff96 	bl	80032e0 <HAL_TIMEx_ConfigBreakDeadTime>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80013ba:	f7ff fef4 	bl	80011a6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013be:	4803      	ldr	r0, [pc, #12]	@ (80013cc <MX_TIM1_Init+0x138>)
 80013c0:	f000 f82e 	bl	8001420 <HAL_TIM_MspPostInit>

}
 80013c4:	bf00      	nop
 80013c6:	3758      	adds	r7, #88	@ 0x58
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000fe4 	.word	0x20000fe4
 80013d0:	40012c00 	.word	0x40012c00

080013d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001418 <HAL_TIM_Base_MspInit+0x44>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d113      	bne.n	800140e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013e6:	4b0d      	ldr	r3, [pc, #52]	@ (800141c <HAL_TIM_Base_MspInit+0x48>)
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	4a0c      	ldr	r2, [pc, #48]	@ (800141c <HAL_TIM_Base_MspInit+0x48>)
 80013ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013f0:	6193      	str	r3, [r2, #24]
 80013f2:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <HAL_TIM_Base_MspInit+0x48>)
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2100      	movs	r1, #0
 8001402:	2019      	movs	r0, #25
 8001404:	f000 f9b3 	bl	800176e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001408:	2019      	movs	r0, #25
 800140a:	f000 f9cc 	bl	80017a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40012c00 	.word	0x40012c00
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a19      	ldr	r2, [pc, #100]	@ (80014a0 <HAL_TIM_MspPostInit+0x80>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d12a      	bne.n	8001496 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001440:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <HAL_TIM_MspPostInit+0x84>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a17      	ldr	r2, [pc, #92]	@ (80014a4 <HAL_TIM_MspPostInit+0x84>)
 8001446:	f043 0304 	orr.w	r3, r3, #4
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <HAL_TIM_MspPostInit+0x84>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA7     ------> TIM1_CH1N
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001458:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800145c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001462:	2302      	movs	r3, #2
 8001464:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	4619      	mov	r1, r3
 800146c:	480e      	ldr	r0, [pc, #56]	@ (80014a8 <HAL_TIM_MspPostInit+0x88>)
 800146e:	f000 f9b5 	bl	80017dc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8001472:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <HAL_TIM_MspPostInit+0x8c>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	61fb      	str	r3, [r7, #28]
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800147e:	61fb      	str	r3, [r7, #28]
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001486:	61fb      	str	r3, [r7, #28]
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	4a06      	ldr	r2, [pc, #24]	@ (80014ac <HAL_TIM_MspPostInit+0x8c>)
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001496:	bf00      	nop
 8001498:	3720      	adds	r7, #32
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40012c00 	.word	0x40012c00
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40010800 	.word	0x40010800
 80014ac:	40010000 	.word	0x40010000

080014b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014b0:	f7ff feea 	bl	8001288 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014b4:	480b      	ldr	r0, [pc, #44]	@ (80014e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80014b6:	490c      	ldr	r1, [pc, #48]	@ (80014e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80014b8:	4a0c      	ldr	r2, [pc, #48]	@ (80014ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80014ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014bc:	e002      	b.n	80014c4 <LoopCopyDataInit>

080014be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014c2:	3304      	adds	r3, #4

080014c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014c8:	d3f9      	bcc.n	80014be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ca:	4a09      	ldr	r2, [pc, #36]	@ (80014f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014cc:	4c09      	ldr	r4, [pc, #36]	@ (80014f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014d0:	e001      	b.n	80014d6 <LoopFillZerobss>

080014d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014d4:	3204      	adds	r2, #4

080014d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014d8:	d3fb      	bcc.n	80014d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014da:	f001 ff91 	bl	8003400 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014de:	f7ff fd0f 	bl	8000f00 <main>
  bx lr
 80014e2:	4770      	bx	lr
  ldr r0, =_sdata
 80014e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80014ec:	08004618 	.word	0x08004618
  ldr r2, =_sbss
 80014f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80014f4:	20001030 	.word	0x20001030

080014f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014f8:	e7fe      	b.n	80014f8 <ADC1_2_IRQHandler>
	...

080014fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <HAL_Init+0x28>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a07      	ldr	r2, [pc, #28]	@ (8001524 <HAL_Init+0x28>)
 8001506:	f043 0310 	orr.w	r3, r3, #16
 800150a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800150c:	2003      	movs	r0, #3
 800150e:	f000 f923 	bl	8001758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001512:	200f      	movs	r0, #15
 8001514:	f000 f808 	bl	8001528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001518:	f7ff fe4c 	bl	80011b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40022000 	.word	0x40022000

08001528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <HAL_InitTick+0x54>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <HAL_InitTick+0x58>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4619      	mov	r1, r3
 800153a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800153e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001542:	fbb2 f3f3 	udiv	r3, r2, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f000 f93b 	bl	80017c2 <HAL_SYSTICK_Config>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e00e      	b.n	8001574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b0f      	cmp	r3, #15
 800155a:	d80a      	bhi.n	8001572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800155c:	2200      	movs	r2, #0
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	f04f 30ff 	mov.w	r0, #4294967295
 8001564:	f000 f903 	bl	800176e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001568:	4a06      	ldr	r2, [pc, #24]	@ (8001584 <HAL_InitTick+0x5c>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
 8001570:	e000      	b.n	8001574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
}
 8001574:	4618      	mov	r0, r3
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000000 	.word	0x20000000
 8001580:	20000008 	.word	0x20000008
 8001584:	20000004 	.word	0x20000004

08001588 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HAL_IncTick+0x1c>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	461a      	mov	r2, r3
 8001592:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <HAL_IncTick+0x20>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4413      	add	r3, r2
 8001598:	4a03      	ldr	r2, [pc, #12]	@ (80015a8 <HAL_IncTick+0x20>)
 800159a:	6013      	str	r3, [r2, #0]
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	20000008 	.word	0x20000008
 80015a8:	2000102c 	.word	0x2000102c

080015ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  return uwTick;
 80015b0:	4b02      	ldr	r3, [pc, #8]	@ (80015bc <HAL_GetTick+0x10>)
 80015b2:	681b      	ldr	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	2000102c 	.word	0x2000102c

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f2:	4a04      	ldr	r2, [pc, #16]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	60d3      	str	r3, [r2, #12]
}
 80015f8:	bf00      	nop
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	4906      	ldr	r1, [pc, #24]	@ (8001658 <__NVIC_EnableIRQ+0x34>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	2001      	movs	r0, #1
 8001646:	fa00 f202 	lsl.w	r2, r0, r2
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	e000e100 	.word	0xe000e100

0800165c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	db0a      	blt.n	8001686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	b2da      	uxtb	r2, r3
 8001674:	490c      	ldr	r1, [pc, #48]	@ (80016a8 <__NVIC_SetPriority+0x4c>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	0112      	lsls	r2, r2, #4
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	440b      	add	r3, r1
 8001680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001684:	e00a      	b.n	800169c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	b2da      	uxtb	r2, r3
 800168a:	4908      	ldr	r1, [pc, #32]	@ (80016ac <__NVIC_SetPriority+0x50>)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	3b04      	subs	r3, #4
 8001694:	0112      	lsls	r2, r2, #4
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	440b      	add	r3, r1
 800169a:	761a      	strb	r2, [r3, #24]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	e000e100 	.word	0xe000e100
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b089      	sub	sp, #36	@ 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f1c3 0307 	rsb	r3, r3, #7
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	bf28      	it	cs
 80016ce:	2304      	movcs	r3, #4
 80016d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3304      	adds	r3, #4
 80016d6:	2b06      	cmp	r3, #6
 80016d8:	d902      	bls.n	80016e0 <NVIC_EncodePriority+0x30>
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3b03      	subs	r3, #3
 80016de:	e000      	b.n	80016e2 <NVIC_EncodePriority+0x32>
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43da      	mvns	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	401a      	ands	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001702:	43d9      	mvns	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	4313      	orrs	r3, r2
         );
}
 800170a:	4618      	mov	r0, r3
 800170c:	3724      	adds	r7, #36	@ 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3b01      	subs	r3, #1
 8001720:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001724:	d301      	bcc.n	800172a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001726:	2301      	movs	r3, #1
 8001728:	e00f      	b.n	800174a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800172a:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <SysTick_Config+0x40>)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3b01      	subs	r3, #1
 8001730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001732:	210f      	movs	r1, #15
 8001734:	f04f 30ff 	mov.w	r0, #4294967295
 8001738:	f7ff ff90 	bl	800165c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800173c:	4b05      	ldr	r3, [pc, #20]	@ (8001754 <SysTick_Config+0x40>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001742:	4b04      	ldr	r3, [pc, #16]	@ (8001754 <SysTick_Config+0x40>)
 8001744:	2207      	movs	r2, #7
 8001746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	e000e010 	.word	0xe000e010

08001758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff ff2d 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800176e:	b580      	push	{r7, lr}
 8001770:	b086      	sub	sp, #24
 8001772:	af00      	add	r7, sp, #0
 8001774:	4603      	mov	r3, r0
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
 800177a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001780:	f7ff ff42 	bl	8001608 <__NVIC_GetPriorityGrouping>
 8001784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	68b9      	ldr	r1, [r7, #8]
 800178a:	6978      	ldr	r0, [r7, #20]
 800178c:	f7ff ff90 	bl	80016b0 <NVIC_EncodePriority>
 8001790:	4602      	mov	r2, r0
 8001792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001796:	4611      	mov	r1, r2
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff5f 	bl	800165c <__NVIC_SetPriority>
}
 800179e:	bf00      	nop
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ff35 	bl	8001624 <__NVIC_EnableIRQ>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff ffa2 	bl	8001714 <SysTick_Config>
 80017d0:	4603      	mov	r3, r0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017dc:	b480      	push	{r7}
 80017de:	b08b      	sub	sp, #44	@ 0x2c
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017e6:	2300      	movs	r3, #0
 80017e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017ea:	2300      	movs	r3, #0
 80017ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ee:	e169      	b.n	8001ac4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017f0:	2201      	movs	r2, #1
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	69fa      	ldr	r2, [r7, #28]
 8001800:	4013      	ands	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	429a      	cmp	r2, r3
 800180a:	f040 8158 	bne.w	8001abe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	4a9a      	ldr	r2, [pc, #616]	@ (8001a7c <HAL_GPIO_Init+0x2a0>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d05e      	beq.n	80018d6 <HAL_GPIO_Init+0xfa>
 8001818:	4a98      	ldr	r2, [pc, #608]	@ (8001a7c <HAL_GPIO_Init+0x2a0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d875      	bhi.n	800190a <HAL_GPIO_Init+0x12e>
 800181e:	4a98      	ldr	r2, [pc, #608]	@ (8001a80 <HAL_GPIO_Init+0x2a4>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d058      	beq.n	80018d6 <HAL_GPIO_Init+0xfa>
 8001824:	4a96      	ldr	r2, [pc, #600]	@ (8001a80 <HAL_GPIO_Init+0x2a4>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d86f      	bhi.n	800190a <HAL_GPIO_Init+0x12e>
 800182a:	4a96      	ldr	r2, [pc, #600]	@ (8001a84 <HAL_GPIO_Init+0x2a8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d052      	beq.n	80018d6 <HAL_GPIO_Init+0xfa>
 8001830:	4a94      	ldr	r2, [pc, #592]	@ (8001a84 <HAL_GPIO_Init+0x2a8>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d869      	bhi.n	800190a <HAL_GPIO_Init+0x12e>
 8001836:	4a94      	ldr	r2, [pc, #592]	@ (8001a88 <HAL_GPIO_Init+0x2ac>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d04c      	beq.n	80018d6 <HAL_GPIO_Init+0xfa>
 800183c:	4a92      	ldr	r2, [pc, #584]	@ (8001a88 <HAL_GPIO_Init+0x2ac>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d863      	bhi.n	800190a <HAL_GPIO_Init+0x12e>
 8001842:	4a92      	ldr	r2, [pc, #584]	@ (8001a8c <HAL_GPIO_Init+0x2b0>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d046      	beq.n	80018d6 <HAL_GPIO_Init+0xfa>
 8001848:	4a90      	ldr	r2, [pc, #576]	@ (8001a8c <HAL_GPIO_Init+0x2b0>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d85d      	bhi.n	800190a <HAL_GPIO_Init+0x12e>
 800184e:	2b12      	cmp	r3, #18
 8001850:	d82a      	bhi.n	80018a8 <HAL_GPIO_Init+0xcc>
 8001852:	2b12      	cmp	r3, #18
 8001854:	d859      	bhi.n	800190a <HAL_GPIO_Init+0x12e>
 8001856:	a201      	add	r2, pc, #4	@ (adr r2, 800185c <HAL_GPIO_Init+0x80>)
 8001858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185c:	080018d7 	.word	0x080018d7
 8001860:	080018b1 	.word	0x080018b1
 8001864:	080018c3 	.word	0x080018c3
 8001868:	08001905 	.word	0x08001905
 800186c:	0800190b 	.word	0x0800190b
 8001870:	0800190b 	.word	0x0800190b
 8001874:	0800190b 	.word	0x0800190b
 8001878:	0800190b 	.word	0x0800190b
 800187c:	0800190b 	.word	0x0800190b
 8001880:	0800190b 	.word	0x0800190b
 8001884:	0800190b 	.word	0x0800190b
 8001888:	0800190b 	.word	0x0800190b
 800188c:	0800190b 	.word	0x0800190b
 8001890:	0800190b 	.word	0x0800190b
 8001894:	0800190b 	.word	0x0800190b
 8001898:	0800190b 	.word	0x0800190b
 800189c:	0800190b 	.word	0x0800190b
 80018a0:	080018b9 	.word	0x080018b9
 80018a4:	080018cd 	.word	0x080018cd
 80018a8:	4a79      	ldr	r2, [pc, #484]	@ (8001a90 <HAL_GPIO_Init+0x2b4>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d013      	beq.n	80018d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018ae:	e02c      	b.n	800190a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	623b      	str	r3, [r7, #32]
          break;
 80018b6:	e029      	b.n	800190c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	3304      	adds	r3, #4
 80018be:	623b      	str	r3, [r7, #32]
          break;
 80018c0:	e024      	b.n	800190c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	3308      	adds	r3, #8
 80018c8:	623b      	str	r3, [r7, #32]
          break;
 80018ca:	e01f      	b.n	800190c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	330c      	adds	r3, #12
 80018d2:	623b      	str	r3, [r7, #32]
          break;
 80018d4:	e01a      	b.n	800190c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d102      	bne.n	80018e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018de:	2304      	movs	r3, #4
 80018e0:	623b      	str	r3, [r7, #32]
          break;
 80018e2:	e013      	b.n	800190c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d105      	bne.n	80018f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ec:	2308      	movs	r3, #8
 80018ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	611a      	str	r2, [r3, #16]
          break;
 80018f6:	e009      	b.n	800190c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018f8:	2308      	movs	r3, #8
 80018fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69fa      	ldr	r2, [r7, #28]
 8001900:	615a      	str	r2, [r3, #20]
          break;
 8001902:	e003      	b.n	800190c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
          break;
 8001908:	e000      	b.n	800190c <HAL_GPIO_Init+0x130>
          break;
 800190a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	2bff      	cmp	r3, #255	@ 0xff
 8001910:	d801      	bhi.n	8001916 <HAL_GPIO_Init+0x13a>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	e001      	b.n	800191a <HAL_GPIO_Init+0x13e>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	3304      	adds	r3, #4
 800191a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	2bff      	cmp	r3, #255	@ 0xff
 8001920:	d802      	bhi.n	8001928 <HAL_GPIO_Init+0x14c>
 8001922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	e002      	b.n	800192e <HAL_GPIO_Init+0x152>
 8001928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192a:	3b08      	subs	r3, #8
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	210f      	movs	r1, #15
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	401a      	ands	r2, r3
 8001940:	6a39      	ldr	r1, [r7, #32]
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	fa01 f303 	lsl.w	r3, r1, r3
 8001948:	431a      	orrs	r2, r3
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	f000 80b1 	beq.w	8001abe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800195c:	4b4d      	ldr	r3, [pc, #308]	@ (8001a94 <HAL_GPIO_Init+0x2b8>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4a4c      	ldr	r2, [pc, #304]	@ (8001a94 <HAL_GPIO_Init+0x2b8>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	6193      	str	r3, [r2, #24]
 8001968:	4b4a      	ldr	r3, [pc, #296]	@ (8001a94 <HAL_GPIO_Init+0x2b8>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001974:	4a48      	ldr	r2, [pc, #288]	@ (8001a98 <HAL_GPIO_Init+0x2bc>)
 8001976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	3302      	adds	r3, #2
 800197c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001980:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	220f      	movs	r2, #15
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	4013      	ands	r3, r2
 8001996:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a40      	ldr	r2, [pc, #256]	@ (8001a9c <HAL_GPIO_Init+0x2c0>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d013      	beq.n	80019c8 <HAL_GPIO_Init+0x1ec>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a3f      	ldr	r2, [pc, #252]	@ (8001aa0 <HAL_GPIO_Init+0x2c4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d00d      	beq.n	80019c4 <HAL_GPIO_Init+0x1e8>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a3e      	ldr	r2, [pc, #248]	@ (8001aa4 <HAL_GPIO_Init+0x2c8>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d007      	beq.n	80019c0 <HAL_GPIO_Init+0x1e4>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a3d      	ldr	r2, [pc, #244]	@ (8001aa8 <HAL_GPIO_Init+0x2cc>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d101      	bne.n	80019bc <HAL_GPIO_Init+0x1e0>
 80019b8:	2303      	movs	r3, #3
 80019ba:	e006      	b.n	80019ca <HAL_GPIO_Init+0x1ee>
 80019bc:	2304      	movs	r3, #4
 80019be:	e004      	b.n	80019ca <HAL_GPIO_Init+0x1ee>
 80019c0:	2302      	movs	r3, #2
 80019c2:	e002      	b.n	80019ca <HAL_GPIO_Init+0x1ee>
 80019c4:	2301      	movs	r3, #1
 80019c6:	e000      	b.n	80019ca <HAL_GPIO_Init+0x1ee>
 80019c8:	2300      	movs	r3, #0
 80019ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019cc:	f002 0203 	and.w	r2, r2, #3
 80019d0:	0092      	lsls	r2, r2, #2
 80019d2:	4093      	lsls	r3, r2
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019da:	492f      	ldr	r1, [pc, #188]	@ (8001a98 <HAL_GPIO_Init+0x2bc>)
 80019dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019de:	089b      	lsrs	r3, r3, #2
 80019e0:	3302      	adds	r3, #2
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d006      	beq.n	8001a02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019f4:	4b2d      	ldr	r3, [pc, #180]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	492c      	ldr	r1, [pc, #176]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	608b      	str	r3, [r1, #8]
 8001a00:	e006      	b.n	8001a10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a02:	4b2a      	ldr	r3, [pc, #168]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	4928      	ldr	r1, [pc, #160]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d006      	beq.n	8001a2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a1c:	4b23      	ldr	r3, [pc, #140]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	4922      	ldr	r1, [pc, #136]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	60cb      	str	r3, [r1, #12]
 8001a28:	e006      	b.n	8001a38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a2a:	4b20      	ldr	r3, [pc, #128]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a2c:	68da      	ldr	r2, [r3, #12]
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	43db      	mvns	r3, r3
 8001a32:	491e      	ldr	r1, [pc, #120]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d006      	beq.n	8001a52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a44:	4b19      	ldr	r3, [pc, #100]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	4918      	ldr	r1, [pc, #96]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	604b      	str	r3, [r1, #4]
 8001a50:	e006      	b.n	8001a60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a52:	4b16      	ldr	r3, [pc, #88]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	4914      	ldr	r1, [pc, #80]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d021      	beq.n	8001ab0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	490e      	ldr	r1, [pc, #56]	@ (8001aac <HAL_GPIO_Init+0x2d0>)
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	600b      	str	r3, [r1, #0]
 8001a78:	e021      	b.n	8001abe <HAL_GPIO_Init+0x2e2>
 8001a7a:	bf00      	nop
 8001a7c:	10320000 	.word	0x10320000
 8001a80:	10310000 	.word	0x10310000
 8001a84:	10220000 	.word	0x10220000
 8001a88:	10210000 	.word	0x10210000
 8001a8c:	10120000 	.word	0x10120000
 8001a90:	10110000 	.word	0x10110000
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010000 	.word	0x40010000
 8001a9c:	40010800 	.word	0x40010800
 8001aa0:	40010c00 	.word	0x40010c00
 8001aa4:	40011000 	.word	0x40011000
 8001aa8:	40011400 	.word	0x40011400
 8001aac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <HAL_GPIO_Init+0x304>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	4909      	ldr	r1, [pc, #36]	@ (8001ae0 <HAL_GPIO_Init+0x304>)
 8001aba:	4013      	ands	r3, r2
 8001abc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aca:	fa22 f303 	lsr.w	r3, r2, r3
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f47f ae8e 	bne.w	80017f0 <HAL_GPIO_Init+0x14>
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	bf00      	nop
 8001ad8:	372c      	adds	r7, #44	@ 0x2c
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr
 8001ae0:	40010400 	.word	0x40010400

08001ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	807b      	strh	r3, [r7, #2]
 8001af0:	4613      	mov	r3, r2
 8001af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001af4:	787b      	ldrb	r3, [r7, #1]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b00:	e003      	b.n	8001b0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b02:	887b      	ldrh	r3, [r7, #2]
 8001b04:	041a      	lsls	r2, r3, #16
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	611a      	str	r2, [r3, #16]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b26:	887a      	ldrh	r2, [r7, #2]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	041a      	lsls	r2, r3, #16
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	43d9      	mvns	r1, r3
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	400b      	ands	r3, r1
 8001b36:	431a      	orrs	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	611a      	str	r2, [r3, #16]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
	...

08001b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e272      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8087 	beq.w	8001c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b68:	4b92      	ldr	r3, [pc, #584]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 030c 	and.w	r3, r3, #12
 8001b70:	2b04      	cmp	r3, #4
 8001b72:	d00c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b74:	4b8f      	ldr	r3, [pc, #572]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 030c 	and.w	r3, r3, #12
 8001b7c:	2b08      	cmp	r3, #8
 8001b7e:	d112      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5e>
 8001b80:	4b8c      	ldr	r3, [pc, #560]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b8c:	d10b      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8e:	4b89      	ldr	r3, [pc, #548]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d06c      	beq.n	8001c74 <HAL_RCC_OscConfig+0x12c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d168      	bne.n	8001c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e24c      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bae:	d106      	bne.n	8001bbe <HAL_RCC_OscConfig+0x76>
 8001bb0:	4b80      	ldr	r3, [pc, #512]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a7f      	ldr	r2, [pc, #508]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	e02e      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10c      	bne.n	8001be0 <HAL_RCC_OscConfig+0x98>
 8001bc6:	4b7b      	ldr	r3, [pc, #492]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a7a      	ldr	r2, [pc, #488]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	4b78      	ldr	r3, [pc, #480]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a77      	ldr	r2, [pc, #476]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	e01d      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001be8:	d10c      	bne.n	8001c04 <HAL_RCC_OscConfig+0xbc>
 8001bea:	4b72      	ldr	r3, [pc, #456]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a71      	ldr	r2, [pc, #452]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	4b6f      	ldr	r3, [pc, #444]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a6e      	ldr	r2, [pc, #440]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	e00b      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001c04:	4b6b      	ldr	r3, [pc, #428]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a6a      	ldr	r2, [pc, #424]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	4b68      	ldr	r3, [pc, #416]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a67      	ldr	r2, [pc, #412]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d013      	beq.n	8001c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c24:	f7ff fcc2 	bl	80015ac <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c2c:	f7ff fcbe 	bl	80015ac <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b64      	cmp	r3, #100	@ 0x64
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e200      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0xe4>
 8001c4a:	e014      	b.n	8001c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fcae 	bl	80015ac <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c54:	f7ff fcaa 	bl	80015ac <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	@ 0x64
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e1ec      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c66:	4b53      	ldr	r3, [pc, #332]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x10c>
 8001c72:	e000      	b.n	8001c76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d063      	beq.n	8001d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c82:	4b4c      	ldr	r3, [pc, #304]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d00b      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c8e:	4b49      	ldr	r3, [pc, #292]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d11c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x18c>
 8001c9a:	4b46      	ldr	r3, [pc, #280]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d116      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ca6:	4b43      	ldr	r3, [pc, #268]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d005      	beq.n	8001cbe <HAL_RCC_OscConfig+0x176>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d001      	beq.n	8001cbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e1c0      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4939      	ldr	r1, [pc, #228]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cd2:	e03a      	b.n	8001d4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d020      	beq.n	8001d1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cdc:	4b36      	ldr	r3, [pc, #216]	@ (8001db8 <HAL_RCC_OscConfig+0x270>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7ff fc63 	bl	80015ac <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cea:	f7ff fc5f 	bl	80015ac <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e1a1      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f0      	beq.n	8001cea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d08:	4b2a      	ldr	r3, [pc, #168]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4927      	ldr	r1, [pc, #156]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
 8001d1c:	e015      	b.n	8001d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d1e:	4b26      	ldr	r3, [pc, #152]	@ (8001db8 <HAL_RCC_OscConfig+0x270>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d24:	f7ff fc42 	bl	80015ac <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fc3e 	bl	80015ac <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e180      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f0      	bne.n	8001d2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d03a      	beq.n	8001dcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d019      	beq.n	8001d92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d5e:	4b17      	ldr	r3, [pc, #92]	@ (8001dbc <HAL_RCC_OscConfig+0x274>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f7ff fc22 	bl	80015ac <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fc1e 	bl	80015ac <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e160      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0f0      	beq.n	8001d6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f000 fa9c 	bl	80022c8 <RCC_Delay>
 8001d90:	e01c      	b.n	8001dcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d92:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <HAL_RCC_OscConfig+0x274>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d98:	f7ff fc08 	bl	80015ac <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d9e:	e00f      	b.n	8001dc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da0:	f7ff fc04 	bl	80015ac <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d908      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e146      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000
 8001db8:	42420000 	.word	0x42420000
 8001dbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	4b92      	ldr	r3, [pc, #584]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1e9      	bne.n	8001da0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 80a6 	beq.w	8001f26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dde:	4b8b      	ldr	r3, [pc, #556]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10d      	bne.n	8001e06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	4b88      	ldr	r3, [pc, #544]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a87      	ldr	r2, [pc, #540]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b85      	ldr	r3, [pc, #532]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b82      	ldr	r3, [pc, #520]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d118      	bne.n	8001e44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e12:	4b7f      	ldr	r3, [pc, #508]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a7e      	ldr	r2, [pc, #504]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff fbc5 	bl	80015ac <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e26:	f7ff fbc1 	bl	80015ac <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b64      	cmp	r3, #100	@ 0x64
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e103      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	4b75      	ldr	r3, [pc, #468]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x312>
 8001e4c:	4b6f      	ldr	r3, [pc, #444]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a6e      	ldr	r2, [pc, #440]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	e02d      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x334>
 8001e62:	4b6a      	ldr	r3, [pc, #424]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	4a69      	ldr	r2, [pc, #420]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	6213      	str	r3, [r2, #32]
 8001e6e:	4b67      	ldr	r3, [pc, #412]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	4a66      	ldr	r2, [pc, #408]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	6213      	str	r3, [r2, #32]
 8001e7a:	e01c      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b05      	cmp	r3, #5
 8001e82:	d10c      	bne.n	8001e9e <HAL_RCC_OscConfig+0x356>
 8001e84:	4b61      	ldr	r3, [pc, #388]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4a60      	ldr	r2, [pc, #384]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	6213      	str	r3, [r2, #32]
 8001e90:	4b5e      	ldr	r3, [pc, #376]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	4a5d      	ldr	r2, [pc, #372]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6213      	str	r3, [r2, #32]
 8001e9c:	e00b      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	4a5a      	ldr	r2, [pc, #360]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	6213      	str	r3, [r2, #32]
 8001eaa:	4b58      	ldr	r3, [pc, #352]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	4a57      	ldr	r2, [pc, #348]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001eb0:	f023 0304 	bic.w	r3, r3, #4
 8001eb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d015      	beq.n	8001eea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebe:	f7ff fb75 	bl	80015ac <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7ff fb71 	bl	80015ac <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e0b1      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001edc:	4b4b      	ldr	r3, [pc, #300]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0ee      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x37e>
 8001ee8:	e014      	b.n	8001f14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eea:	f7ff fb5f 	bl	80015ac <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7ff fb5b 	bl	80015ac <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e09b      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f08:	4b40      	ldr	r3, [pc, #256]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1ee      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f14:	7dfb      	ldrb	r3, [r7, #23]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d105      	bne.n	8001f26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f1a:	4b3c      	ldr	r3, [pc, #240]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4a3b      	ldr	r2, [pc, #236]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 8087 	beq.w	800203e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f30:	4b36      	ldr	r3, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d061      	beq.n	8002000 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d146      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f44:	4b33      	ldr	r3, [pc, #204]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fb2f 	bl	80015ac <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f52:	f7ff fb2b 	bl	80015ac <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e06d      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f64:	4b29      	ldr	r3, [pc, #164]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f0      	bne.n	8001f52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f78:	d108      	bne.n	8001f8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f7a:	4b24      	ldr	r3, [pc, #144]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	4921      	ldr	r1, [pc, #132]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a19      	ldr	r1, [r3, #32]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	430b      	orrs	r3, r1
 8001f9e:	491b      	ldr	r1, [pc, #108]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7ff faff 	bl	80015ac <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7ff fafb 	bl	80015ac <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e03d      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc4:	4b11      	ldr	r3, [pc, #68]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x46a>
 8001fd0:	e035      	b.n	800203e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd2:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7ff fae8 	bl	80015ac <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff fae4 	bl	80015ac <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e026      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x498>
 8001ffe:	e01e      	b.n	800203e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d107      	bne.n	8002018 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e019      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
 800200c:	40021000 	.word	0x40021000
 8002010:	40007000 	.word	0x40007000
 8002014:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002018:	4b0b      	ldr	r3, [pc, #44]	@ (8002048 <HAL_RCC_OscConfig+0x500>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	429a      	cmp	r2, r3
 800202a:	d106      	bne.n	800203a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002036:	429a      	cmp	r2, r3
 8002038:	d001      	beq.n	800203e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e0d0      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002060:	4b6a      	ldr	r3, [pc, #424]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d910      	bls.n	8002090 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b67      	ldr	r3, [pc, #412]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 0207 	bic.w	r2, r3, #7
 8002076:	4965      	ldr	r1, [pc, #404]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b63      	ldr	r3, [pc, #396]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0b8      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020a8:	4b59      	ldr	r3, [pc, #356]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a58      	ldr	r2, [pc, #352]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c0:	4b53      	ldr	r3, [pc, #332]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	4a52      	ldr	r2, [pc, #328]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020cc:	4b50      	ldr	r3, [pc, #320]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	494d      	ldr	r1, [pc, #308]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d040      	beq.n	800216c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d115      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e07f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d107      	bne.n	800211a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800210a:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d109      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e073      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800211a:	4b3d      	ldr	r3, [pc, #244]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e06b      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800212a:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f023 0203 	bic.w	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4936      	ldr	r1, [pc, #216]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800213c:	f7ff fa36 	bl	80015ac <HAL_GetTick>
 8002140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002142:	e00a      	b.n	800215a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002144:	f7ff fa32 	bl	80015ac <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002152:	4293      	cmp	r3, r2
 8002154:	d901      	bls.n	800215a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e053      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 020c 	and.w	r2, r3, #12
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	429a      	cmp	r2, r3
 800216a:	d1eb      	bne.n	8002144 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	429a      	cmp	r2, r3
 8002178:	d210      	bcs.n	800219c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217a:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f023 0207 	bic.w	r2, r3, #7
 8002182:	4922      	ldr	r1, [pc, #136]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	4313      	orrs	r3, r2
 8002188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e032      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a8:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	4916      	ldr	r1, [pc, #88]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	490e      	ldr	r1, [pc, #56]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021da:	f000 f821 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	490a      	ldr	r1, [pc, #40]	@ (8002214 <HAL_RCC_ClockConfig+0x1c8>)
 80021ec:	5ccb      	ldrb	r3, [r1, r3]
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	4a09      	ldr	r2, [pc, #36]	@ (8002218 <HAL_RCC_ClockConfig+0x1cc>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_ClockConfig+0x1d0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff f994 	bl	8001528 <HAL_InitTick>

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40022000 	.word	0x40022000
 8002210:	40021000 	.word	0x40021000
 8002214:	08004410 	.word	0x08004410
 8002218:	20000000 	.word	0x20000000
 800221c:	20000004 	.word	0x20000004

08002220 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	b480      	push	{r7}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	2300      	movs	r3, #0
 800222c:	60bb      	str	r3, [r7, #8]
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	2300      	movs	r3, #0
 8002234:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800223a:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f003 030c 	and.w	r3, r3, #12
 8002246:	2b04      	cmp	r3, #4
 8002248:	d002      	beq.n	8002250 <HAL_RCC_GetSysClockFreq+0x30>
 800224a:	2b08      	cmp	r3, #8
 800224c:	d003      	beq.n	8002256 <HAL_RCC_GetSysClockFreq+0x36>
 800224e:	e027      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002250:	4b19      	ldr	r3, [pc, #100]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002252:	613b      	str	r3, [r7, #16]
      break;
 8002254:	e027      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	0c9b      	lsrs	r3, r3, #18
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	4a17      	ldr	r2, [pc, #92]	@ (80022bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002260:	5cd3      	ldrb	r3, [r2, r3]
 8002262:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800226e:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	0c5b      	lsrs	r3, r3, #17
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	4a11      	ldr	r2, [pc, #68]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a0d      	ldr	r2, [pc, #52]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002282:	fb03 f202 	mul.w	r2, r3, r2
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	fbb2 f3f3 	udiv	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	e004      	b.n	800229a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a0c      	ldr	r2, [pc, #48]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002294:	fb02 f303 	mul.w	r3, r2, r3
 8002298:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	613b      	str	r3, [r7, #16]
      break;
 800229e:	e002      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022a0:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80022a2:	613b      	str	r3, [r7, #16]
      break;
 80022a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022a6:	693b      	ldr	r3, [r7, #16]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	371c      	adds	r7, #28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40021000 	.word	0x40021000
 80022b8:	007a1200 	.word	0x007a1200
 80022bc:	08004420 	.word	0x08004420
 80022c0:	08004430 	.word	0x08004430
 80022c4:	003d0900 	.word	0x003d0900

080022c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <RCC_Delay+0x34>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <RCC_Delay+0x38>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	0a5b      	lsrs	r3, r3, #9
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022e4:	bf00      	nop
  }
  while (Delay --);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	1e5a      	subs	r2, r3, #1
 80022ea:	60fa      	str	r2, [r7, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f9      	bne.n	80022e4 <RCC_Delay+0x1c>
}
 80022f0:	bf00      	nop
 80022f2:	bf00      	nop
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	20000000 	.word	0x20000000
 8002300:	10624dd3 	.word	0x10624dd3

08002304 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e041      	b.n	800239a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7ff f852 	bl	80013d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3304      	adds	r3, #4
 8002340:	4619      	mov	r1, r3
 8002342:	4610      	mov	r0, r2
 8002344:	f000 fc20 	bl	8002b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d001      	beq.n	80023bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e03a      	b.n	8002432 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2202      	movs	r2, #2
 80023c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68da      	ldr	r2, [r3, #12]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a18      	ldr	r2, [pc, #96]	@ (800243c <HAL_TIM_Base_Start_IT+0x98>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00e      	beq.n	80023fc <HAL_TIM_Base_Start_IT+0x58>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023e6:	d009      	beq.n	80023fc <HAL_TIM_Base_Start_IT+0x58>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a14      	ldr	r2, [pc, #80]	@ (8002440 <HAL_TIM_Base_Start_IT+0x9c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d004      	beq.n	80023fc <HAL_TIM_Base_Start_IT+0x58>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a13      	ldr	r2, [pc, #76]	@ (8002444 <HAL_TIM_Base_Start_IT+0xa0>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d111      	bne.n	8002420 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b06      	cmp	r3, #6
 800240c:	d010      	beq.n	8002430 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0201 	orr.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800241e:	e007      	b.n	8002430 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 0201 	orr.w	r2, r2, #1
 800242e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	40012c00 	.word	0x40012c00
 8002440:	40000400 	.word	0x40000400
 8002444:	40000800 	.word	0x40000800

08002448 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e041      	b.n	80024de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d106      	bne.n	8002474 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f839 	bl	80024e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2202      	movs	r2, #2
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3304      	adds	r3, #4
 8002484:	4619      	mov	r1, r3
 8002486:	4610      	mov	r0, r2
 8002488:	f000 fb7e 	bl	8002b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2201      	movs	r2, #1
 8002498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d109      	bne.n	800251c <HAL_TIM_PWM_Start+0x24>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b01      	cmp	r3, #1
 8002512:	bf14      	ite	ne
 8002514:	2301      	movne	r3, #1
 8002516:	2300      	moveq	r3, #0
 8002518:	b2db      	uxtb	r3, r3
 800251a:	e022      	b.n	8002562 <HAL_TIM_PWM_Start+0x6a>
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	2b04      	cmp	r3, #4
 8002520:	d109      	bne.n	8002536 <HAL_TIM_PWM_Start+0x3e>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b01      	cmp	r3, #1
 800252c:	bf14      	ite	ne
 800252e:	2301      	movne	r3, #1
 8002530:	2300      	moveq	r3, #0
 8002532:	b2db      	uxtb	r3, r3
 8002534:	e015      	b.n	8002562 <HAL_TIM_PWM_Start+0x6a>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b08      	cmp	r3, #8
 800253a:	d109      	bne.n	8002550 <HAL_TIM_PWM_Start+0x58>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b01      	cmp	r3, #1
 8002546:	bf14      	ite	ne
 8002548:	2301      	movne	r3, #1
 800254a:	2300      	moveq	r3, #0
 800254c:	b2db      	uxtb	r3, r3
 800254e:	e008      	b.n	8002562 <HAL_TIM_PWM_Start+0x6a>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b01      	cmp	r3, #1
 800255a:	bf14      	ite	ne
 800255c:	2301      	movne	r3, #1
 800255e:	2300      	moveq	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e05e      	b.n	8002628 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d104      	bne.n	800257a <HAL_TIM_PWM_Start+0x82>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2202      	movs	r2, #2
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002578:	e013      	b.n	80025a2 <HAL_TIM_PWM_Start+0xaa>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	2b04      	cmp	r3, #4
 800257e:	d104      	bne.n	800258a <HAL_TIM_PWM_Start+0x92>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002588:	e00b      	b.n	80025a2 <HAL_TIM_PWM_Start+0xaa>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b08      	cmp	r3, #8
 800258e:	d104      	bne.n	800259a <HAL_TIM_PWM_Start+0xa2>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002598:	e003      	b.n	80025a2 <HAL_TIM_PWM_Start+0xaa>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2202      	movs	r2, #2
 800259e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2201      	movs	r2, #1
 80025a8:	6839      	ldr	r1, [r7, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 fd78 	bl	80030a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002630 <HAL_TIM_PWM_Start+0x138>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d107      	bne.n	80025ca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a18      	ldr	r2, [pc, #96]	@ (8002630 <HAL_TIM_PWM_Start+0x138>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d00e      	beq.n	80025f2 <HAL_TIM_PWM_Start+0xfa>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025dc:	d009      	beq.n	80025f2 <HAL_TIM_PWM_Start+0xfa>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a14      	ldr	r2, [pc, #80]	@ (8002634 <HAL_TIM_PWM_Start+0x13c>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d004      	beq.n	80025f2 <HAL_TIM_PWM_Start+0xfa>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a12      	ldr	r2, [pc, #72]	@ (8002638 <HAL_TIM_PWM_Start+0x140>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d111      	bne.n	8002616 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2b06      	cmp	r3, #6
 8002602:	d010      	beq.n	8002626 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 0201 	orr.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002614:	e007      	b.n	8002626 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f042 0201 	orr.w	r2, r2, #1
 8002624:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40012c00 	.word	0x40012c00
 8002634:	40000400 	.word	0x40000400
 8002638:	40000800 	.word	0x40000800

0800263c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d020      	beq.n	80026a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d01b      	beq.n	80026a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f06f 0202 	mvn.w	r2, #2
 8002670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fa63 	bl	8002b52 <HAL_TIM_IC_CaptureCallback>
 800268c:	e005      	b.n	800269a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 fa56 	bl	8002b40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 fa65 	bl	8002b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d020      	beq.n	80026ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d01b      	beq.n	80026ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0204 	mvn.w	r2, #4
 80026bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2202      	movs	r2, #2
 80026c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 fa3d 	bl	8002b52 <HAL_TIM_IC_CaptureCallback>
 80026d8:	e005      	b.n	80026e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 fa30 	bl	8002b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 fa3f 	bl	8002b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d020      	beq.n	8002738 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f003 0308 	and.w	r3, r3, #8
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d01b      	beq.n	8002738 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f06f 0208 	mvn.w	r2, #8
 8002708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2204      	movs	r2, #4
 800270e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 fa17 	bl	8002b52 <HAL_TIM_IC_CaptureCallback>
 8002724:	e005      	b.n	8002732 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 fa0a 	bl	8002b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 fa19 	bl	8002b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f003 0310 	and.w	r3, r3, #16
 800273e:	2b00      	cmp	r3, #0
 8002740:	d020      	beq.n	8002784 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f003 0310 	and.w	r3, r3, #16
 8002748:	2b00      	cmp	r3, #0
 800274a:	d01b      	beq.n	8002784 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0210 	mvn.w	r2, #16
 8002754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2208      	movs	r2, #8
 800275a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f9f1 	bl	8002b52 <HAL_TIM_IC_CaptureCallback>
 8002770:	e005      	b.n	800277e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f9e4 	bl	8002b40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f9f3 	bl	8002b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00c      	beq.n	80027a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b00      	cmp	r3, #0
 8002796:	d007      	beq.n	80027a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f06f 0201 	mvn.w	r2, #1
 80027a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 f9c3 	bl	8002b2e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00c      	beq.n	80027cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d007      	beq.n	80027cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 fde4 	bl	8003394 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00c      	beq.n	80027f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d007      	beq.n	80027f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80027e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f9c3 	bl	8002b76 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00c      	beq.n	8002814 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b00      	cmp	r3, #0
 8002802:	d007      	beq.n	8002814 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0220 	mvn.w	r2, #32
 800280c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 fdb7 	bl	8003382 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002836:	2302      	movs	r3, #2
 8002838:	e0ae      	b.n	8002998 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b0c      	cmp	r3, #12
 8002846:	f200 809f 	bhi.w	8002988 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800284a:	a201      	add	r2, pc, #4	@ (adr r2, 8002850 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800284c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002850:	08002885 	.word	0x08002885
 8002854:	08002989 	.word	0x08002989
 8002858:	08002989 	.word	0x08002989
 800285c:	08002989 	.word	0x08002989
 8002860:	080028c5 	.word	0x080028c5
 8002864:	08002989 	.word	0x08002989
 8002868:	08002989 	.word	0x08002989
 800286c:	08002989 	.word	0x08002989
 8002870:	08002907 	.word	0x08002907
 8002874:	08002989 	.word	0x08002989
 8002878:	08002989 	.word	0x08002989
 800287c:	08002989 	.word	0x08002989
 8002880:	08002947 	.word	0x08002947
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	4618      	mov	r0, r3
 800288c:	f000 f9ea 	bl	8002c64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699a      	ldr	r2, [r3, #24]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0208 	orr.w	r2, r2, #8
 800289e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699a      	ldr	r2, [r3, #24]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0204 	bic.w	r2, r2, #4
 80028ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6999      	ldr	r1, [r3, #24]
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	619a      	str	r2, [r3, #24]
      break;
 80028c2:	e064      	b.n	800298e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 fa30 	bl	8002d30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6999      	ldr	r1, [r3, #24]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	021a      	lsls	r2, r3, #8
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	619a      	str	r2, [r3, #24]
      break;
 8002904:	e043      	b.n	800298e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	4618      	mov	r0, r3
 800290e:	f000 fa79 	bl	8002e04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	69da      	ldr	r2, [r3, #28]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 0208 	orr.w	r2, r2, #8
 8002920:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	69da      	ldr	r2, [r3, #28]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0204 	bic.w	r2, r2, #4
 8002930:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69d9      	ldr	r1, [r3, #28]
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	61da      	str	r2, [r3, #28]
      break;
 8002944:	e023      	b.n	800298e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	4618      	mov	r0, r3
 800294e:	f000 fac3 	bl	8002ed8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	69da      	ldr	r2, [r3, #28]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	69da      	ldr	r2, [r3, #28]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	69d9      	ldr	r1, [r3, #28]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	021a      	lsls	r2, r3, #8
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	61da      	str	r2, [r3, #28]
      break;
 8002986:	e002      	b.n	800298e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	75fb      	strb	r3, [r7, #23]
      break;
 800298c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002996:	7dfb      	ldrb	r3, [r7, #23]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d101      	bne.n	80029bc <HAL_TIM_ConfigClockSource+0x1c>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e0b4      	b.n	8002b26 <HAL_TIM_ConfigClockSource+0x186>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80029da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029f4:	d03e      	beq.n	8002a74 <HAL_TIM_ConfigClockSource+0xd4>
 80029f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029fa:	f200 8087 	bhi.w	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 80029fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a02:	f000 8086 	beq.w	8002b12 <HAL_TIM_ConfigClockSource+0x172>
 8002a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a0a:	d87f      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a0c:	2b70      	cmp	r3, #112	@ 0x70
 8002a0e:	d01a      	beq.n	8002a46 <HAL_TIM_ConfigClockSource+0xa6>
 8002a10:	2b70      	cmp	r3, #112	@ 0x70
 8002a12:	d87b      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a14:	2b60      	cmp	r3, #96	@ 0x60
 8002a16:	d050      	beq.n	8002aba <HAL_TIM_ConfigClockSource+0x11a>
 8002a18:	2b60      	cmp	r3, #96	@ 0x60
 8002a1a:	d877      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a1c:	2b50      	cmp	r3, #80	@ 0x50
 8002a1e:	d03c      	beq.n	8002a9a <HAL_TIM_ConfigClockSource+0xfa>
 8002a20:	2b50      	cmp	r3, #80	@ 0x50
 8002a22:	d873      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a24:	2b40      	cmp	r3, #64	@ 0x40
 8002a26:	d058      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x13a>
 8002a28:	2b40      	cmp	r3, #64	@ 0x40
 8002a2a:	d86f      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a2c:	2b30      	cmp	r3, #48	@ 0x30
 8002a2e:	d064      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x15a>
 8002a30:	2b30      	cmp	r3, #48	@ 0x30
 8002a32:	d86b      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a34:	2b20      	cmp	r3, #32
 8002a36:	d060      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x15a>
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d867      	bhi.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d05c      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x15a>
 8002a40:	2b10      	cmp	r3, #16
 8002a42:	d05a      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x15a>
 8002a44:	e062      	b.n	8002b0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a56:	f000 fb04 	bl	8003062 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002a68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68ba      	ldr	r2, [r7, #8]
 8002a70:	609a      	str	r2, [r3, #8]
      break;
 8002a72:	e04f      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a84:	f000 faed 	bl	8003062 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689a      	ldr	r2, [r3, #8]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a96:	609a      	str	r2, [r3, #8]
      break;
 8002a98:	e03c      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	f000 fa64 	bl	8002f74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2150      	movs	r1, #80	@ 0x50
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 fabb 	bl	800302e <TIM_ITRx_SetConfig>
      break;
 8002ab8:	e02c      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f000 fa82 	bl	8002fd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2160      	movs	r1, #96	@ 0x60
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 faab 	bl	800302e <TIM_ITRx_SetConfig>
      break;
 8002ad8:	e01c      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	f000 fa44 	bl	8002f74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2140      	movs	r1, #64	@ 0x40
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fa9b 	bl	800302e <TIM_ITRx_SetConfig>
      break;
 8002af8:	e00c      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4619      	mov	r1, r3
 8002b04:	4610      	mov	r0, r2
 8002b06:	f000 fa92 	bl	800302e <TIM_ITRx_SetConfig>
      break;
 8002b0a:	e003      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002b10:	e000      	b.n	8002b14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr

08002b64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr

08002b76 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8002c58 <TIM_Base_SetConfig+0xd0>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d00b      	beq.n	8002bb8 <TIM_Base_SetConfig+0x30>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ba6:	d007      	beq.n	8002bb8 <TIM_Base_SetConfig+0x30>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a2c      	ldr	r2, [pc, #176]	@ (8002c5c <TIM_Base_SetConfig+0xd4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d003      	beq.n	8002bb8 <TIM_Base_SetConfig+0x30>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a2b      	ldr	r2, [pc, #172]	@ (8002c60 <TIM_Base_SetConfig+0xd8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d108      	bne.n	8002bca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a22      	ldr	r2, [pc, #136]	@ (8002c58 <TIM_Base_SetConfig+0xd0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d00b      	beq.n	8002bea <TIM_Base_SetConfig+0x62>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bd8:	d007      	beq.n	8002bea <TIM_Base_SetConfig+0x62>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a1f      	ldr	r2, [pc, #124]	@ (8002c5c <TIM_Base_SetConfig+0xd4>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d003      	beq.n	8002bea <TIM_Base_SetConfig+0x62>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a1e      	ldr	r2, [pc, #120]	@ (8002c60 <TIM_Base_SetConfig+0xd8>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d108      	bne.n	8002bfc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a0d      	ldr	r2, [pc, #52]	@ (8002c58 <TIM_Base_SetConfig+0xd0>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d103      	bne.n	8002c30 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d005      	beq.n	8002c4e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f023 0201 	bic.w	r2, r3, #1
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	611a      	str	r2, [r3, #16]
  }
}
 8002c4e:	bf00      	nop
 8002c50:	3714      	adds	r7, #20
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr
 8002c58:	40012c00 	.word	0x40012c00
 8002c5c:	40000400 	.word	0x40000400
 8002c60:	40000800 	.word	0x40000800

08002c64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	f023 0201 	bic.w	r2, r3, #1
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f023 0303 	bic.w	r3, r3, #3
 8002c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f023 0302 	bic.w	r3, r3, #2
 8002cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a1c      	ldr	r2, [pc, #112]	@ (8002d2c <TIM_OC1_SetConfig+0xc8>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d10c      	bne.n	8002cda <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f023 0308 	bic.w	r3, r3, #8
 8002cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f023 0304 	bic.w	r3, r3, #4
 8002cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a13      	ldr	r2, [pc, #76]	@ (8002d2c <TIM_OC1_SetConfig+0xc8>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d111      	bne.n	8002d06 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	621a      	str	r2, [r3, #32]
}
 8002d20:	bf00      	nop
 8002d22:	371c      	adds	r7, #28
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40012c00 	.word	0x40012c00

08002d30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	f023 0210 	bic.w	r2, r3, #16
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	021b      	lsls	r3, r3, #8
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f023 0320 	bic.w	r3, r3, #32
 8002d7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	011b      	lsls	r3, r3, #4
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a1d      	ldr	r2, [pc, #116]	@ (8002e00 <TIM_OC2_SetConfig+0xd0>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d10d      	bne.n	8002dac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002daa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a14      	ldr	r2, [pc, #80]	@ (8002e00 <TIM_OC2_SetConfig+0xd0>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d113      	bne.n	8002ddc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002dba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	621a      	str	r2, [r3, #32]
}
 8002df6:	bf00      	nop
 8002df8:	371c      	adds	r7, #28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr
 8002e00:	40012c00 	.word	0x40012c00

08002e04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f023 0303 	bic.w	r3, r3, #3
 8002e3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	021b      	lsls	r3, r3, #8
 8002e54:	697a      	ldr	r2, [r7, #20]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed4 <TIM_OC3_SetConfig+0xd0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d10d      	bne.n	8002e7e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002e68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	021b      	lsls	r3, r3, #8
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a14      	ldr	r2, [pc, #80]	@ (8002ed4 <TIM_OC3_SetConfig+0xd0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d113      	bne.n	8002eae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	621a      	str	r2, [r3, #32]
}
 8002ec8:	bf00      	nop
 8002eca:	371c      	adds	r7, #28
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	40012c00 	.word	0x40012c00

08002ed8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b087      	sub	sp, #28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69db      	ldr	r3, [r3, #28]
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	021b      	lsls	r3, r3, #8
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	031b      	lsls	r3, r3, #12
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a0f      	ldr	r2, [pc, #60]	@ (8002f70 <TIM_OC4_SetConfig+0x98>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d109      	bne.n	8002f4c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	019b      	lsls	r3, r3, #6
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	621a      	str	r2, [r3, #32]
}
 8002f66:	bf00      	nop
 8002f68:	371c      	adds	r7, #28
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr
 8002f70:	40012c00 	.word	0x40012c00

08002f74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	f023 0201 	bic.w	r2, r3, #1
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	011b      	lsls	r3, r3, #4
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f023 030a 	bic.w	r3, r3, #10
 8002fb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	621a      	str	r2, [r3, #32]
}
 8002fc6:	bf00      	nop
 8002fc8:	371c      	adds	r7, #28
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b087      	sub	sp, #28
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	f023 0210 	bic.w	r2, r3, #16
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	031b      	lsls	r3, r3, #12
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800300c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	4313      	orrs	r3, r2
 8003016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	621a      	str	r2, [r3, #32]
}
 8003024:	bf00      	nop
 8003026:	371c      	adds	r7, #28
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr

0800302e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800302e:	b480      	push	{r7}
 8003030:	b085      	sub	sp, #20
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
 8003036:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003044:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4313      	orrs	r3, r2
 800304c:	f043 0307 	orr.w	r3, r3, #7
 8003050:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	609a      	str	r2, [r3, #8]
}
 8003058:	bf00      	nop
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr

08003062 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003062:	b480      	push	{r7}
 8003064:	b087      	sub	sp, #28
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800307c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	021a      	lsls	r2, r3, #8
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	431a      	orrs	r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	4313      	orrs	r3, r2
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	4313      	orrs	r3, r2
 800308e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	609a      	str	r2, [r3, #8]
}
 8003096:	bf00      	nop
 8003098:	371c      	adds	r7, #28
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b087      	sub	sp, #28
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f003 031f 	and.w	r3, r3, #31
 80030b2:	2201      	movs	r2, #1
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a1a      	ldr	r2, [r3, #32]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	43db      	mvns	r3, r3
 80030c2:	401a      	ands	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a1a      	ldr	r2, [r3, #32]
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	f003 031f 	and.w	r3, r3, #31
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	fa01 f303 	lsl.w	r3, r1, r3
 80030d8:	431a      	orrs	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	621a      	str	r2, [r3, #32]
}
 80030de:	bf00      	nop
 80030e0:	371c      	adds	r7, #28
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bc80      	pop	{r7}
 80030e6:	4770      	bx	lr

080030e8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d109      	bne.n	800310c <HAL_TIMEx_PWMN_Start+0x24>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b01      	cmp	r3, #1
 8003102:	bf14      	ite	ne
 8003104:	2301      	movne	r3, #1
 8003106:	2300      	moveq	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	e022      	b.n	8003152 <HAL_TIMEx_PWMN_Start+0x6a>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2b04      	cmp	r3, #4
 8003110:	d109      	bne.n	8003126 <HAL_TIMEx_PWMN_Start+0x3e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b01      	cmp	r3, #1
 800311c:	bf14      	ite	ne
 800311e:	2301      	movne	r3, #1
 8003120:	2300      	moveq	r3, #0
 8003122:	b2db      	uxtb	r3, r3
 8003124:	e015      	b.n	8003152 <HAL_TIMEx_PWMN_Start+0x6a>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2b08      	cmp	r3, #8
 800312a:	d109      	bne.n	8003140 <HAL_TIMEx_PWMN_Start+0x58>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b01      	cmp	r3, #1
 8003136:	bf14      	ite	ne
 8003138:	2301      	movne	r3, #1
 800313a:	2300      	moveq	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	e008      	b.n	8003152 <HAL_TIMEx_PWMN_Start+0x6a>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b01      	cmp	r3, #1
 800314a:	bf14      	ite	ne
 800314c:	2301      	movne	r3, #1
 800314e:	2300      	moveq	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e059      	b.n	800320e <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d104      	bne.n	800316a <HAL_TIMEx_PWMN_Start+0x82>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2202      	movs	r2, #2
 8003164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003168:	e013      	b.n	8003192 <HAL_TIMEx_PWMN_Start+0xaa>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	2b04      	cmp	r3, #4
 800316e:	d104      	bne.n	800317a <HAL_TIMEx_PWMN_Start+0x92>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003178:	e00b      	b.n	8003192 <HAL_TIMEx_PWMN_Start+0xaa>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d104      	bne.n	800318a <HAL_TIMEx_PWMN_Start+0xa2>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2202      	movs	r2, #2
 8003184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003188:	e003      	b.n	8003192 <HAL_TIMEx_PWMN_Start+0xaa>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2202      	movs	r2, #2
 800318e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2204      	movs	r2, #4
 8003198:	6839      	ldr	r1, [r7, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f000 f903 	bl	80033a6 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a18      	ldr	r2, [pc, #96]	@ (8003218 <HAL_TIMEx_PWMN_Start+0x130>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00e      	beq.n	80031d8 <HAL_TIMEx_PWMN_Start+0xf0>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031c2:	d009      	beq.n	80031d8 <HAL_TIMEx_PWMN_Start+0xf0>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a14      	ldr	r2, [pc, #80]	@ (800321c <HAL_TIMEx_PWMN_Start+0x134>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d004      	beq.n	80031d8 <HAL_TIMEx_PWMN_Start+0xf0>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a13      	ldr	r2, [pc, #76]	@ (8003220 <HAL_TIMEx_PWMN_Start+0x138>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d111      	bne.n	80031fc <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2b06      	cmp	r3, #6
 80031e8:	d010      	beq.n	800320c <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031fa:	e007      	b.n	800320c <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0201 	orr.w	r2, r2, #1
 800320a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40012c00 	.word	0x40012c00
 800321c:	40000400 	.word	0x40000400
 8003220:	40000800 	.word	0x40000800

08003224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003238:	2302      	movs	r3, #2
 800323a:	e046      	b.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003262:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4313      	orrs	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a16      	ldr	r2, [pc, #88]	@ (80032d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d00e      	beq.n	800329e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003288:	d009      	beq.n	800329e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a12      	ldr	r2, [pc, #72]	@ (80032d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d004      	beq.n	800329e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a10      	ldr	r2, [pc, #64]	@ (80032dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d10c      	bne.n	80032b8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr
 80032d4:	40012c00 	.word	0x40012c00
 80032d8:	40000400 	.word	0x40000400
 80032dc:	40000800 	.word	0x40000800

080032e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80032f8:	2302      	movs	r3, #2
 80032fa:	e03d      	b.n	8003378 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	4313      	orrs	r3, r2
 8003310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	4313      	orrs	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	4313      	orrs	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4313      	orrs	r3, r2
 800333a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	4313      	orrs	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	4313      	orrs	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr

08003382 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800338a:	bf00      	nop
 800338c:	370c      	adds	r7, #12
 800338e:	46bd      	mov	sp, r7
 8003390:	bc80      	pop	{r7}
 8003392:	4770      	bx	lr

08003394 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bc80      	pop	{r7}
 80033a4:	4770      	bx	lr

080033a6 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80033a6:	b480      	push	{r7}
 80033a8:	b087      	sub	sp, #28
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	2204      	movs	r2, #4
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a1a      	ldr	r2, [r3, #32]
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	43db      	mvns	r3, r3
 80033c8:	401a      	ands	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a1a      	ldr	r2, [r3, #32]
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	f003 030f 	and.w	r3, r3, #15
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	fa01 f303 	lsl.w	r3, r1, r3
 80033de:	431a      	orrs	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	621a      	str	r2, [r3, #32]
}
 80033e4:	bf00      	nop
 80033e6:	371c      	adds	r7, #28
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr

080033ee <memset>:
 80033ee:	4603      	mov	r3, r0
 80033f0:	4402      	add	r2, r0
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d100      	bne.n	80033f8 <memset+0xa>
 80033f6:	4770      	bx	lr
 80033f8:	f803 1b01 	strb.w	r1, [r3], #1
 80033fc:	e7f9      	b.n	80033f2 <memset+0x4>
	...

08003400 <__libc_init_array>:
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	2600      	movs	r6, #0
 8003404:	4d0c      	ldr	r5, [pc, #48]	@ (8003438 <__libc_init_array+0x38>)
 8003406:	4c0d      	ldr	r4, [pc, #52]	@ (800343c <__libc_init_array+0x3c>)
 8003408:	1b64      	subs	r4, r4, r5
 800340a:	10a4      	asrs	r4, r4, #2
 800340c:	42a6      	cmp	r6, r4
 800340e:	d109      	bne.n	8003424 <__libc_init_array+0x24>
 8003410:	f000 fff2 	bl	80043f8 <_init>
 8003414:	2600      	movs	r6, #0
 8003416:	4d0a      	ldr	r5, [pc, #40]	@ (8003440 <__libc_init_array+0x40>)
 8003418:	4c0a      	ldr	r4, [pc, #40]	@ (8003444 <__libc_init_array+0x44>)
 800341a:	1b64      	subs	r4, r4, r5
 800341c:	10a4      	asrs	r4, r4, #2
 800341e:	42a6      	cmp	r6, r4
 8003420:	d105      	bne.n	800342e <__libc_init_array+0x2e>
 8003422:	bd70      	pop	{r4, r5, r6, pc}
 8003424:	f855 3b04 	ldr.w	r3, [r5], #4
 8003428:	4798      	blx	r3
 800342a:	3601      	adds	r6, #1
 800342c:	e7ee      	b.n	800340c <__libc_init_array+0xc>
 800342e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003432:	4798      	blx	r3
 8003434:	3601      	adds	r6, #1
 8003436:	e7f2      	b.n	800341e <__libc_init_array+0x1e>
 8003438:	08004610 	.word	0x08004610
 800343c:	08004610 	.word	0x08004610
 8003440:	08004610 	.word	0x08004610
 8003444:	08004614 	.word	0x08004614

08003448 <sin>:
 8003448:	b530      	push	{r4, r5, lr}
 800344a:	4d20      	ldr	r5, [pc, #128]	@ (80034cc <sin+0x84>)
 800344c:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8003450:	42ac      	cmp	r4, r5
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	b087      	sub	sp, #28
 8003458:	d806      	bhi.n	8003468 <sin+0x20>
 800345a:	2300      	movs	r3, #0
 800345c:	2200      	movs	r2, #0
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	2300      	movs	r3, #0
 8003462:	f000 f8f9 	bl	8003658 <__kernel_sin>
 8003466:	e004      	b.n	8003472 <sin+0x2a>
 8003468:	4d19      	ldr	r5, [pc, #100]	@ (80034d0 <sin+0x88>)
 800346a:	42ac      	cmp	r4, r5
 800346c:	d903      	bls.n	8003476 <sin+0x2e>
 800346e:	f7fc ff9d 	bl	80003ac <__aeabi_dsub>
 8003472:	b007      	add	sp, #28
 8003474:	bd30      	pop	{r4, r5, pc}
 8003476:	aa02      	add	r2, sp, #8
 8003478:	f000 f9a6 	bl	80037c8 <__ieee754_rem_pio2>
 800347c:	f000 0003 	and.w	r0, r0, #3
 8003480:	2801      	cmp	r0, #1
 8003482:	d009      	beq.n	8003498 <sin+0x50>
 8003484:	2802      	cmp	r0, #2
 8003486:	d00e      	beq.n	80034a6 <sin+0x5e>
 8003488:	b9c0      	cbnz	r0, 80034bc <sin+0x74>
 800348a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800348e:	2301      	movs	r3, #1
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003496:	e7e4      	b.n	8003462 <sin+0x1a>
 8003498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800349c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034a0:	f000 f81a 	bl	80034d8 <__kernel_cos>
 80034a4:	e7e5      	b.n	8003472 <sin+0x2a>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034b2:	f000 f8d1 	bl	8003658 <__kernel_sin>
 80034b6:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 80034ba:	e7da      	b.n	8003472 <sin+0x2a>
 80034bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034c4:	f000 f808 	bl	80034d8 <__kernel_cos>
 80034c8:	e7f5      	b.n	80034b6 <sin+0x6e>
 80034ca:	bf00      	nop
 80034cc:	3fe921fb 	.word	0x3fe921fb
 80034d0:	7fefffff 	.word	0x7fefffff
 80034d4:	00000000 	.word	0x00000000

080034d8 <__kernel_cos>:
 80034d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034dc:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80034e0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 80034e4:	4680      	mov	r8, r0
 80034e6:	4689      	mov	r9, r1
 80034e8:	e9cd 2300 	strd	r2, r3, [sp]
 80034ec:	d204      	bcs.n	80034f8 <__kernel_cos+0x20>
 80034ee:	f7fd f99d 	bl	800082c <__aeabi_d2iz>
 80034f2:	2800      	cmp	r0, #0
 80034f4:	f000 8086 	beq.w	8003604 <__kernel_cos+0x12c>
 80034f8:	4642      	mov	r2, r8
 80034fa:	464b      	mov	r3, r9
 80034fc:	4640      	mov	r0, r8
 80034fe:	4649      	mov	r1, r9
 8003500:	f7fc fe26 	bl	8000150 <__aeabi_dmul>
 8003504:	2200      	movs	r2, #0
 8003506:	4b4e      	ldr	r3, [pc, #312]	@ (8003640 <__kernel_cos+0x168>)
 8003508:	4604      	mov	r4, r0
 800350a:	460d      	mov	r5, r1
 800350c:	f7fc fe20 	bl	8000150 <__aeabi_dmul>
 8003510:	a33f      	add	r3, pc, #252	@ (adr r3, 8003610 <__kernel_cos+0x138>)
 8003512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003516:	4682      	mov	sl, r0
 8003518:	468b      	mov	fp, r1
 800351a:	4620      	mov	r0, r4
 800351c:	4629      	mov	r1, r5
 800351e:	f7fc fe17 	bl	8000150 <__aeabi_dmul>
 8003522:	a33d      	add	r3, pc, #244	@ (adr r3, 8003618 <__kernel_cos+0x140>)
 8003524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003528:	f7fc ff42 	bl	80003b0 <__adddf3>
 800352c:	4622      	mov	r2, r4
 800352e:	462b      	mov	r3, r5
 8003530:	f7fc fe0e 	bl	8000150 <__aeabi_dmul>
 8003534:	a33a      	add	r3, pc, #232	@ (adr r3, 8003620 <__kernel_cos+0x148>)
 8003536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353a:	f7fc ff37 	bl	80003ac <__aeabi_dsub>
 800353e:	4622      	mov	r2, r4
 8003540:	462b      	mov	r3, r5
 8003542:	f7fc fe05 	bl	8000150 <__aeabi_dmul>
 8003546:	a338      	add	r3, pc, #224	@ (adr r3, 8003628 <__kernel_cos+0x150>)
 8003548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354c:	f7fc ff30 	bl	80003b0 <__adddf3>
 8003550:	4622      	mov	r2, r4
 8003552:	462b      	mov	r3, r5
 8003554:	f7fc fdfc 	bl	8000150 <__aeabi_dmul>
 8003558:	a335      	add	r3, pc, #212	@ (adr r3, 8003630 <__kernel_cos+0x158>)
 800355a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355e:	f7fc ff25 	bl	80003ac <__aeabi_dsub>
 8003562:	4622      	mov	r2, r4
 8003564:	462b      	mov	r3, r5
 8003566:	f7fc fdf3 	bl	8000150 <__aeabi_dmul>
 800356a:	a333      	add	r3, pc, #204	@ (adr r3, 8003638 <__kernel_cos+0x160>)
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	f7fc ff1e 	bl	80003b0 <__adddf3>
 8003574:	4622      	mov	r2, r4
 8003576:	462b      	mov	r3, r5
 8003578:	f7fc fdea 	bl	8000150 <__aeabi_dmul>
 800357c:	4622      	mov	r2, r4
 800357e:	462b      	mov	r3, r5
 8003580:	f7fc fde6 	bl	8000150 <__aeabi_dmul>
 8003584:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003588:	4604      	mov	r4, r0
 800358a:	460d      	mov	r5, r1
 800358c:	4640      	mov	r0, r8
 800358e:	4649      	mov	r1, r9
 8003590:	f7fc fdde 	bl	8000150 <__aeabi_dmul>
 8003594:	460b      	mov	r3, r1
 8003596:	4602      	mov	r2, r0
 8003598:	4629      	mov	r1, r5
 800359a:	4620      	mov	r0, r4
 800359c:	f7fc ff06 	bl	80003ac <__aeabi_dsub>
 80035a0:	4b28      	ldr	r3, [pc, #160]	@ (8003644 <__kernel_cos+0x16c>)
 80035a2:	4680      	mov	r8, r0
 80035a4:	429e      	cmp	r6, r3
 80035a6:	4689      	mov	r9, r1
 80035a8:	d80e      	bhi.n	80035c8 <__kernel_cos+0xf0>
 80035aa:	4602      	mov	r2, r0
 80035ac:	460b      	mov	r3, r1
 80035ae:	4650      	mov	r0, sl
 80035b0:	4659      	mov	r1, fp
 80035b2:	f7fc fefb 	bl	80003ac <__aeabi_dsub>
 80035b6:	4602      	mov	r2, r0
 80035b8:	2000      	movs	r0, #0
 80035ba:	460b      	mov	r3, r1
 80035bc:	4922      	ldr	r1, [pc, #136]	@ (8003648 <__kernel_cos+0x170>)
 80035be:	f7fc fef5 	bl	80003ac <__aeabi_dsub>
 80035c2:	b003      	add	sp, #12
 80035c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035c8:	2400      	movs	r4, #0
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <__kernel_cos+0x174>)
 80035cc:	4622      	mov	r2, r4
 80035ce:	429e      	cmp	r6, r3
 80035d0:	bf8c      	ite	hi
 80035d2:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003650 <__kernel_cos+0x178>)
 80035d4:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 80035d8:	462b      	mov	r3, r5
 80035da:	2000      	movs	r0, #0
 80035dc:	491a      	ldr	r1, [pc, #104]	@ (8003648 <__kernel_cos+0x170>)
 80035de:	f7fc fee5 	bl	80003ac <__aeabi_dsub>
 80035e2:	4622      	mov	r2, r4
 80035e4:	4606      	mov	r6, r0
 80035e6:	460f      	mov	r7, r1
 80035e8:	462b      	mov	r3, r5
 80035ea:	4650      	mov	r0, sl
 80035ec:	4659      	mov	r1, fp
 80035ee:	f7fc fedd 	bl	80003ac <__aeabi_dsub>
 80035f2:	4642      	mov	r2, r8
 80035f4:	464b      	mov	r3, r9
 80035f6:	f7fc fed9 	bl	80003ac <__aeabi_dsub>
 80035fa:	4602      	mov	r2, r0
 80035fc:	460b      	mov	r3, r1
 80035fe:	4630      	mov	r0, r6
 8003600:	4639      	mov	r1, r7
 8003602:	e7dc      	b.n	80035be <__kernel_cos+0xe6>
 8003604:	2000      	movs	r0, #0
 8003606:	4910      	ldr	r1, [pc, #64]	@ (8003648 <__kernel_cos+0x170>)
 8003608:	e7db      	b.n	80035c2 <__kernel_cos+0xea>
 800360a:	bf00      	nop
 800360c:	f3af 8000 	nop.w
 8003610:	be8838d4 	.word	0xbe8838d4
 8003614:	bda8fae9 	.word	0xbda8fae9
 8003618:	bdb4b1c4 	.word	0xbdb4b1c4
 800361c:	3e21ee9e 	.word	0x3e21ee9e
 8003620:	809c52ad 	.word	0x809c52ad
 8003624:	3e927e4f 	.word	0x3e927e4f
 8003628:	19cb1590 	.word	0x19cb1590
 800362c:	3efa01a0 	.word	0x3efa01a0
 8003630:	16c15177 	.word	0x16c15177
 8003634:	3f56c16c 	.word	0x3f56c16c
 8003638:	5555554c 	.word	0x5555554c
 800363c:	3fa55555 	.word	0x3fa55555
 8003640:	3fe00000 	.word	0x3fe00000
 8003644:	3fd33332 	.word	0x3fd33332
 8003648:	3ff00000 	.word	0x3ff00000
 800364c:	3fe90000 	.word	0x3fe90000
 8003650:	3fd20000 	.word	0x3fd20000
 8003654:	00000000 	.word	0x00000000

08003658 <__kernel_sin>:
 8003658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800365c:	461f      	mov	r7, r3
 800365e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003662:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003666:	4604      	mov	r4, r0
 8003668:	460d      	mov	r5, r1
 800366a:	4616      	mov	r6, r2
 800366c:	b085      	sub	sp, #20
 800366e:	d203      	bcs.n	8003678 <__kernel_sin+0x20>
 8003670:	f7fd f8dc 	bl	800082c <__aeabi_d2iz>
 8003674:	2800      	cmp	r0, #0
 8003676:	d051      	beq.n	800371c <__kernel_sin+0xc4>
 8003678:	4622      	mov	r2, r4
 800367a:	462b      	mov	r3, r5
 800367c:	4620      	mov	r0, r4
 800367e:	4629      	mov	r1, r5
 8003680:	f7fc fd66 	bl	8000150 <__aeabi_dmul>
 8003684:	4682      	mov	sl, r0
 8003686:	468b      	mov	fp, r1
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4620      	mov	r0, r4
 800368e:	4629      	mov	r1, r5
 8003690:	f7fc fd5e 	bl	8000150 <__aeabi_dmul>
 8003694:	a33e      	add	r3, pc, #248	@ (adr r3, 8003790 <__kernel_sin+0x138>)
 8003696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369a:	4680      	mov	r8, r0
 800369c:	4689      	mov	r9, r1
 800369e:	4650      	mov	r0, sl
 80036a0:	4659      	mov	r1, fp
 80036a2:	f7fc fd55 	bl	8000150 <__aeabi_dmul>
 80036a6:	a33c      	add	r3, pc, #240	@ (adr r3, 8003798 <__kernel_sin+0x140>)
 80036a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ac:	f7fc fe7e 	bl	80003ac <__aeabi_dsub>
 80036b0:	4652      	mov	r2, sl
 80036b2:	465b      	mov	r3, fp
 80036b4:	f7fc fd4c 	bl	8000150 <__aeabi_dmul>
 80036b8:	a339      	add	r3, pc, #228	@ (adr r3, 80037a0 <__kernel_sin+0x148>)
 80036ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036be:	f7fc fe77 	bl	80003b0 <__adddf3>
 80036c2:	4652      	mov	r2, sl
 80036c4:	465b      	mov	r3, fp
 80036c6:	f7fc fd43 	bl	8000150 <__aeabi_dmul>
 80036ca:	a337      	add	r3, pc, #220	@ (adr r3, 80037a8 <__kernel_sin+0x150>)
 80036cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d0:	f7fc fe6c 	bl	80003ac <__aeabi_dsub>
 80036d4:	4652      	mov	r2, sl
 80036d6:	465b      	mov	r3, fp
 80036d8:	f7fc fd3a 	bl	8000150 <__aeabi_dmul>
 80036dc:	a334      	add	r3, pc, #208	@ (adr r3, 80037b0 <__kernel_sin+0x158>)
 80036de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e2:	f7fc fe65 	bl	80003b0 <__adddf3>
 80036e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80036e8:	e9cd 0100 	strd	r0, r1, [sp]
 80036ec:	b9db      	cbnz	r3, 8003726 <__kernel_sin+0xce>
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	4650      	mov	r0, sl
 80036f4:	4659      	mov	r1, fp
 80036f6:	f7fc fd2b 	bl	8000150 <__aeabi_dmul>
 80036fa:	a32f      	add	r3, pc, #188	@ (adr r3, 80037b8 <__kernel_sin+0x160>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f7fc fe54 	bl	80003ac <__aeabi_dsub>
 8003704:	4642      	mov	r2, r8
 8003706:	464b      	mov	r3, r9
 8003708:	f7fc fd22 	bl	8000150 <__aeabi_dmul>
 800370c:	4602      	mov	r2, r0
 800370e:	460b      	mov	r3, r1
 8003710:	4620      	mov	r0, r4
 8003712:	4629      	mov	r1, r5
 8003714:	f7fc fe4c 	bl	80003b0 <__adddf3>
 8003718:	4604      	mov	r4, r0
 800371a:	460d      	mov	r5, r1
 800371c:	4620      	mov	r0, r4
 800371e:	4629      	mov	r1, r5
 8003720:	b005      	add	sp, #20
 8003722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003726:	2200      	movs	r2, #0
 8003728:	4630      	mov	r0, r6
 800372a:	4639      	mov	r1, r7
 800372c:	4b24      	ldr	r3, [pc, #144]	@ (80037c0 <__kernel_sin+0x168>)
 800372e:	f7fc fd0f 	bl	8000150 <__aeabi_dmul>
 8003732:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003736:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800373a:	4640      	mov	r0, r8
 800373c:	4649      	mov	r1, r9
 800373e:	f7fc fd07 	bl	8000150 <__aeabi_dmul>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800374a:	f7fc fe2f 	bl	80003ac <__aeabi_dsub>
 800374e:	4652      	mov	r2, sl
 8003750:	465b      	mov	r3, fp
 8003752:	f7fc fcfd 	bl	8000150 <__aeabi_dmul>
 8003756:	4632      	mov	r2, r6
 8003758:	463b      	mov	r3, r7
 800375a:	f7fc fe27 	bl	80003ac <__aeabi_dsub>
 800375e:	a316      	add	r3, pc, #88	@ (adr r3, 80037b8 <__kernel_sin+0x160>)
 8003760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003764:	4606      	mov	r6, r0
 8003766:	460f      	mov	r7, r1
 8003768:	4640      	mov	r0, r8
 800376a:	4649      	mov	r1, r9
 800376c:	f7fc fcf0 	bl	8000150 <__aeabi_dmul>
 8003770:	4602      	mov	r2, r0
 8003772:	460b      	mov	r3, r1
 8003774:	4630      	mov	r0, r6
 8003776:	4639      	mov	r1, r7
 8003778:	f7fc fe1a 	bl	80003b0 <__adddf3>
 800377c:	4602      	mov	r2, r0
 800377e:	460b      	mov	r3, r1
 8003780:	4620      	mov	r0, r4
 8003782:	4629      	mov	r1, r5
 8003784:	f7fc fe12 	bl	80003ac <__aeabi_dsub>
 8003788:	e7c6      	b.n	8003718 <__kernel_sin+0xc0>
 800378a:	bf00      	nop
 800378c:	f3af 8000 	nop.w
 8003790:	5acfd57c 	.word	0x5acfd57c
 8003794:	3de5d93a 	.word	0x3de5d93a
 8003798:	8a2b9ceb 	.word	0x8a2b9ceb
 800379c:	3e5ae5e6 	.word	0x3e5ae5e6
 80037a0:	57b1fe7d 	.word	0x57b1fe7d
 80037a4:	3ec71de3 	.word	0x3ec71de3
 80037a8:	19c161d5 	.word	0x19c161d5
 80037ac:	3f2a01a0 	.word	0x3f2a01a0
 80037b0:	1110f8a6 	.word	0x1110f8a6
 80037b4:	3f811111 	.word	0x3f811111
 80037b8:	55555549 	.word	0x55555549
 80037bc:	3fc55555 	.word	0x3fc55555
 80037c0:	3fe00000 	.word	0x3fe00000
 80037c4:	00000000 	.word	0x00000000

080037c8 <__ieee754_rem_pio2>:
 80037c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037cc:	4bc4      	ldr	r3, [pc, #784]	@ (8003ae0 <__ieee754_rem_pio2+0x318>)
 80037ce:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80037d2:	b08d      	sub	sp, #52	@ 0x34
 80037d4:	4598      	cmp	r8, r3
 80037d6:	4606      	mov	r6, r0
 80037d8:	460f      	mov	r7, r1
 80037da:	4614      	mov	r4, r2
 80037dc:	9104      	str	r1, [sp, #16]
 80037de:	d807      	bhi.n	80037f0 <__ieee754_rem_pio2+0x28>
 80037e0:	e9c2 6700 	strd	r6, r7, [r2]
 80037e4:	2300      	movs	r3, #0
 80037e6:	2200      	movs	r2, #0
 80037e8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80037ec:	2500      	movs	r5, #0
 80037ee:	e026      	b.n	800383e <__ieee754_rem_pio2+0x76>
 80037f0:	4bbc      	ldr	r3, [pc, #752]	@ (8003ae4 <__ieee754_rem_pio2+0x31c>)
 80037f2:	4598      	cmp	r8, r3
 80037f4:	d876      	bhi.n	80038e4 <__ieee754_rem_pio2+0x11c>
 80037f6:	9b04      	ldr	r3, [sp, #16]
 80037f8:	4dbb      	ldr	r5, [pc, #748]	@ (8003ae8 <__ieee754_rem_pio2+0x320>)
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	a3aa      	add	r3, pc, #680	@ (adr r3, 8003aa8 <__ieee754_rem_pio2+0x2e0>)
 80037fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003802:	dd38      	ble.n	8003876 <__ieee754_rem_pio2+0xae>
 8003804:	f7fc fdd2 	bl	80003ac <__aeabi_dsub>
 8003808:	45a8      	cmp	r8, r5
 800380a:	4606      	mov	r6, r0
 800380c:	460f      	mov	r7, r1
 800380e:	d01a      	beq.n	8003846 <__ieee754_rem_pio2+0x7e>
 8003810:	a3a7      	add	r3, pc, #668	@ (adr r3, 8003ab0 <__ieee754_rem_pio2+0x2e8>)
 8003812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003816:	f7fc fdc9 	bl	80003ac <__aeabi_dsub>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4680      	mov	r8, r0
 8003820:	4689      	mov	r9, r1
 8003822:	4630      	mov	r0, r6
 8003824:	4639      	mov	r1, r7
 8003826:	f7fc fdc1 	bl	80003ac <__aeabi_dsub>
 800382a:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003ab0 <__ieee754_rem_pio2+0x2e8>)
 800382c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003830:	f7fc fdbc 	bl	80003ac <__aeabi_dsub>
 8003834:	2501      	movs	r5, #1
 8003836:	e9c4 8900 	strd	r8, r9, [r4]
 800383a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800383e:	4628      	mov	r0, r5
 8003840:	b00d      	add	sp, #52	@ 0x34
 8003842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003846:	a39c      	add	r3, pc, #624	@ (adr r3, 8003ab8 <__ieee754_rem_pio2+0x2f0>)
 8003848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384c:	f7fc fdae 	bl	80003ac <__aeabi_dsub>
 8003850:	a39b      	add	r3, pc, #620	@ (adr r3, 8003ac0 <__ieee754_rem_pio2+0x2f8>)
 8003852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003856:	4606      	mov	r6, r0
 8003858:	460f      	mov	r7, r1
 800385a:	f7fc fda7 	bl	80003ac <__aeabi_dsub>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4680      	mov	r8, r0
 8003864:	4689      	mov	r9, r1
 8003866:	4630      	mov	r0, r6
 8003868:	4639      	mov	r1, r7
 800386a:	f7fc fd9f 	bl	80003ac <__aeabi_dsub>
 800386e:	a394      	add	r3, pc, #592	@ (adr r3, 8003ac0 <__ieee754_rem_pio2+0x2f8>)
 8003870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003874:	e7dc      	b.n	8003830 <__ieee754_rem_pio2+0x68>
 8003876:	f7fc fd9b 	bl	80003b0 <__adddf3>
 800387a:	45a8      	cmp	r8, r5
 800387c:	4606      	mov	r6, r0
 800387e:	460f      	mov	r7, r1
 8003880:	d018      	beq.n	80038b4 <__ieee754_rem_pio2+0xec>
 8003882:	a38b      	add	r3, pc, #556	@ (adr r3, 8003ab0 <__ieee754_rem_pio2+0x2e8>)
 8003884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003888:	f7fc fd92 	bl	80003b0 <__adddf3>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	4680      	mov	r8, r0
 8003892:	4689      	mov	r9, r1
 8003894:	4630      	mov	r0, r6
 8003896:	4639      	mov	r1, r7
 8003898:	f7fc fd88 	bl	80003ac <__aeabi_dsub>
 800389c:	a384      	add	r3, pc, #528	@ (adr r3, 8003ab0 <__ieee754_rem_pio2+0x2e8>)
 800389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a2:	f7fc fd85 	bl	80003b0 <__adddf3>
 80038a6:	f04f 35ff 	mov.w	r5, #4294967295
 80038aa:	e9c4 8900 	strd	r8, r9, [r4]
 80038ae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80038b2:	e7c4      	b.n	800383e <__ieee754_rem_pio2+0x76>
 80038b4:	a380      	add	r3, pc, #512	@ (adr r3, 8003ab8 <__ieee754_rem_pio2+0x2f0>)
 80038b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ba:	f7fc fd79 	bl	80003b0 <__adddf3>
 80038be:	a380      	add	r3, pc, #512	@ (adr r3, 8003ac0 <__ieee754_rem_pio2+0x2f8>)
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	4606      	mov	r6, r0
 80038c6:	460f      	mov	r7, r1
 80038c8:	f7fc fd72 	bl	80003b0 <__adddf3>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4680      	mov	r8, r0
 80038d2:	4689      	mov	r9, r1
 80038d4:	4630      	mov	r0, r6
 80038d6:	4639      	mov	r1, r7
 80038d8:	f7fc fd68 	bl	80003ac <__aeabi_dsub>
 80038dc:	a378      	add	r3, pc, #480	@ (adr r3, 8003ac0 <__ieee754_rem_pio2+0x2f8>)
 80038de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e2:	e7de      	b.n	80038a2 <__ieee754_rem_pio2+0xda>
 80038e4:	4b81      	ldr	r3, [pc, #516]	@ (8003aec <__ieee754_rem_pio2+0x324>)
 80038e6:	4598      	cmp	r8, r3
 80038e8:	f200 80cf 	bhi.w	8003a8a <__ieee754_rem_pio2+0x2c2>
 80038ec:	f000 f962 	bl	8003bb4 <fabs>
 80038f0:	a375      	add	r3, pc, #468	@ (adr r3, 8003ac8 <__ieee754_rem_pio2+0x300>)
 80038f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f6:	4606      	mov	r6, r0
 80038f8:	460f      	mov	r7, r1
 80038fa:	f7fc fc29 	bl	8000150 <__aeabi_dmul>
 80038fe:	2200      	movs	r2, #0
 8003900:	4b7b      	ldr	r3, [pc, #492]	@ (8003af0 <__ieee754_rem_pio2+0x328>)
 8003902:	f7fc fd55 	bl	80003b0 <__adddf3>
 8003906:	f7fc ff91 	bl	800082c <__aeabi_d2iz>
 800390a:	4605      	mov	r5, r0
 800390c:	f7fc fe9c 	bl	8000648 <__aeabi_i2d>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003918:	a363      	add	r3, pc, #396	@ (adr r3, 8003aa8 <__ieee754_rem_pio2+0x2e0>)
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	f7fc fc17 	bl	8000150 <__aeabi_dmul>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	4630      	mov	r0, r6
 8003928:	4639      	mov	r1, r7
 800392a:	f7fc fd3f 	bl	80003ac <__aeabi_dsub>
 800392e:	a360      	add	r3, pc, #384	@ (adr r3, 8003ab0 <__ieee754_rem_pio2+0x2e8>)
 8003930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003934:	4682      	mov	sl, r0
 8003936:	468b      	mov	fp, r1
 8003938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800393c:	f7fc fc08 	bl	8000150 <__aeabi_dmul>
 8003940:	2d1f      	cmp	r5, #31
 8003942:	4606      	mov	r6, r0
 8003944:	460f      	mov	r7, r1
 8003946:	dc0c      	bgt.n	8003962 <__ieee754_rem_pio2+0x19a>
 8003948:	4b6a      	ldr	r3, [pc, #424]	@ (8003af4 <__ieee754_rem_pio2+0x32c>)
 800394a:	1e6a      	subs	r2, r5, #1
 800394c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003950:	4543      	cmp	r3, r8
 8003952:	d006      	beq.n	8003962 <__ieee754_rem_pio2+0x19a>
 8003954:	4632      	mov	r2, r6
 8003956:	463b      	mov	r3, r7
 8003958:	4650      	mov	r0, sl
 800395a:	4659      	mov	r1, fp
 800395c:	f7fc fd26 	bl	80003ac <__aeabi_dsub>
 8003960:	e00e      	b.n	8003980 <__ieee754_rem_pio2+0x1b8>
 8003962:	463b      	mov	r3, r7
 8003964:	4632      	mov	r2, r6
 8003966:	4650      	mov	r0, sl
 8003968:	4659      	mov	r1, fp
 800396a:	f7fc fd1f 	bl	80003ac <__aeabi_dsub>
 800396e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003972:	9305      	str	r3, [sp, #20]
 8003974:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003978:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800397c:	2b10      	cmp	r3, #16
 800397e:	dc02      	bgt.n	8003986 <__ieee754_rem_pio2+0x1be>
 8003980:	e9c4 0100 	strd	r0, r1, [r4]
 8003984:	e039      	b.n	80039fa <__ieee754_rem_pio2+0x232>
 8003986:	a34c      	add	r3, pc, #304	@ (adr r3, 8003ab8 <__ieee754_rem_pio2+0x2f0>)
 8003988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003990:	f7fc fbde 	bl	8000150 <__aeabi_dmul>
 8003994:	4606      	mov	r6, r0
 8003996:	460f      	mov	r7, r1
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	4650      	mov	r0, sl
 800399e:	4659      	mov	r1, fp
 80039a0:	f7fc fd04 	bl	80003ac <__aeabi_dsub>
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4680      	mov	r8, r0
 80039aa:	4689      	mov	r9, r1
 80039ac:	4650      	mov	r0, sl
 80039ae:	4659      	mov	r1, fp
 80039b0:	f7fc fcfc 	bl	80003ac <__aeabi_dsub>
 80039b4:	4632      	mov	r2, r6
 80039b6:	463b      	mov	r3, r7
 80039b8:	f7fc fcf8 	bl	80003ac <__aeabi_dsub>
 80039bc:	a340      	add	r3, pc, #256	@ (adr r3, 8003ac0 <__ieee754_rem_pio2+0x2f8>)
 80039be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c2:	4606      	mov	r6, r0
 80039c4:	460f      	mov	r7, r1
 80039c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039ca:	f7fc fbc1 	bl	8000150 <__aeabi_dmul>
 80039ce:	4632      	mov	r2, r6
 80039d0:	463b      	mov	r3, r7
 80039d2:	f7fc fceb 	bl	80003ac <__aeabi_dsub>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4606      	mov	r6, r0
 80039dc:	460f      	mov	r7, r1
 80039de:	4640      	mov	r0, r8
 80039e0:	4649      	mov	r1, r9
 80039e2:	f7fc fce3 	bl	80003ac <__aeabi_dsub>
 80039e6:	9a05      	ldr	r2, [sp, #20]
 80039e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b31      	cmp	r3, #49	@ 0x31
 80039f0:	dc20      	bgt.n	8003a34 <__ieee754_rem_pio2+0x26c>
 80039f2:	46c2      	mov	sl, r8
 80039f4:	46cb      	mov	fp, r9
 80039f6:	e9c4 0100 	strd	r0, r1, [r4]
 80039fa:	e9d4 8900 	ldrd	r8, r9, [r4]
 80039fe:	4650      	mov	r0, sl
 8003a00:	4642      	mov	r2, r8
 8003a02:	464b      	mov	r3, r9
 8003a04:	4659      	mov	r1, fp
 8003a06:	f7fc fcd1 	bl	80003ac <__aeabi_dsub>
 8003a0a:	463b      	mov	r3, r7
 8003a0c:	4632      	mov	r2, r6
 8003a0e:	f7fc fccd 	bl	80003ac <__aeabi_dsub>
 8003a12:	9b04      	ldr	r3, [sp, #16]
 8003a14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f6bf af10 	bge.w	800383e <__ieee754_rem_pio2+0x76>
 8003a1e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003a22:	6063      	str	r3, [r4, #4]
 8003a24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003a28:	f8c4 8000 	str.w	r8, [r4]
 8003a2c:	60a0      	str	r0, [r4, #8]
 8003a2e:	60e3      	str	r3, [r4, #12]
 8003a30:	426d      	negs	r5, r5
 8003a32:	e704      	b.n	800383e <__ieee754_rem_pio2+0x76>
 8003a34:	a326      	add	r3, pc, #152	@ (adr r3, 8003ad0 <__ieee754_rem_pio2+0x308>)
 8003a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a3e:	f7fc fb87 	bl	8000150 <__aeabi_dmul>
 8003a42:	4606      	mov	r6, r0
 8003a44:	460f      	mov	r7, r1
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4640      	mov	r0, r8
 8003a4c:	4649      	mov	r1, r9
 8003a4e:	f7fc fcad 	bl	80003ac <__aeabi_dsub>
 8003a52:	4602      	mov	r2, r0
 8003a54:	460b      	mov	r3, r1
 8003a56:	4682      	mov	sl, r0
 8003a58:	468b      	mov	fp, r1
 8003a5a:	4640      	mov	r0, r8
 8003a5c:	4649      	mov	r1, r9
 8003a5e:	f7fc fca5 	bl	80003ac <__aeabi_dsub>
 8003a62:	4632      	mov	r2, r6
 8003a64:	463b      	mov	r3, r7
 8003a66:	f7fc fca1 	bl	80003ac <__aeabi_dsub>
 8003a6a:	a31b      	add	r3, pc, #108	@ (adr r3, 8003ad8 <__ieee754_rem_pio2+0x310>)
 8003a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a70:	4606      	mov	r6, r0
 8003a72:	460f      	mov	r7, r1
 8003a74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a78:	f7fc fb6a 	bl	8000150 <__aeabi_dmul>
 8003a7c:	4632      	mov	r2, r6
 8003a7e:	463b      	mov	r3, r7
 8003a80:	f7fc fc94 	bl	80003ac <__aeabi_dsub>
 8003a84:	4606      	mov	r6, r0
 8003a86:	460f      	mov	r7, r1
 8003a88:	e764      	b.n	8003954 <__ieee754_rem_pio2+0x18c>
 8003a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003af8 <__ieee754_rem_pio2+0x330>)
 8003a8c:	4598      	cmp	r8, r3
 8003a8e:	d935      	bls.n	8003afc <__ieee754_rem_pio2+0x334>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	f7fc fc8a 	bl	80003ac <__aeabi_dsub>
 8003a98:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a9c:	e9c4 0100 	strd	r0, r1, [r4]
 8003aa0:	e6a4      	b.n	80037ec <__ieee754_rem_pio2+0x24>
 8003aa2:	bf00      	nop
 8003aa4:	f3af 8000 	nop.w
 8003aa8:	54400000 	.word	0x54400000
 8003aac:	3ff921fb 	.word	0x3ff921fb
 8003ab0:	1a626331 	.word	0x1a626331
 8003ab4:	3dd0b461 	.word	0x3dd0b461
 8003ab8:	1a600000 	.word	0x1a600000
 8003abc:	3dd0b461 	.word	0x3dd0b461
 8003ac0:	2e037073 	.word	0x2e037073
 8003ac4:	3ba3198a 	.word	0x3ba3198a
 8003ac8:	6dc9c883 	.word	0x6dc9c883
 8003acc:	3fe45f30 	.word	0x3fe45f30
 8003ad0:	2e000000 	.word	0x2e000000
 8003ad4:	3ba3198a 	.word	0x3ba3198a
 8003ad8:	252049c1 	.word	0x252049c1
 8003adc:	397b839a 	.word	0x397b839a
 8003ae0:	3fe921fb 	.word	0x3fe921fb
 8003ae4:	4002d97b 	.word	0x4002d97b
 8003ae8:	3ff921fb 	.word	0x3ff921fb
 8003aec:	413921fb 	.word	0x413921fb
 8003af0:	3fe00000 	.word	0x3fe00000
 8003af4:	08004434 	.word	0x08004434
 8003af8:	7fefffff 	.word	0x7fefffff
 8003afc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003b00:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003b04:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003b08:	460f      	mov	r7, r1
 8003b0a:	f7fc fe8f 	bl	800082c <__aeabi_d2iz>
 8003b0e:	f7fc fd9b 	bl	8000648 <__aeabi_i2d>
 8003b12:	4602      	mov	r2, r0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4630      	mov	r0, r6
 8003b18:	4639      	mov	r1, r7
 8003b1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003b1e:	f7fc fc45 	bl	80003ac <__aeabi_dsub>
 8003b22:	2200      	movs	r2, #0
 8003b24:	4b21      	ldr	r3, [pc, #132]	@ (8003bac <__ieee754_rem_pio2+0x3e4>)
 8003b26:	f7fc fb13 	bl	8000150 <__aeabi_dmul>
 8003b2a:	460f      	mov	r7, r1
 8003b2c:	4606      	mov	r6, r0
 8003b2e:	f7fc fe7d 	bl	800082c <__aeabi_d2iz>
 8003b32:	f7fc fd89 	bl	8000648 <__aeabi_i2d>
 8003b36:	4602      	mov	r2, r0
 8003b38:	460b      	mov	r3, r1
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	4639      	mov	r1, r7
 8003b3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003b42:	f7fc fc33 	bl	80003ac <__aeabi_dsub>
 8003b46:	2200      	movs	r2, #0
 8003b48:	4b18      	ldr	r3, [pc, #96]	@ (8003bac <__ieee754_rem_pio2+0x3e4>)
 8003b4a:	f7fc fb01 	bl	8000150 <__aeabi_dmul>
 8003b4e:	f04f 0803 	mov.w	r8, #3
 8003b52:	2600      	movs	r6, #0
 8003b54:	2700      	movs	r7, #0
 8003b56:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003b5a:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003b5e:	4632      	mov	r2, r6
 8003b60:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003b64:	463b      	mov	r3, r7
 8003b66:	46c2      	mov	sl, r8
 8003b68:	f108 38ff 	add.w	r8, r8, #4294967295
 8003b6c:	f7fc fe2c 	bl	80007c8 <__aeabi_dcmpeq>
 8003b70:	2800      	cmp	r0, #0
 8003b72:	d1f4      	bne.n	8003b5e <__ieee754_rem_pio2+0x396>
 8003b74:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb0 <__ieee754_rem_pio2+0x3e8>)
 8003b76:	462a      	mov	r2, r5
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	a806      	add	r0, sp, #24
 8003b82:	4653      	mov	r3, sl
 8003b84:	f000 f81a 	bl	8003bbc <__kernel_rem_pio2>
 8003b88:	9b04      	ldr	r3, [sp, #16]
 8003b8a:	4605      	mov	r5, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f6bf ae56 	bge.w	800383e <__ieee754_rem_pio2+0x76>
 8003b92:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003b96:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003b9a:	e9c4 2300 	strd	r2, r3, [r4]
 8003b9e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003ba2:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003ba6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003baa:	e741      	b.n	8003a30 <__ieee754_rem_pio2+0x268>
 8003bac:	41700000 	.word	0x41700000
 8003bb0:	080044b4 	.word	0x080044b4

08003bb4 <fabs>:
 8003bb4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4770      	bx	lr

08003bbc <__kernel_rem_pio2>:
 8003bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bc0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003bc4:	9308      	str	r3, [sp, #32]
 8003bc6:	9104      	str	r1, [sp, #16]
 8003bc8:	4bb6      	ldr	r3, [pc, #728]	@ (8003ea4 <__kernel_rem_pio2+0x2e8>)
 8003bca:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8003bcc:	f112 0f14 	cmn.w	r2, #20
 8003bd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003bd4:	bfa8      	it	ge
 8003bd6:	1ed4      	subge	r4, r2, #3
 8003bd8:	9302      	str	r3, [sp, #8]
 8003bda:	9b08      	ldr	r3, [sp, #32]
 8003bdc:	bfb8      	it	lt
 8003bde:	2400      	movlt	r4, #0
 8003be0:	f103 33ff 	add.w	r3, r3, #4294967295
 8003be4:	9306      	str	r3, [sp, #24]
 8003be6:	bfa4      	itt	ge
 8003be8:	2318      	movge	r3, #24
 8003bea:	fb94 f4f3 	sdivge	r4, r4, r3
 8003bee:	f06f 0317 	mvn.w	r3, #23
 8003bf2:	fb04 3303 	mla	r3, r4, r3, r3
 8003bf6:	eb03 0a02 	add.w	sl, r3, r2
 8003bfa:	9a06      	ldr	r2, [sp, #24]
 8003bfc:	9b02      	ldr	r3, [sp, #8]
 8003bfe:	1aa7      	subs	r7, r4, r2
 8003c00:	eb03 0802 	add.w	r8, r3, r2
 8003c04:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003c06:	2500      	movs	r5, #0
 8003c08:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2300      	movs	r3, #0
 8003c10:	9009      	str	r0, [sp, #36]	@ 0x24
 8003c12:	ae20      	add	r6, sp, #128	@ 0x80
 8003c14:	4545      	cmp	r5, r8
 8003c16:	dd14      	ble.n	8003c42 <__kernel_rem_pio2+0x86>
 8003c18:	f04f 0800 	mov.w	r8, #0
 8003c1c:	9a08      	ldr	r2, [sp, #32]
 8003c1e:	ab20      	add	r3, sp, #128	@ 0x80
 8003c20:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8003c24:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 8003c28:	9b02      	ldr	r3, [sp, #8]
 8003c2a:	4598      	cmp	r8, r3
 8003c2c:	dc35      	bgt.n	8003c9a <__kernel_rem_pio2+0xde>
 8003c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c30:	2200      	movs	r2, #0
 8003c32:	f1a3 0908 	sub.w	r9, r3, #8
 8003c36:	2300      	movs	r3, #0
 8003c38:	462f      	mov	r7, r5
 8003c3a:	2600      	movs	r6, #0
 8003c3c:	e9cd 2300 	strd	r2, r3, [sp]
 8003c40:	e01f      	b.n	8003c82 <__kernel_rem_pio2+0xc6>
 8003c42:	42ef      	cmn	r7, r5
 8003c44:	d40b      	bmi.n	8003c5e <__kernel_rem_pio2+0xa2>
 8003c46:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003c4a:	e9cd 2300 	strd	r2, r3, [sp]
 8003c4e:	f7fc fcfb 	bl	8000648 <__aeabi_i2d>
 8003c52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c56:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003c5a:	3501      	adds	r5, #1
 8003c5c:	e7da      	b.n	8003c14 <__kernel_rem_pio2+0x58>
 8003c5e:	4610      	mov	r0, r2
 8003c60:	4619      	mov	r1, r3
 8003c62:	e7f8      	b.n	8003c56 <__kernel_rem_pio2+0x9a>
 8003c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c68:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8003c6c:	f7fc fa70 	bl	8000150 <__aeabi_dmul>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c78:	f7fc fb9a 	bl	80003b0 <__adddf3>
 8003c7c:	e9cd 0100 	strd	r0, r1, [sp]
 8003c80:	3601      	adds	r6, #1
 8003c82:	9b06      	ldr	r3, [sp, #24]
 8003c84:	3f08      	subs	r7, #8
 8003c86:	429e      	cmp	r6, r3
 8003c88:	ddec      	ble.n	8003c64 <__kernel_rem_pio2+0xa8>
 8003c8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c8e:	f108 0801 	add.w	r8, r8, #1
 8003c92:	e8eb 2302 	strd	r2, r3, [fp], #8
 8003c96:	3508      	adds	r5, #8
 8003c98:	e7c6      	b.n	8003c28 <__kernel_rem_pio2+0x6c>
 8003c9a:	9b02      	ldr	r3, [sp, #8]
 8003c9c:	aa0c      	add	r2, sp, #48	@ 0x30
 8003c9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003ca2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ca4:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 8003ca6:	f8dd b008 	ldr.w	fp, [sp, #8]
 8003caa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8003cb0:	ab98      	add	r3, sp, #608	@ 0x260
 8003cb2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003cb6:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 8003cba:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003cbc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003cc0:	ae0c      	add	r6, sp, #48	@ 0x30
 8003cc2:	4698      	mov	r8, r3
 8003cc4:	46b1      	mov	r9, r6
 8003cc6:	465f      	mov	r7, fp
 8003cc8:	9307      	str	r3, [sp, #28]
 8003cca:	2f00      	cmp	r7, #0
 8003ccc:	f1a8 0808 	sub.w	r8, r8, #8
 8003cd0:	dc71      	bgt.n	8003db6 <__kernel_rem_pio2+0x1fa>
 8003cd2:	4652      	mov	r2, sl
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	4629      	mov	r1, r5
 8003cd8:	f000 fa96 	bl	8004208 <scalbn>
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003ce2:	4604      	mov	r4, r0
 8003ce4:	460d      	mov	r5, r1
 8003ce6:	f7fc fa33 	bl	8000150 <__aeabi_dmul>
 8003cea:	f000 fb05 	bl	80042f8 <floor>
 8003cee:	2200      	movs	r2, #0
 8003cf0:	4b6d      	ldr	r3, [pc, #436]	@ (8003ea8 <__kernel_rem_pio2+0x2ec>)
 8003cf2:	f7fc fa2d 	bl	8000150 <__aeabi_dmul>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	4629      	mov	r1, r5
 8003cfe:	f7fc fb55 	bl	80003ac <__aeabi_dsub>
 8003d02:	460d      	mov	r5, r1
 8003d04:	4604      	mov	r4, r0
 8003d06:	f7fc fd91 	bl	800082c <__aeabi_d2iz>
 8003d0a:	9005      	str	r0, [sp, #20]
 8003d0c:	f7fc fc9c 	bl	8000648 <__aeabi_i2d>
 8003d10:	4602      	mov	r2, r0
 8003d12:	460b      	mov	r3, r1
 8003d14:	4620      	mov	r0, r4
 8003d16:	4629      	mov	r1, r5
 8003d18:	f7fc fb48 	bl	80003ac <__aeabi_dsub>
 8003d1c:	f1ba 0f00 	cmp.w	sl, #0
 8003d20:	4680      	mov	r8, r0
 8003d22:	4689      	mov	r9, r1
 8003d24:	dd6d      	ble.n	8003e02 <__kernel_rem_pio2+0x246>
 8003d26:	f10b 31ff 	add.w	r1, fp, #4294967295
 8003d2a:	ab0c      	add	r3, sp, #48	@ 0x30
 8003d2c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003d30:	9c05      	ldr	r4, [sp, #20]
 8003d32:	f1ca 0018 	rsb	r0, sl, #24
 8003d36:	fa43 f200 	asr.w	r2, r3, r0
 8003d3a:	4414      	add	r4, r2
 8003d3c:	4082      	lsls	r2, r0
 8003d3e:	1a9b      	subs	r3, r3, r2
 8003d40:	aa0c      	add	r2, sp, #48	@ 0x30
 8003d42:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003d46:	f1ca 0217 	rsb	r2, sl, #23
 8003d4a:	9405      	str	r4, [sp, #20]
 8003d4c:	4113      	asrs	r3, r2
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	9b00      	ldr	r3, [sp, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	dd64      	ble.n	8003e20 <__kernel_rem_pio2+0x264>
 8003d56:	2200      	movs	r2, #0
 8003d58:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003d5c:	4614      	mov	r4, r2
 8003d5e:	9b05      	ldr	r3, [sp, #20]
 8003d60:	3301      	adds	r3, #1
 8003d62:	9305      	str	r3, [sp, #20]
 8003d64:	4593      	cmp	fp, r2
 8003d66:	f300 80ab 	bgt.w	8003ec0 <__kernel_rem_pio2+0x304>
 8003d6a:	f1ba 0f00 	cmp.w	sl, #0
 8003d6e:	dd07      	ble.n	8003d80 <__kernel_rem_pio2+0x1c4>
 8003d70:	f1ba 0f01 	cmp.w	sl, #1
 8003d74:	f000 80b2 	beq.w	8003edc <__kernel_rem_pio2+0x320>
 8003d78:	f1ba 0f02 	cmp.w	sl, #2
 8003d7c:	f000 80b9 	beq.w	8003ef2 <__kernel_rem_pio2+0x336>
 8003d80:	9b00      	ldr	r3, [sp, #0]
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d14c      	bne.n	8003e20 <__kernel_rem_pio2+0x264>
 8003d86:	4642      	mov	r2, r8
 8003d88:	464b      	mov	r3, r9
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	4947      	ldr	r1, [pc, #284]	@ (8003eac <__kernel_rem_pio2+0x2f0>)
 8003d8e:	f7fc fb0d 	bl	80003ac <__aeabi_dsub>
 8003d92:	4680      	mov	r8, r0
 8003d94:	4689      	mov	r9, r1
 8003d96:	2c00      	cmp	r4, #0
 8003d98:	d042      	beq.n	8003e20 <__kernel_rem_pio2+0x264>
 8003d9a:	4652      	mov	r2, sl
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	4943      	ldr	r1, [pc, #268]	@ (8003eac <__kernel_rem_pio2+0x2f0>)
 8003da0:	f000 fa32 	bl	8004208 <scalbn>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	4640      	mov	r0, r8
 8003daa:	4649      	mov	r1, r9
 8003dac:	f7fc fafe 	bl	80003ac <__aeabi_dsub>
 8003db0:	4680      	mov	r8, r0
 8003db2:	4689      	mov	r9, r1
 8003db4:	e034      	b.n	8003e20 <__kernel_rem_pio2+0x264>
 8003db6:	2200      	movs	r2, #0
 8003db8:	4b3d      	ldr	r3, [pc, #244]	@ (8003eb0 <__kernel_rem_pio2+0x2f4>)
 8003dba:	4620      	mov	r0, r4
 8003dbc:	4629      	mov	r1, r5
 8003dbe:	f7fc f9c7 	bl	8000150 <__aeabi_dmul>
 8003dc2:	f7fc fd33 	bl	800082c <__aeabi_d2iz>
 8003dc6:	f7fc fc3f 	bl	8000648 <__aeabi_i2d>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	e9cd 2300 	strd	r2, r3, [sp]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	4b37      	ldr	r3, [pc, #220]	@ (8003eb4 <__kernel_rem_pio2+0x2f8>)
 8003dd6:	f7fc f9bb 	bl	8000150 <__aeabi_dmul>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4620      	mov	r0, r4
 8003de0:	4629      	mov	r1, r5
 8003de2:	f7fc fae3 	bl	80003ac <__aeabi_dsub>
 8003de6:	f7fc fd21 	bl	800082c <__aeabi_d2iz>
 8003dea:	e9d8 2300 	ldrd	r2, r3, [r8]
 8003dee:	f849 0b04 	str.w	r0, [r9], #4
 8003df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003df6:	f7fc fadb 	bl	80003b0 <__adddf3>
 8003dfa:	3f01      	subs	r7, #1
 8003dfc:	4604      	mov	r4, r0
 8003dfe:	460d      	mov	r5, r1
 8003e00:	e763      	b.n	8003cca <__kernel_rem_pio2+0x10e>
 8003e02:	d106      	bne.n	8003e12 <__kernel_rem_pio2+0x256>
 8003e04:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003e08:	aa0c      	add	r2, sp, #48	@ 0x30
 8003e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e0e:	15db      	asrs	r3, r3, #23
 8003e10:	e79d      	b.n	8003d4e <__kernel_rem_pio2+0x192>
 8003e12:	2200      	movs	r2, #0
 8003e14:	4b28      	ldr	r3, [pc, #160]	@ (8003eb8 <__kernel_rem_pio2+0x2fc>)
 8003e16:	f7fc fcf5 	bl	8000804 <__aeabi_dcmpge>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d13f      	bne.n	8003e9e <__kernel_rem_pio2+0x2e2>
 8003e1e:	9000      	str	r0, [sp, #0]
 8003e20:	2200      	movs	r2, #0
 8003e22:	2300      	movs	r3, #0
 8003e24:	4640      	mov	r0, r8
 8003e26:	4649      	mov	r1, r9
 8003e28:	f7fc fcce 	bl	80007c8 <__aeabi_dcmpeq>
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	f000 80af 	beq.w	8003f90 <__kernel_rem_pio2+0x3d4>
 8003e32:	2200      	movs	r2, #0
 8003e34:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003e38:	9902      	ldr	r1, [sp, #8]
 8003e3a:	428b      	cmp	r3, r1
 8003e3c:	da61      	bge.n	8003f02 <__kernel_rem_pio2+0x346>
 8003e3e:	2a00      	cmp	r2, #0
 8003e40:	d076      	beq.n	8003f30 <__kernel_rem_pio2+0x374>
 8003e42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003e46:	ab0c      	add	r3, sp, #48	@ 0x30
 8003e48:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8003e4c:	f1aa 0a18 	sub.w	sl, sl, #24
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f6      	beq.n	8003e42 <__kernel_rem_pio2+0x286>
 8003e54:	4652      	mov	r2, sl
 8003e56:	2000      	movs	r0, #0
 8003e58:	4914      	ldr	r1, [pc, #80]	@ (8003eac <__kernel_rem_pio2+0x2f0>)
 8003e5a:	f000 f9d5 	bl	8004208 <scalbn>
 8003e5e:	465d      	mov	r5, fp
 8003e60:	4606      	mov	r6, r0
 8003e62:	460f      	mov	r7, r1
 8003e64:	f04f 0900 	mov.w	r9, #0
 8003e68:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003e6a:	f8df a044 	ldr.w	sl, [pc, #68]	@ 8003eb0 <__kernel_rem_pio2+0x2f4>
 8003e6e:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8003e72:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8003e76:	2d00      	cmp	r5, #0
 8003e78:	f280 80c0 	bge.w	8003ffc <__kernel_rem_pio2+0x440>
 8003e7c:	465d      	mov	r5, fp
 8003e7e:	2d00      	cmp	r5, #0
 8003e80:	f2c0 80f0 	blt.w	8004064 <__kernel_rem_pio2+0x4a8>
 8003e84:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <__kernel_rem_pio2+0x300>)
 8003e86:	f04f 0900 	mov.w	r9, #0
 8003e8a:	9306      	str	r3, [sp, #24]
 8003e8c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003e8e:	f04f 0a00 	mov.w	sl, #0
 8003e92:	2700      	movs	r7, #0
 8003e94:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8003e98:	ebab 0605 	sub.w	r6, fp, r5
 8003e9c:	e0d6      	b.n	800404c <__kernel_rem_pio2+0x490>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	e758      	b.n	8003d56 <__kernel_rem_pio2+0x19a>
 8003ea4:	08004600 	.word	0x08004600
 8003ea8:	40200000 	.word	0x40200000
 8003eac:	3ff00000 	.word	0x3ff00000
 8003eb0:	3e700000 	.word	0x3e700000
 8003eb4:	41700000 	.word	0x41700000
 8003eb8:	3fe00000 	.word	0x3fe00000
 8003ebc:	080045c0 	.word	0x080045c0
 8003ec0:	f856 3b04 	ldr.w	r3, [r6], #4
 8003ec4:	b944      	cbnz	r4, 8003ed8 <__kernel_rem_pio2+0x31c>
 8003ec6:	b123      	cbz	r3, 8003ed2 <__kernel_rem_pio2+0x316>
 8003ec8:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8003ecc:	f846 3c04 	str.w	r3, [r6, #-4]
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	461c      	mov	r4, r3
 8003ed4:	3201      	adds	r2, #1
 8003ed6:	e745      	b.n	8003d64 <__kernel_rem_pio2+0x1a8>
 8003ed8:	1acb      	subs	r3, r1, r3
 8003eda:	e7f7      	b.n	8003ecc <__kernel_rem_pio2+0x310>
 8003edc:	f10b 32ff 	add.w	r2, fp, #4294967295
 8003ee0:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ee6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003eea:	a90c      	add	r1, sp, #48	@ 0x30
 8003eec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003ef0:	e746      	b.n	8003d80 <__kernel_rem_pio2+0x1c4>
 8003ef2:	f10b 32ff 	add.w	r2, fp, #4294967295
 8003ef6:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003efc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003f00:	e7f3      	b.n	8003eea <__kernel_rem_pio2+0x32e>
 8003f02:	a90c      	add	r1, sp, #48	@ 0x30
 8003f04:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	e794      	b.n	8003e38 <__kernel_rem_pio2+0x27c>
 8003f0e:	3401      	adds	r4, #1
 8003f10:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003f14:	2a00      	cmp	r2, #0
 8003f16:	d0fa      	beq.n	8003f0e <__kernel_rem_pio2+0x352>
 8003f18:	9b08      	ldr	r3, [sp, #32]
 8003f1a:	aa20      	add	r2, sp, #128	@ 0x80
 8003f1c:	445b      	add	r3, fp
 8003f1e:	f10b 0801 	add.w	r8, fp, #1
 8003f22:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003f26:	445c      	add	r4, fp
 8003f28:	4544      	cmp	r4, r8
 8003f2a:	da04      	bge.n	8003f36 <__kernel_rem_pio2+0x37a>
 8003f2c:	46a3      	mov	fp, r4
 8003f2e:	e6bf      	b.n	8003cb0 <__kernel_rem_pio2+0xf4>
 8003f30:	2401      	movs	r4, #1
 8003f32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f34:	e7ec      	b.n	8003f10 <__kernel_rem_pio2+0x354>
 8003f36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f38:	46ab      	mov	fp, r5
 8003f3a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003f3e:	f7fc fb83 	bl	8000648 <__aeabi_i2d>
 8003f42:	f04f 0900 	mov.w	r9, #0
 8003f46:	2600      	movs	r6, #0
 8003f48:	2700      	movs	r7, #0
 8003f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f4c:	e9c5 0100 	strd	r0, r1, [r5]
 8003f50:	3b08      	subs	r3, #8
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	9b06      	ldr	r3, [sp, #24]
 8003f56:	4599      	cmp	r9, r3
 8003f58:	dd07      	ble.n	8003f6a <__kernel_rem_pio2+0x3ae>
 8003f5a:	9b07      	ldr	r3, [sp, #28]
 8003f5c:	f108 0801 	add.w	r8, r8, #1
 8003f60:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8003f64:	3508      	adds	r5, #8
 8003f66:	9307      	str	r3, [sp, #28]
 8003f68:	e7de      	b.n	8003f28 <__kernel_rem_pio2+0x36c>
 8003f6a:	9900      	ldr	r1, [sp, #0]
 8003f6c:	f109 0901 	add.w	r9, r9, #1
 8003f70:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8003f74:	9100      	str	r1, [sp, #0]
 8003f76:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8003f7a:	f7fc f8e9 	bl	8000150 <__aeabi_dmul>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	4630      	mov	r0, r6
 8003f84:	4639      	mov	r1, r7
 8003f86:	f7fc fa13 	bl	80003b0 <__adddf3>
 8003f8a:	4606      	mov	r6, r0
 8003f8c:	460f      	mov	r7, r1
 8003f8e:	e7e1      	b.n	8003f54 <__kernel_rem_pio2+0x398>
 8003f90:	f1ca 0200 	rsb	r2, sl, #0
 8003f94:	4640      	mov	r0, r8
 8003f96:	4649      	mov	r1, r9
 8003f98:	f000 f936 	bl	8004208 <scalbn>
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4b97      	ldr	r3, [pc, #604]	@ (80041fc <__kernel_rem_pio2+0x640>)
 8003fa0:	4604      	mov	r4, r0
 8003fa2:	460d      	mov	r5, r1
 8003fa4:	f7fc fc2e 	bl	8000804 <__aeabi_dcmpge>
 8003fa8:	b300      	cbz	r0, 8003fec <__kernel_rem_pio2+0x430>
 8003faa:	2200      	movs	r2, #0
 8003fac:	4b94      	ldr	r3, [pc, #592]	@ (8004200 <__kernel_rem_pio2+0x644>)
 8003fae:	4620      	mov	r0, r4
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	f7fc f8cd 	bl	8000150 <__aeabi_dmul>
 8003fb6:	f7fc fc39 	bl	800082c <__aeabi_d2iz>
 8003fba:	4606      	mov	r6, r0
 8003fbc:	f7fc fb44 	bl	8000648 <__aeabi_i2d>
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	4b8e      	ldr	r3, [pc, #568]	@ (80041fc <__kernel_rem_pio2+0x640>)
 8003fc4:	f7fc f8c4 	bl	8000150 <__aeabi_dmul>
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4602      	mov	r2, r0
 8003fcc:	4629      	mov	r1, r5
 8003fce:	4620      	mov	r0, r4
 8003fd0:	f7fc f9ec 	bl	80003ac <__aeabi_dsub>
 8003fd4:	f7fc fc2a 	bl	800082c <__aeabi_d2iz>
 8003fd8:	ab0c      	add	r3, sp, #48	@ 0x30
 8003fda:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8003fde:	f10b 0b01 	add.w	fp, fp, #1
 8003fe2:	f10a 0a18 	add.w	sl, sl, #24
 8003fe6:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8003fea:	e733      	b.n	8003e54 <__kernel_rem_pio2+0x298>
 8003fec:	4620      	mov	r0, r4
 8003fee:	4629      	mov	r1, r5
 8003ff0:	f7fc fc1c 	bl	800082c <__aeabi_d2iz>
 8003ff4:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ff6:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8003ffa:	e72b      	b.n	8003e54 <__kernel_rem_pio2+0x298>
 8003ffc:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ffe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004002:	f7fc fb21 	bl	8000648 <__aeabi_i2d>
 8004006:	4632      	mov	r2, r6
 8004008:	463b      	mov	r3, r7
 800400a:	f7fc f8a1 	bl	8000150 <__aeabi_dmul>
 800400e:	464a      	mov	r2, r9
 8004010:	e868 0102 	strd	r0, r1, [r8], #-8
 8004014:	4653      	mov	r3, sl
 8004016:	4630      	mov	r0, r6
 8004018:	4639      	mov	r1, r7
 800401a:	f7fc f899 	bl	8000150 <__aeabi_dmul>
 800401e:	3d01      	subs	r5, #1
 8004020:	4606      	mov	r6, r0
 8004022:	460f      	mov	r7, r1
 8004024:	e727      	b.n	8003e76 <__kernel_rem_pio2+0x2ba>
 8004026:	f8dd c018 	ldr.w	ip, [sp, #24]
 800402a:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800402e:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8004032:	f8cd c018 	str.w	ip, [sp, #24]
 8004036:	f7fc f88b 	bl	8000150 <__aeabi_dmul>
 800403a:	4602      	mov	r2, r0
 800403c:	460b      	mov	r3, r1
 800403e:	4648      	mov	r0, r9
 8004040:	4651      	mov	r1, sl
 8004042:	f7fc f9b5 	bl	80003b0 <__adddf3>
 8004046:	4681      	mov	r9, r0
 8004048:	468a      	mov	sl, r1
 800404a:	3701      	adds	r7, #1
 800404c:	9b02      	ldr	r3, [sp, #8]
 800404e:	429f      	cmp	r7, r3
 8004050:	dc01      	bgt.n	8004056 <__kernel_rem_pio2+0x49a>
 8004052:	42be      	cmp	r6, r7
 8004054:	dae7      	bge.n	8004026 <__kernel_rem_pio2+0x46a>
 8004056:	ab48      	add	r3, sp, #288	@ 0x120
 8004058:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800405c:	e9c6 9a00 	strd	r9, sl, [r6]
 8004060:	3d01      	subs	r5, #1
 8004062:	e70c      	b.n	8003e7e <__kernel_rem_pio2+0x2c2>
 8004064:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004066:	2b02      	cmp	r3, #2
 8004068:	dc09      	bgt.n	800407e <__kernel_rem_pio2+0x4c2>
 800406a:	2b00      	cmp	r3, #0
 800406c:	dc2c      	bgt.n	80040c8 <__kernel_rem_pio2+0x50c>
 800406e:	d04e      	beq.n	800410e <__kernel_rem_pio2+0x552>
 8004070:	9b05      	ldr	r3, [sp, #20]
 8004072:	f003 0007 	and.w	r0, r3, #7
 8004076:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800407a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800407e:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8004080:	2b03      	cmp	r3, #3
 8004082:	d1f5      	bne.n	8004070 <__kernel_rem_pio2+0x4b4>
 8004084:	ab48      	add	r3, sp, #288	@ 0x120
 8004086:	441c      	add	r4, r3
 8004088:	4625      	mov	r5, r4
 800408a:	46da      	mov	sl, fp
 800408c:	f1ba 0f00 	cmp.w	sl, #0
 8004090:	dc63      	bgt.n	800415a <__kernel_rem_pio2+0x59e>
 8004092:	4625      	mov	r5, r4
 8004094:	46da      	mov	sl, fp
 8004096:	f1ba 0f01 	cmp.w	sl, #1
 800409a:	dc7b      	bgt.n	8004194 <__kernel_rem_pio2+0x5d8>
 800409c:	2000      	movs	r0, #0
 800409e:	2100      	movs	r1, #0
 80040a0:	f1bb 0f01 	cmp.w	fp, #1
 80040a4:	f300 8093 	bgt.w	80041ce <__kernel_rem_pio2+0x612>
 80040a8:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80040ac:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80040b0:	9b00      	ldr	r3, [sp, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f040 8092 	bne.w	80041dc <__kernel_rem_pio2+0x620>
 80040b8:	9b04      	ldr	r3, [sp, #16]
 80040ba:	e9c3 7800 	strd	r7, r8, [r3]
 80040be:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80040c2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80040c6:	e7d3      	b.n	8004070 <__kernel_rem_pio2+0x4b4>
 80040c8:	465d      	mov	r5, fp
 80040ca:	2000      	movs	r0, #0
 80040cc:	2100      	movs	r1, #0
 80040ce:	ab48      	add	r3, sp, #288	@ 0x120
 80040d0:	441c      	add	r4, r3
 80040d2:	2d00      	cmp	r5, #0
 80040d4:	da32      	bge.n	800413c <__kernel_rem_pio2+0x580>
 80040d6:	9b00      	ldr	r3, [sp, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d035      	beq.n	8004148 <__kernel_rem_pio2+0x58c>
 80040dc:	4602      	mov	r2, r0
 80040de:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80040e2:	9c04      	ldr	r4, [sp, #16]
 80040e4:	2501      	movs	r5, #1
 80040e6:	e9c4 2300 	strd	r2, r3, [r4]
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80040f2:	f7fc f95b 	bl	80003ac <__aeabi_dsub>
 80040f6:	ac48      	add	r4, sp, #288	@ 0x120
 80040f8:	45ab      	cmp	fp, r5
 80040fa:	da28      	bge.n	800414e <__kernel_rem_pio2+0x592>
 80040fc:	9b00      	ldr	r3, [sp, #0]
 80040fe:	b113      	cbz	r3, 8004106 <__kernel_rem_pio2+0x54a>
 8004100:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004104:	4619      	mov	r1, r3
 8004106:	9b04      	ldr	r3, [sp, #16]
 8004108:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800410c:	e7b0      	b.n	8004070 <__kernel_rem_pio2+0x4b4>
 800410e:	2000      	movs	r0, #0
 8004110:	2100      	movs	r1, #0
 8004112:	ab48      	add	r3, sp, #288	@ 0x120
 8004114:	441c      	add	r4, r3
 8004116:	f1bb 0f00 	cmp.w	fp, #0
 800411a:	da08      	bge.n	800412e <__kernel_rem_pio2+0x572>
 800411c:	9b00      	ldr	r3, [sp, #0]
 800411e:	b113      	cbz	r3, 8004126 <__kernel_rem_pio2+0x56a>
 8004120:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004124:	4619      	mov	r1, r3
 8004126:	9b04      	ldr	r3, [sp, #16]
 8004128:	e9c3 0100 	strd	r0, r1, [r3]
 800412c:	e7a0      	b.n	8004070 <__kernel_rem_pio2+0x4b4>
 800412e:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004132:	f7fc f93d 	bl	80003b0 <__adddf3>
 8004136:	f10b 3bff 	add.w	fp, fp, #4294967295
 800413a:	e7ec      	b.n	8004116 <__kernel_rem_pio2+0x55a>
 800413c:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8004140:	f7fc f936 	bl	80003b0 <__adddf3>
 8004144:	3d01      	subs	r5, #1
 8004146:	e7c4      	b.n	80040d2 <__kernel_rem_pio2+0x516>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	e7c9      	b.n	80040e2 <__kernel_rem_pio2+0x526>
 800414e:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8004152:	f7fc f92d 	bl	80003b0 <__adddf3>
 8004156:	3501      	adds	r5, #1
 8004158:	e7ce      	b.n	80040f8 <__kernel_rem_pio2+0x53c>
 800415a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800415e:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8004162:	4640      	mov	r0, r8
 8004164:	4649      	mov	r1, r9
 8004166:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800416a:	f7fc f921 	bl	80003b0 <__adddf3>
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	4606      	mov	r6, r0
 8004174:	460f      	mov	r7, r1
 8004176:	4640      	mov	r0, r8
 8004178:	4649      	mov	r1, r9
 800417a:	f7fc f917 	bl	80003ac <__aeabi_dsub>
 800417e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004182:	f7fc f915 	bl	80003b0 <__adddf3>
 8004186:	e865 0102 	strd	r0, r1, [r5], #-8
 800418a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800418e:	e9c5 6700 	strd	r6, r7, [r5]
 8004192:	e77b      	b.n	800408c <__kernel_rem_pio2+0x4d0>
 8004194:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004198:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 800419c:	4640      	mov	r0, r8
 800419e:	4649      	mov	r1, r9
 80041a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041a4:	f7fc f904 	bl	80003b0 <__adddf3>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4606      	mov	r6, r0
 80041ae:	460f      	mov	r7, r1
 80041b0:	4640      	mov	r0, r8
 80041b2:	4649      	mov	r1, r9
 80041b4:	f7fc f8fa 	bl	80003ac <__aeabi_dsub>
 80041b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80041bc:	f7fc f8f8 	bl	80003b0 <__adddf3>
 80041c0:	e865 0102 	strd	r0, r1, [r5], #-8
 80041c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041c8:	e9c5 6700 	strd	r6, r7, [r5]
 80041cc:	e763      	b.n	8004096 <__kernel_rem_pio2+0x4da>
 80041ce:	e874 2302 	ldrd	r2, r3, [r4], #-8
 80041d2:	f7fc f8ed 	bl	80003b0 <__adddf3>
 80041d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80041da:	e761      	b.n	80040a0 <__kernel_rem_pio2+0x4e4>
 80041dc:	9b04      	ldr	r3, [sp, #16]
 80041de:	9a04      	ldr	r2, [sp, #16]
 80041e0:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80041e4:	601f      	str	r7, [r3, #0]
 80041e6:	605c      	str	r4, [r3, #4]
 80041e8:	609d      	str	r5, [r3, #8]
 80041ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80041ee:	60d3      	str	r3, [r2, #12]
 80041f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80041f4:	6110      	str	r0, [r2, #16]
 80041f6:	6153      	str	r3, [r2, #20]
 80041f8:	e73a      	b.n	8004070 <__kernel_rem_pio2+0x4b4>
 80041fa:	bf00      	nop
 80041fc:	41700000 	.word	0x41700000
 8004200:	3e700000 	.word	0x3e700000
 8004204:	00000000 	.word	0x00000000

08004208 <scalbn>:
 8004208:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800420c:	4616      	mov	r6, r2
 800420e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004212:	4683      	mov	fp, r0
 8004214:	468c      	mov	ip, r1
 8004216:	460b      	mov	r3, r1
 8004218:	b982      	cbnz	r2, 800423c <scalbn+0x34>
 800421a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800421e:	4303      	orrs	r3, r0
 8004220:	d039      	beq.n	8004296 <scalbn+0x8e>
 8004222:	4b2f      	ldr	r3, [pc, #188]	@ (80042e0 <scalbn+0xd8>)
 8004224:	2200      	movs	r2, #0
 8004226:	f7fb ff93 	bl	8000150 <__aeabi_dmul>
 800422a:	4b2e      	ldr	r3, [pc, #184]	@ (80042e4 <scalbn+0xdc>)
 800422c:	4683      	mov	fp, r0
 800422e:	429e      	cmp	r6, r3
 8004230:	468c      	mov	ip, r1
 8004232:	da0d      	bge.n	8004250 <scalbn+0x48>
 8004234:	a326      	add	r3, pc, #152	@ (adr r3, 80042d0 <scalbn+0xc8>)
 8004236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800423a:	e01b      	b.n	8004274 <scalbn+0x6c>
 800423c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8004240:	42ba      	cmp	r2, r7
 8004242:	d109      	bne.n	8004258 <scalbn+0x50>
 8004244:	4602      	mov	r2, r0
 8004246:	f7fc f8b3 	bl	80003b0 <__adddf3>
 800424a:	4683      	mov	fp, r0
 800424c:	468c      	mov	ip, r1
 800424e:	e022      	b.n	8004296 <scalbn+0x8e>
 8004250:	460b      	mov	r3, r1
 8004252:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004256:	3a36      	subs	r2, #54	@ 0x36
 8004258:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800425c:	428e      	cmp	r6, r1
 800425e:	dd0c      	ble.n	800427a <scalbn+0x72>
 8004260:	a31d      	add	r3, pc, #116	@ (adr r3, 80042d8 <scalbn+0xd0>)
 8004262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004266:	461c      	mov	r4, r3
 8004268:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800426c:	f361 74df 	bfi	r4, r1, #31, #1
 8004270:	4621      	mov	r1, r4
 8004272:	481d      	ldr	r0, [pc, #116]	@ (80042e8 <scalbn+0xe0>)
 8004274:	f7fb ff6c 	bl	8000150 <__aeabi_dmul>
 8004278:	e7e7      	b.n	800424a <scalbn+0x42>
 800427a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800427e:	4432      	add	r2, r6
 8004280:	428a      	cmp	r2, r1
 8004282:	dced      	bgt.n	8004260 <scalbn+0x58>
 8004284:	2a00      	cmp	r2, #0
 8004286:	dd0a      	ble.n	800429e <scalbn+0x96>
 8004288:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800428c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004290:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004294:	46ac      	mov	ip, r5
 8004296:	4658      	mov	r0, fp
 8004298:	4661      	mov	r1, ip
 800429a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800429e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80042a2:	da09      	bge.n	80042b8 <scalbn+0xb0>
 80042a4:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 80042a8:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 80042ac:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 80042b0:	480e      	ldr	r0, [pc, #56]	@ (80042ec <scalbn+0xe4>)
 80042b2:	f041 011f 	orr.w	r1, r1, #31
 80042b6:	e7bd      	b.n	8004234 <scalbn+0x2c>
 80042b8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80042bc:	3236      	adds	r2, #54	@ 0x36
 80042be:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80042c2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80042c6:	4658      	mov	r0, fp
 80042c8:	4629      	mov	r1, r5
 80042ca:	2200      	movs	r2, #0
 80042cc:	4b08      	ldr	r3, [pc, #32]	@ (80042f0 <scalbn+0xe8>)
 80042ce:	e7d1      	b.n	8004274 <scalbn+0x6c>
 80042d0:	c2f8f359 	.word	0xc2f8f359
 80042d4:	01a56e1f 	.word	0x01a56e1f
 80042d8:	8800759c 	.word	0x8800759c
 80042dc:	7e37e43c 	.word	0x7e37e43c
 80042e0:	43500000 	.word	0x43500000
 80042e4:	ffff3cb0 	.word	0xffff3cb0
 80042e8:	8800759c 	.word	0x8800759c
 80042ec:	c2f8f359 	.word	0xc2f8f359
 80042f0:	3c900000 	.word	0x3c900000
 80042f4:	00000000 	.word	0x00000000

080042f8 <floor>:
 80042f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042fc:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004300:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8004304:	2e13      	cmp	r6, #19
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	460c      	mov	r4, r1
 800430c:	4605      	mov	r5, r0
 800430e:	4680      	mov	r8, r0
 8004310:	dc35      	bgt.n	800437e <floor+0x86>
 8004312:	2e00      	cmp	r6, #0
 8004314:	da17      	bge.n	8004346 <floor+0x4e>
 8004316:	a334      	add	r3, pc, #208	@ (adr r3, 80043e8 <floor+0xf0>)
 8004318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431c:	f7fc f848 	bl	80003b0 <__adddf3>
 8004320:	2200      	movs	r2, #0
 8004322:	2300      	movs	r3, #0
 8004324:	f7fc fa78 	bl	8000818 <__aeabi_dcmpgt>
 8004328:	b150      	cbz	r0, 8004340 <floor+0x48>
 800432a:	2c00      	cmp	r4, #0
 800432c:	da57      	bge.n	80043de <floor+0xe6>
 800432e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004332:	432c      	orrs	r4, r5
 8004334:	2500      	movs	r5, #0
 8004336:	42ac      	cmp	r4, r5
 8004338:	4c2d      	ldr	r4, [pc, #180]	@ (80043f0 <floor+0xf8>)
 800433a:	bf08      	it	eq
 800433c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004340:	4623      	mov	r3, r4
 8004342:	462a      	mov	r2, r5
 8004344:	e024      	b.n	8004390 <floor+0x98>
 8004346:	4f2b      	ldr	r7, [pc, #172]	@ (80043f4 <floor+0xfc>)
 8004348:	4137      	asrs	r7, r6
 800434a:	ea01 0c07 	and.w	ip, r1, r7
 800434e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8004352:	d01d      	beq.n	8004390 <floor+0x98>
 8004354:	a324      	add	r3, pc, #144	@ (adr r3, 80043e8 <floor+0xf0>)
 8004356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435a:	f7fc f829 	bl	80003b0 <__adddf3>
 800435e:	2200      	movs	r2, #0
 8004360:	2300      	movs	r3, #0
 8004362:	f7fc fa59 	bl	8000818 <__aeabi_dcmpgt>
 8004366:	2800      	cmp	r0, #0
 8004368:	d0ea      	beq.n	8004340 <floor+0x48>
 800436a:	2c00      	cmp	r4, #0
 800436c:	bfbe      	ittt	lt
 800436e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004372:	4133      	asrlt	r3, r6
 8004374:	18e4      	addlt	r4, r4, r3
 8004376:	2500      	movs	r5, #0
 8004378:	ea24 0407 	bic.w	r4, r4, r7
 800437c:	e7e0      	b.n	8004340 <floor+0x48>
 800437e:	2e33      	cmp	r6, #51	@ 0x33
 8004380:	dd0a      	ble.n	8004398 <floor+0xa0>
 8004382:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8004386:	d103      	bne.n	8004390 <floor+0x98>
 8004388:	f7fc f812 	bl	80003b0 <__adddf3>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4610      	mov	r0, r2
 8004392:	4619      	mov	r1, r3
 8004394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004398:	f04f 3cff 	mov.w	ip, #4294967295
 800439c:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 80043a0:	fa2c f707 	lsr.w	r7, ip, r7
 80043a4:	4207      	tst	r7, r0
 80043a6:	d0f3      	beq.n	8004390 <floor+0x98>
 80043a8:	a30f      	add	r3, pc, #60	@ (adr r3, 80043e8 <floor+0xf0>)
 80043aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ae:	f7fb ffff 	bl	80003b0 <__adddf3>
 80043b2:	2200      	movs	r2, #0
 80043b4:	2300      	movs	r3, #0
 80043b6:	f7fc fa2f 	bl	8000818 <__aeabi_dcmpgt>
 80043ba:	2800      	cmp	r0, #0
 80043bc:	d0c0      	beq.n	8004340 <floor+0x48>
 80043be:	2c00      	cmp	r4, #0
 80043c0:	da0a      	bge.n	80043d8 <floor+0xe0>
 80043c2:	2e14      	cmp	r6, #20
 80043c4:	d101      	bne.n	80043ca <floor+0xd2>
 80043c6:	3401      	adds	r4, #1
 80043c8:	e006      	b.n	80043d8 <floor+0xe0>
 80043ca:	2301      	movs	r3, #1
 80043cc:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80043d0:	40b3      	lsls	r3, r6
 80043d2:	441d      	add	r5, r3
 80043d4:	4545      	cmp	r5, r8
 80043d6:	d3f6      	bcc.n	80043c6 <floor+0xce>
 80043d8:	ea25 0507 	bic.w	r5, r5, r7
 80043dc:	e7b0      	b.n	8004340 <floor+0x48>
 80043de:	2500      	movs	r5, #0
 80043e0:	462c      	mov	r4, r5
 80043e2:	e7ad      	b.n	8004340 <floor+0x48>
 80043e4:	f3af 8000 	nop.w
 80043e8:	8800759c 	.word	0x8800759c
 80043ec:	7e37e43c 	.word	0x7e37e43c
 80043f0:	bff00000 	.word	0xbff00000
 80043f4:	000fffff 	.word	0x000fffff

080043f8 <_init>:
 80043f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043fa:	bf00      	nop
 80043fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043fe:	bc08      	pop	{r3}
 8004400:	469e      	mov	lr, r3
 8004402:	4770      	bx	lr

08004404 <_fini>:
 8004404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004406:	bf00      	nop
 8004408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800440a:	bc08      	pop	{r3}
 800440c:	469e      	mov	lr, r3
 800440e:	4770      	bx	lr
