<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p900" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_900{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_900{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_900{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_900{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_900{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_900{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_900{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t8_900{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t9_900{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ta_900{left:69px;bottom:977px;}
#tb_900{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tc_900{left:95px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_900{left:69px;bottom:938px;}
#te_900{left:95px;bottom:941px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_900{left:69px;bottom:915px;}
#tg_900{left:95px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_900{left:69px;bottom:892px;}
#ti_900{left:95px;bottom:895px;letter-spacing:-0.18px;word-spacing:-1.09px;}
#tj_900{left:95px;bottom:878px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tk_900{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_900{left:69px;bottom:837px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_900{left:69px;bottom:769px;letter-spacing:0.16px;}
#tn_900{left:150px;bottom:769px;letter-spacing:0.21px;word-spacing:-0.01px;}
#to_900{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tp_900{left:69px;bottom:727px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_900{left:69px;bottom:710px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tr_900{left:69px;bottom:694px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_900{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_900{left:69px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_900{left:69px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_900{left:69px;bottom:626px;letter-spacing:-0.12px;}
#tw_900{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_900{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#ty_900{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_900{left:69px;bottom:500px;letter-spacing:0.15px;}
#t10_900{left:150px;bottom:500px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t11_900{left:69px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_900{left:69px;bottom:451px;letter-spacing:-0.14px;}
#t13_900{left:95px;bottom:451px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t14_900{left:95px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t15_900{left:95px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t16_900{left:95px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_900{left:69px;bottom:376px;letter-spacing:-0.14px;}
#t18_900{left:95px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t19_900{left:95px;bottom:359px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1a_900{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1b_900{left:633px;bottom:341px;}
#t1c_900{left:648px;bottom:334px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1d_900{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_900{left:69px;bottom:301px;letter-spacing:-0.15px;}
#t1f_900{left:69px;bottom:233px;letter-spacing:0.15px;}
#t1g_900{left:150px;bottom:233px;letter-spacing:0.21px;word-spacing:0.02px;}
#t1h_900{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_900{left:69px;bottom:191px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1j_900{left:69px;bottom:174px;letter-spacing:-0.13px;}
#t1k_900{left:101px;bottom:181px;}
#t1l_900{left:116px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1m_900{left:694px;bottom:181px;}
#t1n_900{left:709px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1o_900{left:69px;bottom:157px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1p_900{left:69px;bottom:140px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1q_900{left:347px;bottom:140px;letter-spacing:-0.09px;}
#t1r_900{left:358px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.5px;}

.s1_900{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_900{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_900{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_900{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_900{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_900{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_900{font-size:14px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts900" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg900Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg900" style="-webkit-user-select: none;"><object width="935" height="1210" data="900/900.svg" type="image/svg+xml" id="pdf900" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_900" class="t s1_900">23-2 </span><span id="t2_900" class="t s1_900">Vol. 3B </span>
<span id="t3_900" class="t s2_900">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_900" class="t s3_900">23.2 </span><span id="t5_900" class="t s3_900">RESERVED BITS </span>
<span id="t6_900" class="t s4_900">Throughout this manual, certain bits are marked as reserved in many register and memory layout descriptions. </span>
<span id="t7_900" class="t s4_900">When bits are marked as undefined or reserved, it is essential for compatibility with future processors that software </span>
<span id="t8_900" class="t s4_900">treat these bits as having a future, though unknown effect. Software should follow these guidelines in dealing with </span>
<span id="t9_900" class="t s4_900">reserved bits: </span>
<span id="ta_900" class="t s5_900">• </span><span id="tb_900" class="t s4_900">Do not depend on the states of any reserved bits when testing the values of registers or memory locations that </span>
<span id="tc_900" class="t s4_900">contain such bits. Mask out the reserved bits before testing. </span>
<span id="td_900" class="t s5_900">• </span><span id="te_900" class="t s4_900">Do not depend on the states of any reserved bits when storing them to memory or to a register. </span>
<span id="tf_900" class="t s5_900">• </span><span id="tg_900" class="t s4_900">Do not depend on the ability to retain information written into any reserved bits. </span>
<span id="th_900" class="t s5_900">• </span><span id="ti_900" class="t s4_900">When loading a register, always load the reserved bits with the values indicated in the documentation, if any, or </span>
<span id="tj_900" class="t s4_900">reload them with values previously read from the same register. </span>
<span id="tk_900" class="t s4_900">Software written for existing IA-32 processor that handles reserved bits correctly will port to future IA-32 proces- </span>
<span id="tl_900" class="t s4_900">sors without generating protection exceptions. </span>
<span id="tm_900" class="t s3_900">23.3 </span><span id="tn_900" class="t s3_900">ENABLING NEW FUNCTIONS AND MODES </span>
<span id="to_900" class="t s4_900">Most of the new control functions defined for the P6 family and Pentium processors are enabled by new mode flags </span>
<span id="tp_900" class="t s4_900">in the control registers (primarily register CR4). This register is undefined for IA-32 processors earlier than the </span>
<span id="tq_900" class="t s4_900">Pentium processor. Attempting to access this register with an Intel486 or earlier IA-32 processor results in an </span>
<span id="tr_900" class="t s4_900">invalid-opcode exception (#UD). Consequently, programs that execute correctly on the Intel486 or earlier IA-32 </span>
<span id="ts_900" class="t s4_900">processor cannot erroneously enable these functions. Attempting to set a reserved bit in register CR4 to a value </span>
<span id="tt_900" class="t s4_900">other than its original value results in a general-protection exception (#GP). So, programs that execute on the P6 </span>
<span id="tu_900" class="t s4_900">family and Pentium processors cannot erroneously enable functions that may be implemented in future IA-32 </span>
<span id="tv_900" class="t s4_900">processors. </span>
<span id="tw_900" class="t s4_900">The P6 family and Pentium processors do not check for attempts to set reserved bits in model-specific registers; </span>
<span id="tx_900" class="t s4_900">however these bits may be checked on more recent processors. It is the obligation of the software writer to enforce </span>
<span id="ty_900" class="t s4_900">this discipline. These reserved bits may be used in future Intel processors. </span>
<span id="tz_900" class="t s3_900">23.4 </span><span id="t10_900" class="t s3_900">DETECTING THE PRESENCE OF NEW FEATURES THROUGH SOFTWARE </span>
<span id="t11_900" class="t s4_900">Software can check for the presence of new architectural features and extensions in either of two ways: </span>
<span id="t12_900" class="t s4_900">1. </span><span id="t13_900" class="t s4_900">Test for the presence of the feature or extension. Software can test for the presence of new flags in the EFLAGS </span>
<span id="t14_900" class="t s4_900">register and control registers. If these flags are reserved (meaning not present in the processor executing the </span>
<span id="t15_900" class="t s4_900">test), an exception is generated. Likewise, software can attempt to execute a new instruction, which results in </span>
<span id="t16_900" class="t s4_900">an invalid-opcode exception (#UD) being generated if it is not supported. </span>
<span id="t17_900" class="t s4_900">2. </span><span id="t18_900" class="t s4_900">Execute the CPUID instruction. The CPUID instruction (added to the IA-32 in the Pentium processor) indicates </span>
<span id="t19_900" class="t s4_900">the presence of new features directly. </span>
<span id="t1a_900" class="t s4_900">See Chapter 20, “Processor Identification and Feature Determination,” in the Intel </span>
<span id="t1b_900" class="t s6_900">® </span>
<span id="t1c_900" class="t s4_900">64 and IA-32 Architectures </span>
<span id="t1d_900" class="t s4_900">Software Developer’s Manual, Volume 1, for detailed information on detecting new processor features and exten- </span>
<span id="t1e_900" class="t s4_900">sions. </span>
<span id="t1f_900" class="t s3_900">23.5 </span><span id="t1g_900" class="t s3_900">INTEL MMX TECHNOLOGY </span>
<span id="t1h_900" class="t s4_900">The Pentium processor with MMX technology introduced the MMX technology and a set of MMX instructions to the </span>
<span id="t1i_900" class="t s4_900">IA-32. The MMX instructions are described in Chapter 9, “Programming with Intel® MMX™ Technology,” in the </span>
<span id="t1j_900" class="t s4_900">Intel </span>
<span id="t1k_900" class="t s6_900">® </span>
<span id="t1l_900" class="t s4_900">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, and in the Intel </span>
<span id="t1m_900" class="t s6_900">® </span>
<span id="t1n_900" class="t s4_900">64 and IA-32 Archi- </span>
<span id="t1o_900" class="t s4_900">tectures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D. The MMX technology and MMX instructions are </span>
<span id="t1p_900" class="t s4_900">also included in the Pentium II, Pentium </span><span id="t1q_900" class="t s7_900">III</span><span id="t1r_900" class="t s4_900">, Pentium 4, and Intel Xeon processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
