#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11ff170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11ff300 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11ee2d0 .functor NOT 1, L_0x126ebe0, C4<0>, C4<0>, C4<0>;
L_0x126e9c0 .functor XOR 2, L_0x126e880, L_0x126e920, C4<00>, C4<00>;
L_0x126ead0 .functor XOR 2, L_0x126e9c0, L_0x126ea30, C4<00>, C4<00>;
v0x1261d20_0 .net *"_ivl_10", 1 0, L_0x126ea30;  1 drivers
v0x1261e20_0 .net *"_ivl_12", 1 0, L_0x126ead0;  1 drivers
v0x1261f00_0 .net *"_ivl_2", 1 0, L_0x126e7e0;  1 drivers
v0x1261fc0_0 .net *"_ivl_4", 1 0, L_0x126e880;  1 drivers
v0x12620a0_0 .net *"_ivl_6", 1 0, L_0x126e920;  1 drivers
v0x12621d0_0 .net *"_ivl_8", 1 0, L_0x126e9c0;  1 drivers
v0x12622b0_0 .net "a", 0 0, v0x125a0e0_0;  1 drivers
v0x1262350_0 .net "b", 0 0, v0x125a180_0;  1 drivers
v0x12623f0_0 .net "c", 0 0, v0x125a220_0;  1 drivers
v0x1262490_0 .var "clk", 0 0;
v0x1262530_0 .net "d", 0 0, v0x125a360_0;  1 drivers
v0x12625d0_0 .net "out_pos_dut", 0 0, L_0x126e400;  1 drivers
v0x1262670_0 .net "out_pos_ref", 0 0, L_0x1263ba0;  1 drivers
v0x1262710_0 .net "out_sop_dut", 0 0, L_0x12694a0;  1 drivers
v0x12627b0_0 .net "out_sop_ref", 0 0, L_0x1234890;  1 drivers
v0x1262850_0 .var/2u "stats1", 223 0;
v0x12628f0_0 .var/2u "strobe", 0 0;
v0x1262990_0 .net "tb_match", 0 0, L_0x126ebe0;  1 drivers
v0x1262a60_0 .net "tb_mismatch", 0 0, L_0x11ee2d0;  1 drivers
v0x1262b00_0 .net "wavedrom_enable", 0 0, v0x125a630_0;  1 drivers
v0x1262bd0_0 .net "wavedrom_title", 511 0, v0x125a6d0_0;  1 drivers
L_0x126e7e0 .concat [ 1 1 0 0], L_0x1263ba0, L_0x1234890;
L_0x126e880 .concat [ 1 1 0 0], L_0x1263ba0, L_0x1234890;
L_0x126e920 .concat [ 1 1 0 0], L_0x126e400, L_0x12694a0;
L_0x126ea30 .concat [ 1 1 0 0], L_0x1263ba0, L_0x1234890;
L_0x126ebe0 .cmp/eeq 2, L_0x126e7e0, L_0x126ead0;
S_0x11ff490 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x11ff300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11ee6b0 .functor AND 1, v0x125a220_0, v0x125a360_0, C4<1>, C4<1>;
L_0x11eea90 .functor NOT 1, v0x125a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x11eee70 .functor NOT 1, v0x125a180_0, C4<0>, C4<0>, C4<0>;
L_0x11ef0f0 .functor AND 1, L_0x11eea90, L_0x11eee70, C4<1>, C4<1>;
L_0x1209d00 .functor AND 1, L_0x11ef0f0, v0x125a220_0, C4<1>, C4<1>;
L_0x1234890 .functor OR 1, L_0x11ee6b0, L_0x1209d00, C4<0>, C4<0>;
L_0x1263020 .functor NOT 1, v0x125a180_0, C4<0>, C4<0>, C4<0>;
L_0x1263090 .functor OR 1, L_0x1263020, v0x125a360_0, C4<0>, C4<0>;
L_0x12631a0 .functor AND 1, v0x125a220_0, L_0x1263090, C4<1>, C4<1>;
L_0x1263260 .functor NOT 1, v0x125a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1263330 .functor OR 1, L_0x1263260, v0x125a180_0, C4<0>, C4<0>;
L_0x12633a0 .functor AND 1, L_0x12631a0, L_0x1263330, C4<1>, C4<1>;
L_0x1263520 .functor NOT 1, v0x125a180_0, C4<0>, C4<0>, C4<0>;
L_0x1263590 .functor OR 1, L_0x1263520, v0x125a360_0, C4<0>, C4<0>;
L_0x12634b0 .functor AND 1, v0x125a220_0, L_0x1263590, C4<1>, C4<1>;
L_0x1263720 .functor NOT 1, v0x125a0e0_0, C4<0>, C4<0>, C4<0>;
L_0x1263820 .functor OR 1, L_0x1263720, v0x125a360_0, C4<0>, C4<0>;
L_0x12638e0 .functor AND 1, L_0x12634b0, L_0x1263820, C4<1>, C4<1>;
L_0x1263a90 .functor XNOR 1, L_0x12633a0, L_0x12638e0, C4<0>, C4<0>;
v0x11edc00_0 .net *"_ivl_0", 0 0, L_0x11ee6b0;  1 drivers
v0x11ee000_0 .net *"_ivl_12", 0 0, L_0x1263020;  1 drivers
v0x11ee3e0_0 .net *"_ivl_14", 0 0, L_0x1263090;  1 drivers
v0x11ee7c0_0 .net *"_ivl_16", 0 0, L_0x12631a0;  1 drivers
v0x11eeba0_0 .net *"_ivl_18", 0 0, L_0x1263260;  1 drivers
v0x11eef80_0 .net *"_ivl_2", 0 0, L_0x11eea90;  1 drivers
v0x11ef200_0 .net *"_ivl_20", 0 0, L_0x1263330;  1 drivers
v0x1258650_0 .net *"_ivl_24", 0 0, L_0x1263520;  1 drivers
v0x1258730_0 .net *"_ivl_26", 0 0, L_0x1263590;  1 drivers
v0x1258810_0 .net *"_ivl_28", 0 0, L_0x12634b0;  1 drivers
v0x12588f0_0 .net *"_ivl_30", 0 0, L_0x1263720;  1 drivers
v0x12589d0_0 .net *"_ivl_32", 0 0, L_0x1263820;  1 drivers
v0x1258ab0_0 .net *"_ivl_36", 0 0, L_0x1263a90;  1 drivers
L_0x7febe6e28018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1258b70_0 .net *"_ivl_38", 0 0, L_0x7febe6e28018;  1 drivers
v0x1258c50_0 .net *"_ivl_4", 0 0, L_0x11eee70;  1 drivers
v0x1258d30_0 .net *"_ivl_6", 0 0, L_0x11ef0f0;  1 drivers
v0x1258e10_0 .net *"_ivl_8", 0 0, L_0x1209d00;  1 drivers
v0x1258ef0_0 .net "a", 0 0, v0x125a0e0_0;  alias, 1 drivers
v0x1258fb0_0 .net "b", 0 0, v0x125a180_0;  alias, 1 drivers
v0x1259070_0 .net "c", 0 0, v0x125a220_0;  alias, 1 drivers
v0x1259130_0 .net "d", 0 0, v0x125a360_0;  alias, 1 drivers
v0x12591f0_0 .net "out_pos", 0 0, L_0x1263ba0;  alias, 1 drivers
v0x12592b0_0 .net "out_sop", 0 0, L_0x1234890;  alias, 1 drivers
v0x1259370_0 .net "pos0", 0 0, L_0x12633a0;  1 drivers
v0x1259430_0 .net "pos1", 0 0, L_0x12638e0;  1 drivers
L_0x1263ba0 .functor MUXZ 1, L_0x7febe6e28018, L_0x12633a0, L_0x1263a90, C4<>;
S_0x12595b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x11ff300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x125a0e0_0 .var "a", 0 0;
v0x125a180_0 .var "b", 0 0;
v0x125a220_0 .var "c", 0 0;
v0x125a2c0_0 .net "clk", 0 0, v0x1262490_0;  1 drivers
v0x125a360_0 .var "d", 0 0;
v0x125a450_0 .var/2u "fail", 0 0;
v0x125a4f0_0 .var/2u "fail1", 0 0;
v0x125a590_0 .net "tb_match", 0 0, L_0x126ebe0;  alias, 1 drivers
v0x125a630_0 .var "wavedrom_enable", 0 0;
v0x125a6d0_0 .var "wavedrom_title", 511 0;
E_0x11fdae0/0 .event negedge, v0x125a2c0_0;
E_0x11fdae0/1 .event posedge, v0x125a2c0_0;
E_0x11fdae0 .event/or E_0x11fdae0/0, E_0x11fdae0/1;
S_0x12598e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12595b0;
 .timescale -12 -12;
v0x1259b20_0 .var/2s "i", 31 0;
E_0x11fd980 .event posedge, v0x125a2c0_0;
S_0x1259c20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12595b0;
 .timescale -12 -12;
v0x1259e20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1259f00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12595b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x125a8b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x11ff300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1263d50 .functor AND 1, v0x125a0e0_0, v0x125a180_0, C4<1>, C4<1>;
L_0x1263ef0 .functor AND 1, L_0x1263d50, v0x125a220_0, C4<1>, C4<1>;
L_0x12640e0 .functor AND 1, L_0x1263ef0, v0x125a360_0, C4<1>, C4<1>;
L_0x12642b0 .functor AND 1, v0x125a0e0_0, v0x125a180_0, C4<1>, C4<1>;
L_0x1264500 .functor AND 1, L_0x12642b0, L_0x1264460, C4<1>, C4<1>;
L_0x12646b0 .functor AND 1, L_0x1264500, L_0x1264610, C4<1>, C4<1>;
L_0x1264800 .functor OR 1, L_0x12640e0, L_0x12646b0, C4<0>, C4<0>;
L_0x1264a80 .functor AND 1, L_0x1264910, L_0x12649b0, C4<1>, C4<1>;
L_0x1264be0 .functor AND 1, L_0x1264a80, v0x125a220_0, C4<1>, C4<1>;
L_0x1264ca0 .functor AND 1, L_0x1264be0, v0x125a360_0, C4<1>, C4<1>;
L_0x1264dc0 .functor OR 1, L_0x1264800, L_0x1264ca0, C4<0>, C4<0>;
L_0x1265000 .functor AND 1, L_0x1264e80, L_0x1264f20, C4<1>, C4<1>;
L_0x1265220 .functor AND 1, L_0x1265000, L_0x1265180, C4<1>, C4<1>;
L_0x1265330 .functor AND 1, L_0x1265220, v0x125a360_0, C4<1>, C4<1>;
L_0x1265110 .functor AND 1, L_0x1265470, L_0x1265560, C4<1>, C4<1>;
L_0x12656a0 .functor AND 1, L_0x1265110, v0x125a220_0, C4<1>, C4<1>;
L_0x12658f0 .functor AND 1, L_0x12656a0, L_0x12657f0, C4<1>, C4<1>;
L_0x12659b0 .functor OR 1, L_0x1265330, L_0x12658f0, C4<0>, C4<0>;
L_0x1265c00 .functor AND 1, L_0x1265b60, v0x125a180_0, C4<1>, C4<1>;
L_0x1265dd0 .functor AND 1, L_0x1265c00, L_0x1265cc0, C4<1>, C4<1>;
L_0x1265f90 .functor AND 1, L_0x1265dd0, L_0x1265ac0, C4<1>, C4<1>;
L_0x12660a0 .functor OR 1, L_0x12659b0, L_0x1265f90, C4<0>, C4<0>;
L_0x1265d60 .functor AND 1, L_0x1266270, v0x125a180_0, C4<1>, C4<1>;
L_0x1266480 .functor AND 1, L_0x1265d60, L_0x12663e0, C4<1>, C4<1>;
L_0x1266660 .functor AND 1, L_0x1266480, v0x125a360_0, C4<1>, C4<1>;
L_0x1266720 .functor OR 1, L_0x12660a0, L_0x1266660, C4<0>, C4<0>;
L_0x1266a40 .functor AND 1, L_0x1266910, v0x125a180_0, C4<1>, C4<1>;
L_0x1266b00 .functor AND 1, L_0x1266a40, v0x125a220_0, C4<1>, C4<1>;
L_0x1266cb0 .functor AND 1, L_0x1266b00, v0x125a360_0, C4<1>, C4<1>;
L_0x1266d70 .functor OR 1, L_0x1266720, L_0x1266cb0, C4<0>, C4<0>;
L_0x1267020 .functor AND 1, v0x125a0e0_0, L_0x1266f80, C4<1>, C4<1>;
L_0x1267430 .functor AND 1, L_0x1267020, L_0x12670e0, C4<1>, C4<1>;
L_0x1267900 .functor AND 1, L_0x1267430, L_0x1267650, C4<1>, C4<1>;
L_0x1267a10 .functor OR 1, L_0x1266d70, L_0x1267900, C4<0>, C4<0>;
L_0x1267d90 .functor AND 1, v0x125a0e0_0, L_0x1267c40, C4<1>, C4<1>;
L_0x1268060 .functor AND 1, L_0x1267d90, v0x125a220_0, C4<1>, C4<1>;
L_0x1268250 .functor AND 1, L_0x1268060, L_0x1267390, C4<1>, C4<1>;
L_0x1268360 .functor OR 1, L_0x1267a10, L_0x1268250, C4<0>, C4<0>;
L_0x12681c0 .functor AND 1, v0x125a0e0_0, L_0x1268120, C4<1>, C4<1>;
L_0x1268760 .functor AND 1, L_0x12681c0, L_0x12686c0, C4<1>, C4<1>;
L_0x12689c0 .functor AND 1, L_0x1268760, v0x125a360_0, C4<1>, C4<1>;
L_0x1268a80 .functor OR 1, L_0x1268360, L_0x12689c0, C4<0>, C4<0>;
L_0x1268e60 .functor AND 1, v0x125a0e0_0, L_0x1268cf0, C4<1>, C4<1>;
L_0x1268f20 .functor AND 1, L_0x1268e60, v0x125a220_0, C4<1>, C4<1>;
L_0x1269150 .functor AND 1, L_0x1268f20, v0x125a360_0, C4<1>, C4<1>;
L_0x1269210 .functor OR 1, L_0x1268a80, L_0x1269150, C4<0>, C4<0>;
L_0x12694a0 .functor OR 1, L_0x1264dc0, L_0x1269210, C4<0>, C4<0>;
L_0x1268d90 .functor OR 1, L_0x1269600, L_0x12696a0, C4<0>, C4<0>;
L_0x1269aa0 .functor OR 1, L_0x1268d90, L_0x1269a00, C4<0>, C4<0>;
L_0x1269d40 .functor OR 1, L_0x1269aa0, L_0x1269bb0, C4<0>, C4<0>;
L_0x126a090 .functor OR 1, v0x125a0e0_0, L_0x1269ff0, C4<0>, C4<0>;
L_0x126a2f0 .functor OR 1, L_0x126a090, L_0x126a150, C4<0>, C4<0>;
L_0x126a650 .functor OR 1, L_0x126a2f0, L_0x126a5b0, C4<0>, C4<0>;
L_0x126a760 .functor AND 1, L_0x1269d40, L_0x126a650, C4<1>, C4<1>;
L_0x126abe0 .functor OR 1, L_0x126aa30, v0x125a180_0, C4<0>, C4<0>;
L_0x126ad40 .functor OR 1, L_0x126abe0, L_0x126aca0, C4<0>, C4<0>;
L_0x126b1e0 .functor OR 1, L_0x126ad40, L_0x126b020, C4<0>, C4<0>;
L_0x126b2f0 .functor AND 1, L_0x126a760, L_0x126b1e0, C4<1>, C4<1>;
L_0x126b5e0 .functor OR 1, v0x125a0e0_0, v0x125a180_0, C4<0>, C4<0>;
L_0x126b6f0 .functor OR 1, L_0x126b5e0, L_0x126b650, C4<0>, C4<0>;
L_0x126bbc0 .functor OR 1, L_0x126b6f0, L_0x126b9f0, C4<0>, C4<0>;
L_0x126bcd0 .functor AND 1, L_0x126b2f0, L_0x126bbc0, C4<1>, C4<1>;
L_0x126ba90 .functor OR 1, L_0x126bfe0, L_0x126c080, C4<0>, C4<0>;
L_0x126c260 .functor OR 1, L_0x126ba90, v0x125a220_0, C4<0>, C4<0>;
L_0x126c5d0 .functor OR 1, L_0x126c260, L_0x126c530, C4<0>, C4<0>;
L_0x126c6e0 .functor AND 1, L_0x126bcd0, L_0x126c5d0, C4<1>, C4<1>;
L_0x126cc00 .functor OR 1, v0x125a0e0_0, L_0x126ca10, C4<0>, C4<0>;
L_0x126ccc0 .functor OR 1, L_0x126cc00, v0x125a220_0, C4<0>, C4<0>;
L_0x126d050 .functor OR 1, L_0x126ccc0, L_0x126cfb0, C4<0>, C4<0>;
L_0x126d160 .functor AND 1, L_0x126c6e0, L_0x126d050, C4<1>, C4<1>;
L_0x126d6b0 .functor OR 1, L_0x126d4b0, v0x125a180_0, C4<0>, C4<0>;
L_0x126d770 .functor OR 1, L_0x126d6b0, v0x125a220_0, C4<0>, C4<0>;
L_0x126db20 .functor OR 1, L_0x126d770, L_0x126da80, C4<0>, C4<0>;
L_0x126dc30 .functor AND 1, L_0x126d160, L_0x126db20, C4<1>, C4<1>;
L_0x126dfa0 .functor OR 1, v0x125a0e0_0, v0x125a180_0, C4<0>, C4<0>;
L_0x126e010 .functor OR 1, L_0x126dfa0, v0x125a220_0, C4<0>, C4<0>;
L_0x126e340 .functor OR 1, L_0x126e010, v0x125a360_0, C4<0>, C4<0>;
L_0x126e400 .functor AND 1, L_0x126dc30, L_0x126e340, C4<1>, C4<1>;
v0x125aa70_0 .net *"_ivl_0", 0 0, L_0x1263d50;  1 drivers
v0x125ab50_0 .net *"_ivl_10", 0 0, L_0x1264500;  1 drivers
v0x125ac30_0 .net *"_ivl_101", 0 0, L_0x1267650;  1 drivers
v0x125ad00_0 .net *"_ivl_102", 0 0, L_0x1267900;  1 drivers
v0x125ade0_0 .net *"_ivl_104", 0 0, L_0x1267a10;  1 drivers
v0x125af10_0 .net *"_ivl_107", 0 0, L_0x1267c40;  1 drivers
v0x125afd0_0 .net *"_ivl_108", 0 0, L_0x1267d90;  1 drivers
v0x125b0b0_0 .net *"_ivl_110", 0 0, L_0x1268060;  1 drivers
v0x125b190_0 .net *"_ivl_113", 0 0, L_0x1267390;  1 drivers
v0x125b2e0_0 .net *"_ivl_114", 0 0, L_0x1268250;  1 drivers
v0x125b3c0_0 .net *"_ivl_116", 0 0, L_0x1268360;  1 drivers
v0x125b4a0_0 .net *"_ivl_119", 0 0, L_0x1268120;  1 drivers
v0x125b560_0 .net *"_ivl_120", 0 0, L_0x12681c0;  1 drivers
v0x125b640_0 .net *"_ivl_123", 0 0, L_0x12686c0;  1 drivers
v0x125b700_0 .net *"_ivl_124", 0 0, L_0x1268760;  1 drivers
v0x125b7e0_0 .net *"_ivl_126", 0 0, L_0x12689c0;  1 drivers
v0x125b8c0_0 .net *"_ivl_128", 0 0, L_0x1268a80;  1 drivers
v0x125bab0_0 .net *"_ivl_13", 0 0, L_0x1264610;  1 drivers
v0x125bb70_0 .net *"_ivl_131", 0 0, L_0x1268cf0;  1 drivers
v0x125bc30_0 .net *"_ivl_132", 0 0, L_0x1268e60;  1 drivers
v0x125bd10_0 .net *"_ivl_134", 0 0, L_0x1268f20;  1 drivers
v0x125bdf0_0 .net *"_ivl_136", 0 0, L_0x1269150;  1 drivers
v0x125bed0_0 .net *"_ivl_138", 0 0, L_0x1269210;  1 drivers
v0x125bfb0_0 .net *"_ivl_14", 0 0, L_0x12646b0;  1 drivers
v0x125c090_0 .net *"_ivl_143", 0 0, L_0x1269600;  1 drivers
v0x125c150_0 .net *"_ivl_145", 0 0, L_0x12696a0;  1 drivers
v0x125c210_0 .net *"_ivl_146", 0 0, L_0x1268d90;  1 drivers
v0x125c2f0_0 .net *"_ivl_149", 0 0, L_0x1269a00;  1 drivers
v0x125c3b0_0 .net *"_ivl_150", 0 0, L_0x1269aa0;  1 drivers
v0x125c490_0 .net *"_ivl_153", 0 0, L_0x1269bb0;  1 drivers
v0x125c550_0 .net *"_ivl_154", 0 0, L_0x1269d40;  1 drivers
v0x125c630_0 .net *"_ivl_157", 0 0, L_0x1269ff0;  1 drivers
v0x125c6f0_0 .net *"_ivl_158", 0 0, L_0x126a090;  1 drivers
v0x125c9e0_0 .net *"_ivl_16", 0 0, L_0x1264800;  1 drivers
v0x125cac0_0 .net *"_ivl_161", 0 0, L_0x126a150;  1 drivers
v0x125cb80_0 .net *"_ivl_162", 0 0, L_0x126a2f0;  1 drivers
v0x125cc60_0 .net *"_ivl_165", 0 0, L_0x126a5b0;  1 drivers
v0x125cd20_0 .net *"_ivl_166", 0 0, L_0x126a650;  1 drivers
v0x125ce00_0 .net *"_ivl_168", 0 0, L_0x126a760;  1 drivers
v0x125cee0_0 .net *"_ivl_171", 0 0, L_0x126aa30;  1 drivers
v0x125cfa0_0 .net *"_ivl_172", 0 0, L_0x126abe0;  1 drivers
v0x125d080_0 .net *"_ivl_175", 0 0, L_0x126aca0;  1 drivers
v0x125d140_0 .net *"_ivl_176", 0 0, L_0x126ad40;  1 drivers
v0x125d220_0 .net *"_ivl_179", 0 0, L_0x126b020;  1 drivers
v0x125d2e0_0 .net *"_ivl_180", 0 0, L_0x126b1e0;  1 drivers
v0x125d3c0_0 .net *"_ivl_182", 0 0, L_0x126b2f0;  1 drivers
v0x125d4a0_0 .net *"_ivl_184", 0 0, L_0x126b5e0;  1 drivers
v0x125d580_0 .net *"_ivl_187", 0 0, L_0x126b650;  1 drivers
v0x125d640_0 .net *"_ivl_188", 0 0, L_0x126b6f0;  1 drivers
v0x125d720_0 .net *"_ivl_19", 0 0, L_0x1264910;  1 drivers
v0x125d7e0_0 .net *"_ivl_191", 0 0, L_0x126b9f0;  1 drivers
v0x125d8a0_0 .net *"_ivl_192", 0 0, L_0x126bbc0;  1 drivers
v0x125d980_0 .net *"_ivl_194", 0 0, L_0x126bcd0;  1 drivers
v0x125da60_0 .net *"_ivl_197", 0 0, L_0x126bfe0;  1 drivers
v0x125db20_0 .net *"_ivl_199", 0 0, L_0x126c080;  1 drivers
v0x125dbe0_0 .net *"_ivl_2", 0 0, L_0x1263ef0;  1 drivers
v0x125dcc0_0 .net *"_ivl_200", 0 0, L_0x126ba90;  1 drivers
v0x125dda0_0 .net *"_ivl_202", 0 0, L_0x126c260;  1 drivers
v0x125de80_0 .net *"_ivl_205", 0 0, L_0x126c530;  1 drivers
v0x125df40_0 .net *"_ivl_206", 0 0, L_0x126c5d0;  1 drivers
v0x125e020_0 .net *"_ivl_208", 0 0, L_0x126c6e0;  1 drivers
v0x125e100_0 .net *"_ivl_21", 0 0, L_0x12649b0;  1 drivers
v0x125e1c0_0 .net *"_ivl_211", 0 0, L_0x126ca10;  1 drivers
v0x125e280_0 .net *"_ivl_212", 0 0, L_0x126cc00;  1 drivers
v0x125e360_0 .net *"_ivl_214", 0 0, L_0x126ccc0;  1 drivers
v0x125e850_0 .net *"_ivl_217", 0 0, L_0x126cfb0;  1 drivers
v0x125e910_0 .net *"_ivl_218", 0 0, L_0x126d050;  1 drivers
v0x125e9f0_0 .net *"_ivl_22", 0 0, L_0x1264a80;  1 drivers
v0x125ead0_0 .net *"_ivl_220", 0 0, L_0x126d160;  1 drivers
v0x125ebb0_0 .net *"_ivl_223", 0 0, L_0x126d4b0;  1 drivers
v0x125ec70_0 .net *"_ivl_224", 0 0, L_0x126d6b0;  1 drivers
v0x125ed50_0 .net *"_ivl_226", 0 0, L_0x126d770;  1 drivers
v0x125ee30_0 .net *"_ivl_229", 0 0, L_0x126da80;  1 drivers
v0x125eef0_0 .net *"_ivl_230", 0 0, L_0x126db20;  1 drivers
v0x125efd0_0 .net *"_ivl_232", 0 0, L_0x126dc30;  1 drivers
v0x125f0b0_0 .net *"_ivl_234", 0 0, L_0x126dfa0;  1 drivers
v0x125f190_0 .net *"_ivl_236", 0 0, L_0x126e010;  1 drivers
v0x125f270_0 .net *"_ivl_238", 0 0, L_0x126e340;  1 drivers
v0x125f350_0 .net *"_ivl_24", 0 0, L_0x1264be0;  1 drivers
v0x125f430_0 .net *"_ivl_26", 0 0, L_0x1264ca0;  1 drivers
v0x125f510_0 .net *"_ivl_28", 0 0, L_0x1264dc0;  1 drivers
v0x125f5f0_0 .net *"_ivl_31", 0 0, L_0x1264e80;  1 drivers
v0x125f6b0_0 .net *"_ivl_33", 0 0, L_0x1264f20;  1 drivers
v0x125f770_0 .net *"_ivl_34", 0 0, L_0x1265000;  1 drivers
v0x125f850_0 .net *"_ivl_37", 0 0, L_0x1265180;  1 drivers
v0x125f910_0 .net *"_ivl_38", 0 0, L_0x1265220;  1 drivers
v0x125f9f0_0 .net *"_ivl_4", 0 0, L_0x12640e0;  1 drivers
v0x125fad0_0 .net *"_ivl_40", 0 0, L_0x1265330;  1 drivers
v0x125fbb0_0 .net *"_ivl_43", 0 0, L_0x1265470;  1 drivers
v0x125fc70_0 .net *"_ivl_45", 0 0, L_0x1265560;  1 drivers
v0x125fd30_0 .net *"_ivl_46", 0 0, L_0x1265110;  1 drivers
v0x125fe10_0 .net *"_ivl_48", 0 0, L_0x12656a0;  1 drivers
v0x125fef0_0 .net *"_ivl_51", 0 0, L_0x12657f0;  1 drivers
v0x125ffb0_0 .net *"_ivl_52", 0 0, L_0x12658f0;  1 drivers
v0x1260090_0 .net *"_ivl_54", 0 0, L_0x12659b0;  1 drivers
v0x1260170_0 .net *"_ivl_57", 0 0, L_0x1265b60;  1 drivers
v0x1260230_0 .net *"_ivl_58", 0 0, L_0x1265c00;  1 drivers
v0x1260310_0 .net *"_ivl_6", 0 0, L_0x12642b0;  1 drivers
v0x12603f0_0 .net *"_ivl_61", 0 0, L_0x1265cc0;  1 drivers
v0x12604b0_0 .net *"_ivl_62", 0 0, L_0x1265dd0;  1 drivers
v0x1260590_0 .net *"_ivl_65", 0 0, L_0x1265ac0;  1 drivers
v0x1260650_0 .net *"_ivl_66", 0 0, L_0x1265f90;  1 drivers
v0x1260730_0 .net *"_ivl_68", 0 0, L_0x12660a0;  1 drivers
v0x1260810_0 .net *"_ivl_71", 0 0, L_0x1266270;  1 drivers
v0x12608d0_0 .net *"_ivl_72", 0 0, L_0x1265d60;  1 drivers
v0x12609b0_0 .net *"_ivl_75", 0 0, L_0x12663e0;  1 drivers
v0x1260a70_0 .net *"_ivl_76", 0 0, L_0x1266480;  1 drivers
v0x1260b50_0 .net *"_ivl_78", 0 0, L_0x1266660;  1 drivers
v0x1260c30_0 .net *"_ivl_80", 0 0, L_0x1266720;  1 drivers
v0x1260d10_0 .net *"_ivl_83", 0 0, L_0x1266910;  1 drivers
v0x1260dd0_0 .net *"_ivl_84", 0 0, L_0x1266a40;  1 drivers
v0x1260eb0_0 .net *"_ivl_86", 0 0, L_0x1266b00;  1 drivers
v0x1260f90_0 .net *"_ivl_88", 0 0, L_0x1266cb0;  1 drivers
v0x1261070_0 .net *"_ivl_9", 0 0, L_0x1264460;  1 drivers
v0x1261130_0 .net *"_ivl_90", 0 0, L_0x1266d70;  1 drivers
v0x1261210_0 .net *"_ivl_93", 0 0, L_0x1266f80;  1 drivers
v0x12612d0_0 .net *"_ivl_94", 0 0, L_0x1267020;  1 drivers
v0x12613b0_0 .net *"_ivl_97", 0 0, L_0x12670e0;  1 drivers
v0x1261470_0 .net *"_ivl_98", 0 0, L_0x1267430;  1 drivers
v0x1261550_0 .net "a", 0 0, v0x125a0e0_0;  alias, 1 drivers
v0x12615f0_0 .net "b", 0 0, v0x125a180_0;  alias, 1 drivers
v0x12616e0_0 .net "c", 0 0, v0x125a220_0;  alias, 1 drivers
v0x12617d0_0 .net "d", 0 0, v0x125a360_0;  alias, 1 drivers
v0x12618c0_0 .net "out_pos", 0 0, L_0x126e400;  alias, 1 drivers
v0x1261980_0 .net "out_sop", 0 0, L_0x12694a0;  alias, 1 drivers
L_0x1264460 .reduce/nor v0x125a220_0;
L_0x1264610 .reduce/nor v0x125a360_0;
L_0x1264910 .reduce/nor v0x125a0e0_0;
L_0x12649b0 .reduce/nor v0x125a180_0;
L_0x1264e80 .reduce/nor v0x125a0e0_0;
L_0x1264f20 .reduce/nor v0x125a180_0;
L_0x1265180 .reduce/nor v0x125a220_0;
L_0x1265470 .reduce/nor v0x125a0e0_0;
L_0x1265560 .reduce/nor v0x125a180_0;
L_0x12657f0 .reduce/nor v0x125a360_0;
L_0x1265b60 .reduce/nor v0x125a0e0_0;
L_0x1265cc0 .reduce/nor v0x125a220_0;
L_0x1265ac0 .reduce/nor v0x125a360_0;
L_0x1266270 .reduce/nor v0x125a0e0_0;
L_0x12663e0 .reduce/nor v0x125a220_0;
L_0x1266910 .reduce/nor v0x125a0e0_0;
L_0x1266f80 .reduce/nor v0x125a180_0;
L_0x12670e0 .reduce/nor v0x125a220_0;
L_0x1267650 .reduce/nor v0x125a360_0;
L_0x1267c40 .reduce/nor v0x125a180_0;
L_0x1267390 .reduce/nor v0x125a360_0;
L_0x1268120 .reduce/nor v0x125a180_0;
L_0x12686c0 .reduce/nor v0x125a220_0;
L_0x1268cf0 .reduce/nor v0x125a180_0;
L_0x1269600 .reduce/nor v0x125a0e0_0;
L_0x12696a0 .reduce/nor v0x125a180_0;
L_0x1269a00 .reduce/nor v0x125a220_0;
L_0x1269bb0 .reduce/nor v0x125a360_0;
L_0x1269ff0 .reduce/nor v0x125a180_0;
L_0x126a150 .reduce/nor v0x125a220_0;
L_0x126a5b0 .reduce/nor v0x125a360_0;
L_0x126aa30 .reduce/nor v0x125a0e0_0;
L_0x126aca0 .reduce/nor v0x125a220_0;
L_0x126b020 .reduce/nor v0x125a360_0;
L_0x126b650 .reduce/nor v0x125a220_0;
L_0x126b9f0 .reduce/nor v0x125a360_0;
L_0x126bfe0 .reduce/nor v0x125a0e0_0;
L_0x126c080 .reduce/nor v0x125a180_0;
L_0x126c530 .reduce/nor v0x125a360_0;
L_0x126ca10 .reduce/nor v0x125a180_0;
L_0x126cfb0 .reduce/nor v0x125a360_0;
L_0x126d4b0 .reduce/nor v0x125a0e0_0;
L_0x126da80 .reduce/nor v0x125a360_0;
S_0x1261b00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x11ff300;
 .timescale -12 -12;
E_0x11e39f0 .event anyedge, v0x12628f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12628f0_0;
    %nor/r;
    %assign/vec4 v0x12628f0_0, 0;
    %wait E_0x11e39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12595b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125a4f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12595b0;
T_4 ;
    %wait E_0x11fdae0;
    %load/vec4 v0x125a590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125a450_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12595b0;
T_5 ;
    %wait E_0x11fd980;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %wait E_0x11fd980;
    %load/vec4 v0x125a450_0;
    %store/vec4 v0x125a4f0_0, 0, 1;
    %fork t_1, S_0x12598e0;
    %jmp t_0;
    .scope S_0x12598e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1259b20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1259b20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11fd980;
    %load/vec4 v0x1259b20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1259b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1259b20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12595b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11fdae0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x125a360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a180_0, 0;
    %assign/vec4 v0x125a0e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x125a450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x125a4f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11ff300;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1262490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12628f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11ff300;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1262490_0;
    %inv;
    %store/vec4 v0x1262490_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11ff300;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x125a2c0_0, v0x1262a60_0, v0x12622b0_0, v0x1262350_0, v0x12623f0_0, v0x1262530_0, v0x12627b0_0, v0x1262710_0, v0x1262670_0, v0x12625d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11ff300;
T_9 ;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1262850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11ff300;
T_10 ;
    %wait E_0x11fdae0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1262850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
    %load/vec4 v0x1262990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1262850_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12627b0_0;
    %load/vec4 v0x12627b0_0;
    %load/vec4 v0x1262710_0;
    %xor;
    %load/vec4 v0x12627b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1262670_0;
    %load/vec4 v0x1262670_0;
    %load/vec4 v0x12625d0_0;
    %xor;
    %load/vec4 v0x1262670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1262850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1262850_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response2/top_module.sv";
