<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Cdiff src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="assembler_aarch64.inline.hpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.hpp.cdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-old-header">*** 209,10 ***</span>
<span class="line-new-header">--- 209,23 ---</span>
  Address LIR_Assembler::as_Address_lo(LIR_Address* addr) {
    return as_Address(addr, rscratch1);  // Ouch
    // FIXME: This needs to be much more clever.  See x86.
  }
  
<span class="line-added">+ // Ensure a valid Address (base + offset) to a stack-slot. If stack access is</span>
<span class="line-added">+ // not encodable as a base + (immediate) offset, generate an explicit address</span>
<span class="line-added">+ // calculation to hold the address in a temporary register.</span>
<span class="line-added">+ Address LIR_Assembler::stack_slot_address(int index, uint size, Register tmp, int adjust) {</span>
<span class="line-added">+   precond(size == 4 || size == 8);</span>
<span class="line-added">+   Address addr = frame_map()-&gt;address_for_slot(index, adjust);</span>
<span class="line-added">+   precond(addr.getMode() == Address::base_plus_offset);</span>
<span class="line-added">+   precond(addr.base() == sp);</span>
<span class="line-added">+   precond(addr.offset() &gt; 0);</span>
<span class="line-added">+   uint mask = size - 1;</span>
<span class="line-added">+   assert((addr.offset() &amp; mask) == 0, &quot;scaled offsets only&quot;);</span>
<span class="line-added">+   return __ legitimize_address(addr, size, tmp);</span>
<span class="line-added">+ }</span>
  
  void LIR_Assembler::osr_entry() {
    offsets()-&gt;set_value(CodeOffsets::OSR_Entry, code_offset());
    BlockBegin* osr_entry = compilation()-&gt;hir()-&gt;osr_entry();
    ValueStack* entry_state = osr_entry-&gt;state();
</pre>
<hr />
<pre>
<span class="line-old-header">*** 733,36 ***</span>
      ShouldNotReachHere();
    }
  }
  
  void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
    if (src-&gt;is_single_cpu()) {
      if (is_reference_type(type)) {
<span class="line-modified">!       __ str(src-&gt;as_register(), frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));</span>
        __ verify_oop(src-&gt;as_register());
      } else if (type == T_METADATA || type == T_DOUBLE || type == T_ADDRESS) {
<span class="line-modified">!       __ str(src-&gt;as_register(), frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));</span>
      } else {
<span class="line-modified">!       __ strw(src-&gt;as_register(), frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));</span>
      }
  
    } else if (src-&gt;is_double_cpu()) {
<span class="line-modified">!     Address dest_addr_LO = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), lo_word_offset_in_bytes);</span>
      __ str(src-&gt;as_register_lo(), dest_addr_LO);
  
    } else if (src-&gt;is_single_fpu()) {
<span class="line-modified">!     Address dest_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());</span>
<span class="line-modified">!     __ strs(src-&gt;as_float_reg(), dest_addr);</span>
  
    } else if (src-&gt;is_double_fpu()) {
<span class="line-modified">!     Address dest_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());</span>
<span class="line-modified">!     __ strd(src-&gt;as_double_reg(), dest_addr);</span>
  
    } else {
      ShouldNotReachHere();
    }
<span class="line-removed">- </span>
  }
  
  
  void LIR_Assembler::reg2mem(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool wide, bool /* unaligned */) {
    LIR_Address* to_addr = dest-&gt;as_address_ptr();
<span class="line-new-header">--- 746,42 ---</span>
      ShouldNotReachHere();
    }
  }
  
  void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
<span class="line-added">+   precond(src-&gt;is_register() &amp;&amp; dest-&gt;is_stack());</span>
<span class="line-added">+ </span>
<span class="line-added">+   uint const c_sz32 = sizeof(uint32_t);</span>
<span class="line-added">+   uint const c_sz64 = sizeof(uint64_t);</span>
<span class="line-added">+ </span>
    if (src-&gt;is_single_cpu()) {
<span class="line-added">+     int index = dest-&gt;single_stack_ix();</span>
      if (is_reference_type(type)) {
<span class="line-modified">!       __ str(src-&gt;as_register(), stack_slot_address(index, c_sz64, rscratch1));</span>
        __ verify_oop(src-&gt;as_register());
      } else if (type == T_METADATA || type == T_DOUBLE || type == T_ADDRESS) {
<span class="line-modified">!       __ str(src-&gt;as_register(), stack_slot_address(index, c_sz64, rscratch1));</span>
      } else {
<span class="line-modified">!       __ strw(src-&gt;as_register(), stack_slot_address(index, c_sz32, rscratch1));</span>
      }
  
    } else if (src-&gt;is_double_cpu()) {
<span class="line-modified">!     int index = dest-&gt;double_stack_ix();</span>
<span class="line-added">+     Address dest_addr_LO = stack_slot_address(index, c_sz64, rscratch1, lo_word_offset_in_bytes);</span>
      __ str(src-&gt;as_register_lo(), dest_addr_LO);
  
    } else if (src-&gt;is_single_fpu()) {
<span class="line-modified">!     int index = dest-&gt;single_stack_ix();</span>
<span class="line-modified">!     __ strs(src-&gt;as_float_reg(), stack_slot_address(index, c_sz32, rscratch1));</span>
  
    } else if (src-&gt;is_double_fpu()) {
<span class="line-modified">!     int index = dest-&gt;double_stack_ix();</span>
<span class="line-modified">!     __ strd(src-&gt;as_double_reg(), stack_slot_address(index, c_sz64, rscratch1));</span>
  
    } else {
      ShouldNotReachHere();
    }
  }
  
  
  void LIR_Assembler::reg2mem(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool wide, bool /* unaligned */) {
    LIR_Address* to_addr = dest-&gt;as_address_ptr();
</pre>
<hr />
<pre>
<span class="line-old-header">*** 843,34 ***</span>
    }
  }
  
  
  void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
<span class="line-modified">!   assert(src-&gt;is_stack(), &quot;should not call otherwise&quot;);</span>
<span class="line-modified">!   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);</span>
  
    if (dest-&gt;is_single_cpu()) {
      if (is_reference_type(type)) {
<span class="line-modified">!       __ ldr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));</span>
        __ verify_oop(dest-&gt;as_register());
      } else if (type == T_METADATA || type == T_ADDRESS) {
<span class="line-modified">!       __ ldr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));</span>
      } else {
<span class="line-modified">!       __ ldrw(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));</span>
      }
  
    } else if (dest-&gt;is_double_cpu()) {
<span class="line-modified">!     Address src_addr_LO = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), lo_word_offset_in_bytes);</span>
      __ ldr(dest-&gt;as_register_lo(), src_addr_LO);
  
    } else if (dest-&gt;is_single_fpu()) {
<span class="line-modified">!     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());</span>
<span class="line-modified">!     __ ldrs(dest-&gt;as_float_reg(), src_addr);</span>
  
    } else if (dest-&gt;is_double_fpu()) {
<span class="line-modified">!     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());</span>
<span class="line-modified">!     __ ldrd(dest-&gt;as_double_reg(), src_addr);</span>
  
    } else {
      ShouldNotReachHere();
    }
  }
<span class="line-new-header">--- 862,38 ---</span>
    }
  }
  
  
  void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
<span class="line-modified">!   precond(src-&gt;is_stack() &amp;&amp; dest-&gt;is_register());</span>
<span class="line-modified">! </span>
<span class="line-added">+   uint const c_sz32 = sizeof(uint32_t);</span>
<span class="line-added">+   uint const c_sz64 = sizeof(uint64_t);</span>
  
    if (dest-&gt;is_single_cpu()) {
<span class="line-added">+     int index = src-&gt;single_stack_ix();</span>
      if (is_reference_type(type)) {
<span class="line-modified">!       __ ldr(dest-&gt;as_register(), stack_slot_address(index, c_sz64, rscratch1));</span>
        __ verify_oop(dest-&gt;as_register());
      } else if (type == T_METADATA || type == T_ADDRESS) {
<span class="line-modified">!       __ ldr(dest-&gt;as_register(), stack_slot_address(index, c_sz64, rscratch1));</span>
      } else {
<span class="line-modified">!       __ ldrw(dest-&gt;as_register(), stack_slot_address(index, c_sz32, rscratch1));</span>
      }
  
    } else if (dest-&gt;is_double_cpu()) {
<span class="line-modified">!     int index = src-&gt;double_stack_ix();</span>
<span class="line-added">+     Address src_addr_LO = stack_slot_address(index, c_sz64, rscratch1, lo_word_offset_in_bytes);</span>
      __ ldr(dest-&gt;as_register_lo(), src_addr_LO);
  
    } else if (dest-&gt;is_single_fpu()) {
<span class="line-modified">!     int index = src-&gt;single_stack_ix();</span>
<span class="line-modified">!     __ ldrs(dest-&gt;as_float_reg(), stack_slot_address(index, c_sz32, rscratch1));</span>
  
    } else if (dest-&gt;is_double_fpu()) {
<span class="line-modified">!     int index = src-&gt;double_stack_ix();</span>
<span class="line-modified">!     __ ldrd(dest-&gt;as_double_reg(), stack_slot_address(index, c_sz64, rscratch1));</span>
  
    } else {
      ShouldNotReachHere();
    }
  }
</pre>
<hr />
<pre>
<span class="line-old-header">*** 2083,10 ***</span>
<span class="line-new-header">--- 2106,17 ---</span>
    info-&gt;add_register_oop(exceptionOop);
    Runtime1::StubID unwind_id;
  
    // get current pc information
    // pc is only needed if the method has an exception handler, the unwind code does not need it.
<span class="line-added">+   if (compilation()-&gt;debug_info_recorder()-&gt;last_pc_offset() == __ offset()) {</span>
<span class="line-added">+     // As no instructions have been generated yet for this LIR node it&#39;s</span>
<span class="line-added">+     // possible that an oop map already exists for the current offset.</span>
<span class="line-added">+     // In that case insert an dummy NOP here to ensure all oop map PCs</span>
<span class="line-added">+     // are unique. See JDK-8237483.</span>
<span class="line-added">+     __ nop();</span>
<span class="line-added">+   }</span>
    int pc_for_athrow_offset = __ offset();
    InternalAddress pc_for_athrow(__ pc());
    __ adr(exceptionPC-&gt;as_register(), pc_for_athrow);
    add_call_info(pc_for_athrow_offset, info); // for exception handler
  
</pre>
<center><a href="assembler_aarch64.inline.hpp.cdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.hpp.cdiff.html" target="_top">next &gt;</a></center>  </body>
</html>