# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_140L_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/Lab3_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:17 on May 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 18:40:17 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/countrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:17 on May 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 18:40:17 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/bcd2segment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:17 on May 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 18:40:17 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 18:40:25 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:25 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:26 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# 
# Top level modules:
# 	latticehx1k
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:26 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:26 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:26 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:26 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:26 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 18:40:26 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Lab3_140L
# vsim work.Lab3_140L 
# Start time: 18:40:31 on May 17,2019
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
vsim work.top_sft
# End time: 18:40:36 on May 17,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 18:40:36 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
run -all
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab3/tb_sft.v(450)
#    Time: 8840 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab3/tb_sft.v line 450
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:40 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 18:44:40 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:41 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 18:44:41 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 18:44:48 on May 17,2019, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 18:44:48 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run -all
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab3/tb_sft.v(450)
#    Time: 8840 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab3/tb_sft.v line 450
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:51 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 18:56:51 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 18:56:54 on May 17,2019, Elapsed time: 0:12:06
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 18:56:54 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:18 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 18:58:18 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 18:58:23 on May 17,2019, Elapsed time: 0:01:29
# Errors: 2, Warnings: 1
# vsim work.top_sft 
# Start time: 18:58:23 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:14 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 19:14:14 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 19:14:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# 
# Top level modules:
# 	latticehx1k
# End time: 19:14:16 on May 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:16 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 19:14:16 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:16 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 19:14:16 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:16 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 19:14:16 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:16 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 19:14:16 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:16 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 19:14:16 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 19:14:28 on May 17,2019, Elapsed time: 0:16:05
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 19:14:28 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:37 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 19:15:37 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint sim:/top_sft/tb_sft/*
vsim work.top_sft
# End time: 19:15:46 on May 17,2019, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 19:15:46 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:29 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 19:17:29 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 19:17:34 on May 17,2019, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 19:17:34 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:23 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 19:48:23 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 19:48:27 on May 17,2019, Elapsed time: 0:30:53
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 19:48:27 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:00 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:00:00 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:00:04 on May 17,2019, Elapsed time: 0:11:37
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:00:04 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
run
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
# fail: expected 00:01 got 00:00
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:14 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 20:08:14 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:14 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 20:08:14 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:14 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 20:08:14 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:14 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 20:08:14 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:14 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 20:08:14 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# 
# Top level modules:
# 	latticehx1k
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:15 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 20:08:15 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:16 on May 17,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 20:08:16 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:08:20 on May 17,2019, Elapsed time: 0:08:16
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:08:20 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 10:00
# fail: expected 10:01 got 20:00
# fail: expected 20:01 got 30:00
run
# fail: expected 30:01 got 40:00
# fail: expected 40:01 got 50:00
# fail: expected 50:01 got 60:00
# fail: expected 60:01 got 70:00
# fail: expected 70:01 got 80:00
run
# fail: expected 80:01 got 90:00
# fail: expected 90:01 got 01:00
# fail: expected 01:01 got 11:00
# fail: expected 11:01 got 21:00
# fail: expected 21:01 got 31:00
run
# fail: expected 31:01 got 41:00
# fail: expected 41:01 got 51:00
# fail: expected 51:01 got 61:00
# fail: expected 61:01 got 71:00
# fail: expected 71:01 got 81:00
run
# fail: expected 81:01 got 91:00
# fail: expected 91:01 got 02:00
# fail: expected 02:01 got 12:00
# fail: expected 12:01 got 22:00
# fail: expected 22:01 got 32:00
run
# fail: expected 32:01 got 42:00
# fail: expected 42:01 got 52:00
# fail: expected 52:01 got 62:00
# fail: expected 62:01 got 72:00
# fail: expected 72:01 got 82:00
run
# fail: expected 82:01 got 92:00
# fail: expected 92:01 got 03:00
# fail: expected 03:01 got 13:00
# fail: expected 13:01 got 23:00
# fail: expected 23:01 got 33:00
run
# fail: expected 33:01 got 43:00
# fail: expected 43:01 got 53:00
# fail: expected 53:01 got 63:00
# fail: expected 63:01 got 73:00
# fail: expected 73:01 got 83:00
run
# fail: expected 83:01 got 93:00
# fail: expected 93:01 got 04:00
# fail: expected 04:01 got 14:00
# fail: expected 14:01 got 24:00
# fail: expected 24:01 got 34:00
run
# fail: expected 34:01 got 44:00
# fail: expected 44:01 got 54:00
# fail: expected 54:01 got 64:00
# fail: expected 64:01 got 74:00
# fail: expected 74:01 got 84:00
run
# fail: expected 84:01 got 94:00
# fail: expected 94:01 got 05:00
# fail: expected 05:01 got 15:00
# fail: expected 15:01 got 25:00
# fail: expected 25:01 got 35:00
run
# fail: expected 35:01 got 45:00
# fail: expected 45:01 got 55:00
# fail: expected 55:01 got 65:00
# fail: expected 65:01 got 75:00
# fail: expected 75:01 got 85:00
run
# fail: expected 85:01 got 95:00
# fail: expected 95:01 got 00:10
# fail: expected 00:11 got 10:10
# fail: expected 10:11 got 20:10
# fail: expected 20:11 got 30:10
run
# fail: expected 30:11 got 40:10
# fail: expected 40:11 got 50:10
# fail: expected 50:11 got 60:10
# fail: expected 60:11 got 70:10
# fail: expected 70:11 got 80:10
run
# fail: expected 80:11 got 90:10
# fail: expected 90:11 got 01:10
# fail: expected 01:11 got 11:10
# fail: expected 11:11 got 21:10
# fail: expected 21:11 got 31:10
run
# fail: expected 31:11 got 41:10
# fail: expected 41:11 got 51:10
# fail: expected 51:11 got 61:10
# fail: expected 61:11 got 71:10
# fail: expected 71:11 got 81:10
run
# fail: expected 81:11 got 91:10
# fail: expected 91:11 got 02:10
# fail: expected 02:11 got 12:10
# fail: expected 12:11 got 22:10
# fail: expected 22:11 got 32:10
run
# fail: expected 32:11 got 42:10
# fail: expected 42:11 got 52:10
# fail: expected 52:11 got 62:10
# fail: expected 62:11 got 72:10
# fail: expected 72:11 got 82:10
run
# fail: expected 82:11 got 92:10
# fail: expected 92:11 got 03:10
# fail: expected 03:11 got 13:10
# fail: expected 13:11 got 23:10
# fail: expected 23:11 got 33:10
run
# fail: expected 33:11 got 43:10
# fail: expected 43:11 got 53:10
# fail: expected 53:11 got 63:10
# fail: expected 63:11 got 73:10
# fail: expected 73:11 got 83:10
run
# fail: expected 83:11 got 93:10
# fail: expected 93:11 got 04:10
# fail: expected 04:11 got 14:10
# fail: expected 14:11 got 24:10
# fail: expected 24:11 got 34:10
run
# fail: expected 34:11 got 44:10
# fail: expected 44:11 got 54:10
# fail: expected 54:11 got 64:10
# fail: expected 64:11 got 74:10
# fail: expected 74:11 got 84:10
run
# fail: expected 84:11 got 94:10
# fail: expected 94:11 got 05:10
# fail: expected 05:11 got 15:10
# fail: expected 15:11 got 25:10
# fail: expected 25:11 got 35:10
run
# fail: expected 35:11 got 45:10
# fail: expected 45:11 got 55:10
# fail: expected 55:11 got 65:10
# fail: expected 65:11 got 75:10
# fail: expected 75:11 got 85:10
run
# fail: expected 85:11 got 95:10
# fail: expected 95:11 got 00:20
# fail: expected 00:21 got 10:20
# fail: expected 10:21 got 20:20
# fail: expected 20:21 got 30:20
run
# fail: expected 30:21 got 40:20
# fail: expected 40:21 got 50:20
# fail: expected 50:21 got 60:20
# fail: expected 60:21 got 70:20
# fail: expected 70:21 got 80:20
run
# fail: expected 80:21 got 90:20
# fail: expected 90:21 got 01:20
# fail: expected 01:21 got 11:20
# fail: expected 11:21 got 21:20
# fail: expected 21:21 got 31:20
run
# fail: expected 31:21 got 41:20
# fail: expected 41:21 got 51:20
# fail: expected 51:21 got 61:20
# fail: expected 61:21 got 71:20
# fail: expected 71:21 got 81:20
run
# fail: expected 81:21 got 91:20
# fail: expected 91:21 got 02:20
# fail: expected 02:21 got 12:20
# fail: expected 12:21 got 22:20
# fail: expected 22:21 got 32:20
run
# fail: expected 32:21 got 42:20
# fail: expected 42:21 got 52:20
# fail: expected 52:21 got 62:20
# fail: expected 62:21 got 72:20
# fail: expected 72:21 got 82:20
run
# fail: expected 82:21 got 92:20
# fail: expected 92:21 got 03:20
# fail: expected 03:21 got 13:20
# fail: expected 13:21 got 23:20
# fail: expected 23:21 got 33:20
run
# fail: expected 33:21 got 43:20
# fail: expected 43:21 got 53:20
# fail: expected 53:21 got 63:20
# fail: expected 63:21 got 73:20
# fail: expected 73:21 got 83:20
run
# fail: expected 83:21 got 93:20
# fail: expected 93:21 got 04:20
# fail: expected 04:21 got 14:20
# fail: expected 14:21 got 24:20
# fail: expected 24:21 got 34:20
run
# fail: expected 34:21 got 44:20
# fail: expected 44:21 got 54:20
# fail: expected 54:21 got 64:20
# fail: expected 64:21 got 74:20
# fail: expected 74:21 got 84:20
run
# fail: expected 84:21 got 94:20
# fail: expected 94:21 got 05:20
# fail: expected 05:21 got 15:20
# fail: expected 15:21 got 25:20
# fail: expected 25:21 got 35:20
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:29 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:32:29 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:32:36 on May 17,2019, Elapsed time: 0:24:16
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:32:36 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:50 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:42:50 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:42:53 on May 17,2019, Elapsed time: 0:10:17
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:42:54 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:11 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:44:11 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:44:14 on May 17,2019, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim work.top_sft 
# Start time: 20:44:14 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment1 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(63): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment2 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment3 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment4 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMtens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(102).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(103).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAStens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(104).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdASones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(105).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicRun'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(106).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:31 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:45:31 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:45:37 on May 17,2019, Elapsed time: 0:01:23
# Errors: 0, Warnings: 9
# vsim work.top_sft 
# Start time: 20:45:37 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment1 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(63): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment2 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment3 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment4 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMtens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(102).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(103).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAStens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(104).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdASones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(105).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicRun'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(106).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
run
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
run
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
run
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
run
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
run
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
run
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
run
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
run
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
run
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
run
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
run
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
run
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
run
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
run
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
run
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
run
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
run
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
run
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
run
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
run
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
run
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
run
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
run
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
run
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
run
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
run
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run -all
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
# pass: expected 00:09 got 00:09
# fail: expected 00:10 got 00:07
# fail: expected 00:08 got 00:00
# fail: expected 00:01 got 00:00
# pass: expected 00:01 got 00:01
# fail: expected 00:02 got 00:00
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab3/tb_sft.v(450)
#    Time: 8840 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab3/tb_sft.v line 450
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:33 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 20:49:33 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 20:49:37 on May 17,2019, Elapsed time: 0:04:00
# Errors: 0, Warnings: 9
# vsim work.top_sft 
# Start time: 20:49:37 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment1 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(63): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment2 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment3 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment4 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMtens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(102).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(103).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAStens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(104).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdASones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(105).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(67): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicRun'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(106).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# fail: expected 00:01 got 10:00
# fail: expected 10:01 got 20:00
# fail: expected 20:01 got 30:00
run
# fail: expected 30:01 got 40:00
# fail: expected 40:01 got 50:00
# fail: expected 50:01 got 60:00
# fail: expected 60:01 got 70:00
# fail: expected 70:01 got 80:00
run
# fail: expected 80:01 got 90:00
# fail: expected 90:01 got 01:00
# fail: expected 01:01 got 11:00
# fail: expected 11:01 got 21:00
# fail: expected 21:01 got 31:00
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:19 on May 17,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# 	dictrl
# End time: 21:00:19 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# End time: 21:00:24 on May 17,2019, Elapsed time: 0:10:47
# Errors: 0, Warnings: 9
# vsim work.top_sft 
# Start time: 21:00:24 on May 17,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.didp
# Loading work.countrce
# Loading work.tb_sft
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment1 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(63): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment2 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(64): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment3 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(65): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment4 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(69): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMtens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(104).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(69): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAMones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(105).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(69): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdAStens'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(106).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(69): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicLdASones'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(107).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(69): [PCDPC] - Port size (1) does not match connection size (32) for port 'dicRun'. The port definition is at: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/didp File: C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
add wave -position insertpoint sim:/top_sft/tb_sft/*
run
run
run
run
run
run
# pass: expected 00:01 got 00:01
# pass: expected 00:02 got 00:02
# pass: expected 00:03 got 00:03
run
# pass: expected 00:04 got 00:04
# pass: expected 00:05 got 00:05
# pass: expected 00:06 got 00:06
# pass: expected 00:07 got 00:07
# pass: expected 00:08 got 00:08
run
# pass: expected 00:09 got 00:09
# pass: expected 00:10 got 00:10
# pass: expected 00:11 got 00:11
# pass: expected 00:12 got 00:12
# pass: expected 00:13 got 00:13
run
# pass: expected 00:14 got 00:14
# pass: expected 00:15 got 00:15
# pass: expected 00:16 got 00:16
# pass: expected 00:17 got 00:17
# pass: expected 00:18 got 00:18
run
# pass: expected 00:19 got 00:19
# pass: expected 00:20 got 00:20
# pass: expected 00:21 got 00:21
# pass: expected 00:22 got 00:22
# pass: expected 00:23 got 00:23
run
# pass: expected 00:24 got 00:24
# pass: expected 00:25 got 00:25
# pass: expected 00:26 got 00:26
# pass: expected 00:27 got 00:27
# pass: expected 00:28 got 00:28
run
# pass: expected 00:29 got 00:29
# pass: expected 00:30 got 00:30
# pass: expected 00:31 got 00:31
# pass: expected 00:32 got 00:32
# pass: expected 00:33 got 00:33
run
# pass: expected 00:34 got 00:34
# pass: expected 00:35 got 00:35
# pass: expected 00:36 got 00:36
# pass: expected 00:37 got 00:37
# pass: expected 00:38 got 00:38
run
# pass: expected 00:39 got 00:39
# pass: expected 00:40 got 00:40
# pass: expected 00:41 got 00:41
# pass: expected 00:42 got 00:42
# pass: expected 00:43 got 00:43
run
# pass: expected 00:44 got 00:44
# pass: expected 00:45 got 00:45
# pass: expected 00:46 got 00:46
# pass: expected 00:47 got 00:47
# pass: expected 00:48 got 00:48
run
# pass: expected 00:49 got 00:49
# pass: expected 00:50 got 00:50
# pass: expected 00:51 got 00:51
# pass: expected 00:52 got 00:52
# pass: expected 00:53 got 00:53
run
# pass: expected 00:54 got 00:54
# pass: expected 00:55 got 00:55
# pass: expected 00:56 got 00:56
# pass: expected 00:57 got 00:57
# pass: expected 00:58 got 00:58
run
# pass: expected 00:59 got 00:59
# pass: expected 01:00 got 01:00
# pass: expected 01:01 got 01:01
# pass: expected 01:02 got 01:02
# pass: expected 01:03 got 01:03
run
# pass: expected 01:04 got 01:04
# pass: expected 01:05 got 01:05
# pass: expected 01:06 got 01:06
# pass: expected 01:07 got 01:07
# pass: expected 01:08 got 01:08
run
# pass: expected 01:09 got 01:09
# pass: expected 01:10 got 01:10
# pass: expected 01:11 got 01:11
# pass: expected 01:12 got 01:12
# pass: expected 01:13 got 01:13
run
# pass: expected 01:14 got 01:14
# pass: expected 01:15 got 01:15
# pass: expected 01:16 got 01:16
# pass: expected 01:17 got 01:17
# pass: expected 01:18 got 01:18
run
# pass: expected 01:19 got 01:19
# pass: expected 01:20 got 01:20
# pass: expected 01:21 got 01:21
# pass: expected 01:22 got 01:22
# pass: expected 01:23 got 01:23
run
# pass: expected 01:24 got 01:24
# pass: expected 01:25 got 01:25
# pass: expected 01:26 got 01:26
# pass: expected 01:27 got 01:27
# pass: expected 01:28 got 01:28
run
# pass: expected 01:29 got 01:29
# pass: expected 01:30 got 01:30
# pass: expected 01:31 got 01:31
# pass: expected 01:32 got 01:32
# pass: expected 01:33 got 01:33
run
# pass: expected 01:34 got 01:34
# pass: expected 01:35 got 01:35
# pass: expected 01:36 got 01:36
# pass: expected 01:37 got 01:37
# pass: expected 01:38 got 01:38
run
# pass: expected 01:39 got 01:39
# pass: expected 01:40 got 01:40
# pass: expected 01:41 got 01:41
# pass: expected 01:42 got 01:42
# pass: expected 01:43 got 01:43
run
# pass: expected 01:44 got 01:44
# pass: expected 01:45 got 01:45
# pass: expected 01:46 got 01:46
# pass: expected 01:47 got 01:47
# pass: expected 01:48 got 01:48
run
# pass: expected 01:49 got 01:49
# pass: expected 01:50 got 01:50
# pass: expected 01:51 got 01:51
# pass: expected 01:52 got 01:52
# pass: expected 01:53 got 01:53
run
# pass: expected 01:54 got 01:54
# pass: expected 01:55 got 01:55
# pass: expected 01:56 got 01:56
# pass: expected 01:57 got 01:57
# pass: expected 01:58 got 01:58
run
# pass: expected 01:59 got 01:59
# pass: expected 02:00 got 02:00
# pass: expected 02:01 got 02:01
# pass: expected 02:02 got 02:02
# pass: expected 02:03 got 02:03
run
# pass: expected 02:04 got 02:04
# pass: expected 02:05 got 02:05
# pass: expected 02:06 got 02:06
# pass: expected 02:07 got 02:07
# pass: expected 02:08 got 02:08
run
# pass: expected 02:09 got 02:09
# pass: expected 02:10 got 02:10
# pass: expected 02:11 got 02:11
# pass: expected 02:12 got 02:12
# pass: expected 02:13 got 02:13
run
# pass: expected 02:14 got 02:14
# pass: expected 02:15 got 02:15
# pass: expected 02:16 got 02:16
# pass: expected 02:17 got 02:17
# pass: expected 02:18 got 02:18
run
# pass: expected 02:19 got 02:19
# pass: expected 02:20 got 02:20
# pass: expected 02:21 got 02:21
# pass: expected 02:22 got 02:22
# pass: expected 02:23 got 02:23
run
# pass: expected 02:24 got 02:24
# pass: expected 02:25 got 02:25
# pass: expected 02:26 got 02:26
# pass: expected 02:27 got 02:27
# pass: expected 02:28 got 02:28
run
# pass: expected 02:29 got 02:29
# pass: expected 02:30 got 02:30
# pass: expected 02:31 got 02:31
# pass: expected 02:32 got 02:32
# pass: expected 02:33 got 02:33
run
# pass: expected 02:34 got 02:34
# pass: expected 02:35 got 02:35
# pass: expected 02:36 got 02:36
# pass: expected 02:37 got 02:37
# pass: expected 02:38 got 02:38
run
# pass: expected 02:39 got 02:39
# pass: expected 02:40 got 02:40
# pass: expected 02:41 got 02:41
# pass: expected 02:42 got 02:42
# pass: expected 02:43 got 02:43
run
# pass: expected 02:44 got 02:44
# pass: expected 02:45 got 02:45
# pass: expected 02:46 got 02:46
# pass: expected 02:47 got 02:47
# pass: expected 02:48 got 02:48
run
# pass: expected 02:49 got 02:49
# pass: expected 02:50 got 02:50
# pass: expected 02:51 got 02:51
# pass: expected 02:52 got 02:52
# pass: expected 02:53 got 02:53
run
# pass: expected 02:54 got 02:54
# pass: expected 02:55 got 02:55
# pass: expected 02:56 got 02:56
# pass: expected 02:57 got 02:57
# pass: expected 02:58 got 02:58
run
# pass: expected 02:59 got 02:59
# pass: expected 03:00 got 03:00
# pass: expected 03:01 got 03:01
# pass: expected 03:02 got 03:02
# pass: expected 03:03 got 03:03
run
# pass: expected 03:04 got 03:04
# pass: expected 03:05 got 03:05
# pass: expected 03:06 got 03:06
# pass: expected 03:07 got 03:07
# pass: expected 03:08 got 03:08
run
# pass: expected 03:09 got 03:09
# pass: expected 03:10 got 03:10
# pass: expected 03:11 got 03:11
# pass: expected 03:12 got 03:12
# pass: expected 03:13 got 03:13
run
# pass: expected 03:14 got 03:14
# pass: expected 03:15 got 03:15
# pass: expected 03:16 got 03:16
# pass: expected 03:17 got 03:17
# pass: expected 03:18 got 03:18
run
# pass: expected 03:19 got 03:19
# pass: expected 03:20 got 03:20
# pass: expected 03:21 got 03:21
# pass: expected 03:22 got 03:22
# pass: expected 03:23 got 03:23
run
# pass: expected 03:24 got 03:24
# pass: expected 03:25 got 03:25
# pass: expected 03:26 got 03:26
# pass: expected 03:27 got 03:27
# pass: expected 03:28 got 03:28
run
# pass: expected 03:29 got 03:29
# pass: expected 03:30 got 03:30
# pass: expected 03:31 got 03:31
# pass: expected 03:32 got 03:32
# pass: expected 03:33 got 03:33
run
# pass: expected 03:34 got 03:34
# pass: expected 03:35 got 03:35
# pass: expected 03:36 got 03:36
# pass: expected 03:37 got 03:37
# pass: expected 03:38 got 03:38
run
# pass: expected 03:39 got 03:39
# pass: expected 03:40 got 03:40
# pass: expected 03:41 got 03:41
# pass: expected 03:42 got 03:42
# pass: expected 03:43 got 03:43
run
# pass: expected 03:44 got 03:44
# pass: expected 03:45 got 03:45
# pass: expected 03:46 got 03:46
# pass: expected 03:47 got 03:47
# pass: expected 03:48 got 03:48
run
# pass: expected 03:49 got 03:49
# pass: expected 03:50 got 03:50
# pass: expected 03:51 got 03:51
# pass: expected 03:52 got 03:52
# pass: expected 03:53 got 03:53
run
# pass: expected 03:54 got 03:54
# pass: expected 03:55 got 03:55
# pass: expected 03:56 got 03:56
# pass: expected 03:57 got 03:57
# pass: expected 03:58 got 03:58
run
# pass: expected 03:59 got 03:59
# pass: expected 04:00 got 04:00
# pass: expected 04:01 got 04:01
# pass: expected 04:02 got 04:02
# pass: expected 04:03 got 04:03
run
# pass: expected 04:04 got 04:04
# pass: expected 04:05 got 04:05
# pass: expected 04:06 got 04:06
# pass: expected 04:07 got 04:07
# pass: expected 04:08 got 04:08
run
# pass: expected 04:09 got 04:09
# pass: expected 04:10 got 04:10
# pass: expected 04:11 got 04:11
# pass: expected 04:12 got 04:12
# pass: expected 04:13 got 04:13
run
# pass: expected 04:14 got 04:14
# pass: expected 04:15 got 04:15
# pass: expected 04:16 got 04:16
# pass: expected 04:17 got 04:17
# pass: expected 04:18 got 04:18
run
# pass: expected 04:19 got 04:19
# pass: expected 04:20 got 04:20
# pass: expected 04:21 got 04:21
# pass: expected 04:22 got 04:22
# pass: expected 04:23 got 04:23
run
# pass: expected 04:24 got 04:24
# pass: expected 04:25 got 04:25
# pass: expected 04:26 got 04:26
# pass: expected 04:27 got 04:27
# pass: expected 04:28 got 04:28
run
# pass: expected 04:29 got 04:29
# pass: expected 04:30 got 04:30
# pass: expected 04:31 got 04:31
# pass: expected 04:32 got 04:32
# pass: expected 04:33 got 04:33
run
# pass: expected 04:34 got 04:34
# pass: expected 04:35 got 04:35
# pass: expected 04:36 got 04:36
# pass: expected 04:37 got 04:37
# pass: expected 04:38 got 04:38
run
# pass: expected 04:39 got 04:39
# pass: expected 04:40 got 04:40
# pass: expected 04:41 got 04:41
# pass: expected 04:42 got 04:42
# pass: expected 04:43 got 04:43
run
# pass: expected 04:44 got 04:44
# pass: expected 04:45 got 04:45
# pass: expected 04:46 got 04:46
# pass: expected 04:47 got 04:47
# pass: expected 04:48 got 04:48
run
# pass: expected 04:49 got 04:49
# pass: expected 04:50 got 04:50
# pass: expected 04:51 got 04:51
# pass: expected 04:52 got 04:52
# pass: expected 04:53 got 04:53
run
# pass: expected 04:54 got 04:54
# pass: expected 04:55 got 04:55
# pass: expected 04:56 got 04:56
# pass: expected 04:57 got 04:57
# pass: expected 04:58 got 04:58
run -all
# pass: expected 04:59 got 04:59
# pass: expected 05:00 got 05:00
# pass: expected 05:01 got 05:01
# pass: expected 05:02 got 05:02
# pass: expected 05:03 got 05:03
# pass: expected 05:04 got 05:04
# pass: expected 05:05 got 05:05
# pass: expected 05:06 got 05:06
# pass: expected 05:07 got 05:07
# pass: expected 05:08 got 05:08
# pass: expected 05:09 got 05:09
# pass: expected 05:10 got 05:10
# pass: expected 05:11 got 05:11
# pass: expected 05:12 got 05:12
# pass: expected 05:13 got 05:13
# pass: expected 05:14 got 05:14
# pass: expected 05:15 got 05:15
# pass: expected 05:16 got 05:16
# pass: expected 05:17 got 05:17
# pass: expected 05:18 got 05:18
# pass: expected 05:19 got 05:19
# pass: expected 05:20 got 05:20
# pass: expected 05:21 got 05:21
# pass: expected 05:22 got 05:22
# pass: expected 05:23 got 05:23
# pass: expected 05:24 got 05:24
# pass: expected 05:25 got 05:25
# pass: expected 05:26 got 05:26
# pass: expected 05:27 got 05:27
# pass: expected 05:28 got 05:28
# pass: expected 05:29 got 05:29
# pass: expected 05:30 got 05:30
# pass: expected 05:31 got 05:31
# pass: expected 05:32 got 05:32
# pass: expected 05:33 got 05:33
# pass: expected 05:34 got 05:34
# pass: expected 05:35 got 05:35
# pass: expected 05:36 got 05:36
# pass: expected 05:37 got 05:37
# pass: expected 05:38 got 05:38
# pass: expected 05:39 got 05:39
# pass: expected 05:40 got 05:40
# pass: expected 05:41 got 05:41
# pass: expected 05:42 got 05:42
# pass: expected 05:43 got 05:43
# pass: expected 05:44 got 05:44
# pass: expected 05:45 got 05:45
# pass: expected 05:46 got 05:46
# pass: expected 05:47 got 05:47
# pass: expected 05:48 got 05:48
# pass: expected 05:49 got 05:49
# pass: expected 05:50 got 05:50
# pass: expected 05:51 got 05:51
# pass: expected 05:52 got 05:52
# pass: expected 05:53 got 05:53
# pass: expected 05:54 got 05:54
# pass: expected 05:55 got 05:55
# pass: expected 05:56 got 05:56
# pass: expected 05:57 got 05:57
# pass: expected 05:58 got 05:58
# pass: expected 05:59 got 05:59
# pass: expected 06:00 got 06:00
# pass: expected 06:01 got 06:01
# pass: expected 06:02 got 06:02
# pass: expected 06:03 got 06:03
# pass: expected 06:04 got 06:04
# pass: expected 06:05 got 06:05
# pass: expected 06:06 got 06:06
# pass: expected 06:07 got 06:07
# pass: expected 06:08 got 06:08
# pass: expected 06:09 got 06:09
# pass: expected 06:10 got 06:10
# pass: expected 06:11 got 06:11
# pass: expected 06:12 got 06:12
# pass: expected 06:13 got 06:13
# pass: expected 06:14 got 06:14
# pass: expected 06:15 got 06:15
# pass: expected 06:16 got 06:16
# pass: expected 06:17 got 06:17
# pass: expected 06:18 got 06:18
# pass: expected 06:19 got 06:19
# pass: expected 06:20 got 06:20
# pass: expected 06:21 got 06:21
# pass: expected 06:22 got 06:22
# pass: expected 06:23 got 06:23
# pass: expected 06:24 got 06:24
# pass: expected 06:25 got 06:25
# pass: expected 06:26 got 06:26
# pass: expected 06:27 got 06:27
# pass: expected 06:28 got 06:28
# pass: expected 06:29 got 06:29
# pass: expected 06:30 got 06:30
# pass: expected 06:31 got 06:31
# pass: expected 06:32 got 06:32
# pass: expected 06:33 got 06:33
# pass: expected 06:34 got 06:34
# pass: expected 06:35 got 06:35
# pass: expected 06:36 got 06:36
# pass: expected 06:37 got 06:37
# pass: expected 06:38 got 06:38
# pass: expected 06:39 got 06:39
# pass: expected 06:40 got 06:40
# pass: expected 06:41 got 06:41
# pass: expected 06:42 got 06:42
# pass: expected 06:43 got 06:43
# pass: expected 06:44 got 06:44
# pass: expected 06:45 got 06:45
# pass: expected 06:46 got 06:46
# pass: expected 06:47 got 06:47
# pass: expected 06:48 got 06:48
# pass: expected 06:49 got 06:49
# pass: expected 06:50 got 06:50
# pass: expected 06:51 got 06:51
# pass: expected 06:52 got 06:52
# pass: expected 06:53 got 06:53
# pass: expected 06:54 got 06:54
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab3/tb_sft.v(450)
#    Time: 8840 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab3/tb_sft.v line 450
# End time: 21:22:43 on May 17,2019, Elapsed time: 0:22:19
# Errors: 0, Warnings: 9
