Command: synth_design -mode default -flatten_hierarchy full -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22950 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.664 ; gain = 173.590 ; free physical = 4985 ; free virtual = 32550
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit behavior [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/Testmult.vhd:18]
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/top.v:22]
INFO: [Synth 8-638] synthesizing module 'amber' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/blackbox/blackbox.v:3]
INFO: [Synth 8-256] done synthesizing module 'amber' (1#1) [/home/sean/vivado_workspace/amber_hd/Sources/hdl/blackbox/blackbox.v:3]
INFO: [Synth 8-638] synthesizing module 'basicrsa' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:87]
	Parameter KEYSIZE bound to: 32 - type: integer 
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult' declared at '/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/modmult.vhd:74' bound to instance 'modmultiply' of component 'modmult' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:129]
INFO: [Synth 8-638] synthesizing module 'modmult' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/modmult.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'mcreg2_reg' and it is trimmed from '34' to '33' bits. [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/modmult.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'modmult' (2#1) [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/modmult.vhd:86]
	Parameter MPWID bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modmult' declared at '/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/modmult.vhd:74' bound to instance 'modsqr' of component 'modmult' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'basicrsa' (3#1) [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/sean/vivado_workspace/amber_hd/Sources/hdl/top.v:22]
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port JA[7]
WARNING: [Synth 8-3331] design top has unconnected port JA[6]
WARNING: [Synth 8-3331] design top has unconnected port JA[5]
WARNING: [Synth 8-3331] design top has unconnected port JA[4]
WARNING: [Synth 8-3331] design top has unconnected port JA[3]
WARNING: [Synth 8-3331] design top has unconnected port JA[2]
WARNING: [Synth 8-3331] design top has unconnected port JA[1]
WARNING: [Synth 8-3331] design top has unconnected port JA[0]
WARNING: [Synth 8-3331] design top has unconnected port JB[7]
WARNING: [Synth 8-3331] design top has unconnected port JB[6]
WARNING: [Synth 8-3331] design top has unconnected port JB[5]
WARNING: [Synth 8-3331] design top has unconnected port JB[4]
WARNING: [Synth 8-3331] design top has unconnected port JB[3]
WARNING: [Synth 8-3331] design top has unconnected port JB[2]
WARNING: [Synth 8-3331] design top has unconnected port JB[1]
WARNING: [Synth 8-3331] design top has unconnected port JB[0]
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
WARNING: [Synth 8-3331] design top has unconnected port JC[3]
WARNING: [Synth 8-3331] design top has unconnected port JC[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[1]
WARNING: [Synth 8-3331] design top has unconnected port JC[0]
WARNING: [Synth 8-3331] design top has unconnected port JD[7]
WARNING: [Synth 8-3331] design top has unconnected port JD[6]
WARNING: [Synth 8-3331] design top has unconnected port JD[5]
WARNING: [Synth 8-3331] design top has unconnected port JD[4]
WARNING: [Synth 8-3331] design top has unconnected port JD[3]
WARNING: [Synth 8-3331] design top has unconnected port JD[2]
WARNING: [Synth 8-3331] design top has unconnected port JD[1]
WARNING: [Synth 8-3331] design top has unconnected port JD[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.102 ; gain = 213.027 ; free physical = 4944 ; free virtual = 32509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.102 ; gain = 213.027 ; free physical = 4944 ; free virtual = 32509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.105 ; gain = 221.031 ; free physical = 4944 ; free virtual = 32509
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.113 ; gain = 229.039 ; free physical = 4936 ; free virtual = 32502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 8     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               16 Bit    Wide XORs := 1     
Module modmult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module basicrsa 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.121 ; gain = 306.047 ; free physical = 4773 ; free virtual = 32271
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port JA[7]
WARNING: [Synth 8-3331] design top has unconnected port JA[6]
WARNING: [Synth 8-3331] design top has unconnected port JA[5]
WARNING: [Synth 8-3331] design top has unconnected port JA[4]
WARNING: [Synth 8-3331] design top has unconnected port JA[3]
WARNING: [Synth 8-3331] design top has unconnected port JA[2]
WARNING: [Synth 8-3331] design top has unconnected port JA[1]
WARNING: [Synth 8-3331] design top has unconnected port JA[0]
WARNING: [Synth 8-3331] design top has unconnected port JB[7]
WARNING: [Synth 8-3331] design top has unconnected port JB[6]
WARNING: [Synth 8-3331] design top has unconnected port JB[5]
WARNING: [Synth 8-3331] design top has unconnected port JB[4]
WARNING: [Synth 8-3331] design top has unconnected port JB[3]
WARNING: [Synth 8-3331] design top has unconnected port JB[2]
WARNING: [Synth 8-3331] design top has unconnected port JB[1]
WARNING: [Synth 8-3331] design top has unconnected port JB[0]
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
WARNING: [Synth 8-3331] design top has unconnected port JC[3]
WARNING: [Synth 8-3331] design top has unconnected port JC[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[1]
WARNING: [Synth 8-3331] design top has unconnected port JC[0]
WARNING: [Synth 8-3331] design top has unconnected port JD[7]
WARNING: [Synth 8-3331] design top has unconnected port JD[6]
WARNING: [Synth 8-3331] design top has unconnected port JD[5]
WARNING: [Synth 8-3331] design top has unconnected port JD[4]
WARNING: [Synth 8-3331] design top has unconnected port JD[3]
WARNING: [Synth 8-3331] design top has unconnected port JD[2]
WARNING: [Synth 8-3331] design top has unconnected port JD[1]
WARNING: [Synth 8-3331] design top has unconnected port JD[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1199.129 ; gain = 314.055 ; free physical = 4766 ; free virtual = 32264
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1199.129 ; gain = 314.055 ; free physical = 4766 ; free virtual = 32264

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[0]' (FDE) to 'basicrsa_0/modsqr/modreg2_reg[33]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg1_reg[0]' (FDE) to 'basicrsa_0/modsqr/modreg2_reg[1]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[2]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[3]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[4]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[5]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[6]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[7]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[8]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[9]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[10]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[11]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[12]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[13]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[14]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[15]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[16]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[15]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[17]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[16]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[18]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[19]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[18]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[20]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[19]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[21]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[20]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[22]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[21]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[23]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[22]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[24]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[23]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[25]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[24]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[26]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[25]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[27]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[26]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[28]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[29]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[30]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[31]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modsqr/modreg2_reg[32]' (FDE) to 'basicrsa_0/modsqr/modreg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basicrsa_0/modsqr/modreg2_reg[33] )
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[0]' (FDE) to 'basicrsa_0/modmultiply/modreg2_reg[33]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg1_reg[0]' (FDE) to 'basicrsa_0/modmultiply/modreg2_reg[1]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[2]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[3]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[4]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[5]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[6]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[7]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[8]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[9]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[10]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[11]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[12]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[13]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[14]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[15]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[16]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[15]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[17]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[16]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[18]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[19]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[18]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[20]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[19]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[21]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[20]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[22]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[21]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[23]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[22]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[24]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[23]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[25]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[24]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[26]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[25]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[27]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[26]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[28]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[29]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[30]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[31]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'basicrsa_0/modmultiply/modreg2_reg[32]' (FDE) to 'basicrsa_0/modmultiply/modreg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basicrsa_0/modmultiply/modreg2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basicrsa_0/count_reg[31] )
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/count_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[33]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[33]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modsqr/modreg2_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (basicrsa_0/modmultiply/modreg2_reg[32]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4699 ; free virtual = 32197
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4699 ; free virtual = 32197

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4699 ; free virtual = 32197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[31]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[31] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[30]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[30] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[29]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[29] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[28]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[28] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[27]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[27] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[26]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[26] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[25]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[25] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[24]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[24] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[23]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[23] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[22]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[22] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[21]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[21] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[20]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[20] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[19]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[19] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[18]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[18] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[17]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[17] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[16]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[16] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[15]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[15] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[14]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[14] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[13]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[13] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[12]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[12] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[11]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[11] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[10]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[10] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[9]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[9] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[8]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[8] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[7]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[7] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[6]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[6] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[5]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[5] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[4]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[4] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[3]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[3] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[2]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[2] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[1]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[1] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
INFO: [Synth 8-4765] Removing register instance (\basicrsa_0/modreg_reg[0]__0 ) from module (top) as it is equivalent to (\basicrsa_0/modreg_reg[0] ) and driving same net [/home/sean/vivado_workspace/amber_hd/Sources/hdl/basicrsa/basicrsa.vhd:133]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4696 ; free virtual = 32194
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4696 ; free virtual = 32194

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4696 ; free virtual = 32194
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4691 ; free virtual = 32189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4691 ; free virtual = 32189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4691 ; free virtual = 32189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |amber         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |amber  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    72|
|4     |LUT1   |    10|
|5     |LUT2   |   202|
|6     |LUT3   |   235|
|7     |LUT4   |    52|
|8     |LUT5   |   139|
|9     |LUT6   |    26|
|10    |FDCE   |   160|
|11    |FDPE   |     3|
|12    |FDRE   |   296|
|13    |IBUF   |     7|
|14    |OBUF   |     8|
|15    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1398|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.168 ; gain = 358.094 ; free physical = 4691 ; free virtual = 32189
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 156 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.168 ; gain = 263.500 ; free physical = 4691 ; free virtual = 32189
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.176 ; gain = 358.102 ; free physical = 4691 ; free virtual = 32189
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'amber' instantiated as 'amber_0' [/home/sean/vivado_workspace/amber_hd/Sources/hdl/top.v:41]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 157 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1393.039 ; gain = 425.957 ; free physical = 4305 ; free virtual = 31803
