#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 10 18:39:47 2021
# Process ID: 7876
# Current directory: D:/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6292 D:\project_2\project_2.xpr
# Log file: D:/project_2/vivado.log
# Journal file: D:/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/190110716/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 10 18:41:57 2021] Launched synth_1...
Run output will be captured here: D:/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon May 10 18:42:35 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 10 18:43:45 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:jsn1:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:jsn1:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0004.Hub_#0001
set_property PROGRAM.FILE {D:/project_2/project_2.runs/impl_1/TESTdisplay.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/project_2/project_2.runs/impl_1/TESTdisplay.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.051 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top app [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon May 10 18:53:20 2021] Launched synth_1...
Run output will be captured here: D:/project_2/project_2.runs/synth_1/runme.log
[Mon May 10 18:53:20 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 10 18:55:53 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 10 18:56:55 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/project_2/project_2.runs/impl_1/app.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.563 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon May 10 19:08:22 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/project_2/project_2.runs/impl_1/app.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2047.563 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2686.070 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2686.070 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2686.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2815.715 ; gain = 768.152
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg484-1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2827.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: app
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'app' [D:/project_2/project_2.srcs/sources_1/new/app.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/project_2/project_2.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'div_rr' [D:/project_2/project_2.srcs/sources_1/new/div_rr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div_rr' (1#1) [D:/project_2/project_2.srcs/sources_1/new/div_rr.v:1]
INFO: [Synth 8-6157] synthesizing module 'div_as' [D:/project_2/project_2.srcs/sources_1/new/div_as.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div_as' (2#1) [D:/project_2/project_2.srcs/sources_1/new/div_as.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [D:/project_2/project_2.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/project_2/project_2.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [D:/project_2/project_2.srcs/sources_1/new/display.v:87]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [D:/project_2/project_2.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'app' (5#1) [D:/project_2/project_2.srcs/sources_1/new/app.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.863 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/project_2/project_2.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.863 ; gain = 0.000
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.863 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/testApp.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/testApp.v
update_compile_order -fileset sim_1
set_property top testApp [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testApp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testApp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/div_as.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_as
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/div_rr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/testApp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testApp
ERROR: [VRFC 10-1412] syntax error near # [D:/project_2/project_2.srcs/sim_1/new/testApp.v:78]
ERROR: [VRFC 10-2865] module 'testApp' ignored due to previous errors [D:/project_2/project_2.srcs/sim_1/new/testApp.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testApp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testApp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/div_as.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_as
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/div_rr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/testApp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testApp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e82d6ae9215149a1b77edcb49c4b7c93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testApp_behav xil_defaultlib.testApp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'led_dp' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:69]
ERROR: [VRFC 10-3180] cannot find port 'led_cg' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:68]
ERROR: [VRFC 10-3180] cannot find port 'led_cf' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:67]
ERROR: [VRFC 10-3180] cannot find port 'led_ce' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:66]
ERROR: [VRFC 10-3180] cannot find port 'led_cd' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:65]
ERROR: [VRFC 10-3180] cannot find port 'led_cc' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:64]
ERROR: [VRFC 10-3180] cannot find port 'led_cb' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:63]
ERROR: [VRFC 10-3180] cannot find port 'led_ca' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:62]
ERROR: [VRFC 10-3180] cannot find port 'led7_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:61]
ERROR: [VRFC 10-3180] cannot find port 'led6_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:60]
ERROR: [VRFC 10-3180] cannot find port 'led5_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:59]
ERROR: [VRFC 10-3180] cannot find port 'led4_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:58]
ERROR: [VRFC 10-3180] cannot find port 'led3_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:57]
ERROR: [VRFC 10-3180] cannot find port 'led2_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:56]
ERROR: [VRFC 10-3180] cannot find port 'led1_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:55]
ERROR: [VRFC 10-3180] cannot find port 'led0_en' on this module [D:/project_2/project_2.srcs/sim_1/new/testApp.v:54]
WARNING: [VRFC 10-3633] port 'rst_n' is already connected [D:/project_2/project_2.srcs/sim_1/new/testApp.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testApp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testApp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module app
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/testApp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testApp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e82d6ae9215149a1b77edcb49c4b7c93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testApp_behav xil_defaultlib.testApp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3633] port 'rst_n' is already connected [D:/project_2/project_2.srcs/sim_1/new/testApp.v:47]
ERROR: [VRFC 10-3633] port 'rst_n' is already connected [D:/project_2/project_2.srcs/sim_1/new/testApp.v:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testApp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testApp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module app
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/div_as.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_as
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/div_rr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_2/project_2.srcs/sim_1/new/testApp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testApp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e82d6ae9215149a1b77edcb49c4b7c93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testApp_behav xil_defaultlib.testApp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_rr
Compiling module xil_defaultlib.div_as
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.app
Compiling module xil_defaultlib.testApp
Compiling module xil_defaultlib.glbl
Built simulation snapshot testApp_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/testApp_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 84.684 ; gain = 0.938
INFO: [Common 17-206] Exiting Webtalk at Mon May 10 19:36:55 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3480.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testApp_behav -key {Behavioral:sim_1:Functional:testApp} -tclbatch {testApp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testApp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testApp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3480.480 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testApp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testApp_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e82d6ae9215149a1b77edcb49c4b7c93 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testApp_behav xil_defaultlib.testApp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3480.480 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 10 19:45:33 2021] Launched synth_1...
Run output will be captured here: D:/project_2/project_2.runs/synth_1/runme.log
[Mon May 10 19:45:33 2021] Launched impl_1...
Run output will be captured here: D:/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/project_2/project_2.runs/impl_1/app.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3480.480 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 20:01:40 2021...
