Classic Timing Analyzer report for Controle
Fri Jul 08 11:05:28 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.849 ns                         ; reset                           ; divisor:div|CLK_COUNT_400HZ[12] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.955 ns                         ; ld0~reg0                        ; ld0                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.215 ns                         ; reset_estados                   ; ld2~reg0                        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 279.88 MHz ( period = 3.573 ns ) ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[7]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[9]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[8]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[6]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[2]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[3]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[4]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[5]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[1]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_COUNT_400HZ[0]  ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; divisor:div|CLK_COUNT_400HZ[9]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; divisor:div|CLK_COUNT_400HZ[4]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; divisor:div|CLK_COUNT_400HZ[2]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; divisor:div|CLK_COUNT_400HZ[10] ; divisor:div|CLK_400HZ           ; clk        ; clk      ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; divisor:div|CLK_COUNT_400HZ[11] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; divisor:div|CLK_COUNT_400HZ[3]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[7]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[9]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[8]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[6]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[2]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[3]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[4]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[5]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[1]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; divisor:div|CLK_COUNT_400HZ[8]  ; divisor:div|CLK_COUNT_400HZ[0]  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; divisor:div|CLK_COUNT_400HZ[14] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 318.37 MHz ( period = 3.141 ns )                    ; CLK_COUNT_1HZ[4]                ; CLK_1HZ                         ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[7]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[9]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[8]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[6]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[2]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[3]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[4]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[5]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[1]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; divisor:div|CLK_COUNT_400HZ[13] ; divisor:div|CLK_COUNT_400HZ[0]  ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[7]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[9]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[8]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[6]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[2]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[3]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[4]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[5]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[1]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; divisor:div|CLK_COUNT_400HZ[7]  ; divisor:div|CLK_COUNT_400HZ[0]  ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; divisor:div|CLK_COUNT_400HZ[18] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; divisor:div|CLK_COUNT_400HZ[15] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; divisor:div|CLK_COUNT_400HZ[19] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divisor:div|CLK_COUNT_400HZ[12] ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[19] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; divisor:div|CLK_COUNT_400HZ[6]  ; divisor:div|CLK_COUNT_400HZ[12] ; clk        ; clk      ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[16] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[18] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[17] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[15] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[14] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[11] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[10] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; divisor:div|CLK_COUNT_400HZ[17] ; divisor:div|CLK_COUNT_400HZ[13] ; clk        ; clk      ; None                        ; None                      ; 2.846 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+---------------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                              ; To Clock ;
+-------+--------------+------------+---------------+---------------------------------+----------+
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[19] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[16] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[18] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[17] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[15] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[14] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[11] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[10] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[13] ; clk      ;
; N/A   ; None         ; 5.849 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[12] ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[7]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[9]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[8]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[6]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[2]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[3]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[4]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[5]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[1]  ; clk      ;
; N/A   ; None         ; 5.628 ns   ; reset         ; divisor:div|CLK_COUNT_400HZ[0]  ; clk      ;
; N/A   ; None         ; 4.619 ns   ; reset         ; divisor:div|CLK_400HZ           ; clk      ;
; N/A   ; None         ; 0.277 ns   ; sw0           ; estado.usuario                  ; clk      ;
; N/A   ; None         ; 0.276 ns   ; sw0           ; estado.login_usuario            ; clk      ;
; N/A   ; None         ; 0.250 ns   ; sw0           ; estado.senha                    ; clk      ;
; N/A   ; None         ; -2.985 ns  ; reset_estados ; ld0~reg0                        ; clk      ;
; N/A   ; None         ; -2.985 ns  ; reset_estados ; ld1~reg0                        ; clk      ;
; N/A   ; None         ; -2.985 ns  ; reset_estados ; ld2~reg0                        ; clk      ;
+-------+--------------+------------+---------------+---------------------------------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+----------+-----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To  ; From Clock ;
+-------+--------------+------------+----------+-----+------------+
; N/A   ; None         ; 9.955 ns   ; ld0~reg0 ; ld0 ; clk        ;
; N/A   ; None         ; 9.943 ns   ; ld1~reg0 ; ld1 ; clk        ;
; N/A   ; None         ; 9.918 ns   ; ld2~reg0 ; ld2 ; clk        ;
+-------+--------------+------------+----------+-----+------------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+---------------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                              ; To Clock ;
+---------------+-------------+-----------+---------------+---------------------------------+----------+
; N/A           ; None        ; 3.215 ns  ; reset_estados ; ld0~reg0                        ; clk      ;
; N/A           ; None        ; 3.215 ns  ; reset_estados ; ld1~reg0                        ; clk      ;
; N/A           ; None        ; 3.215 ns  ; reset_estados ; ld2~reg0                        ; clk      ;
; N/A           ; None        ; -0.020 ns ; sw0           ; estado.senha                    ; clk      ;
; N/A           ; None        ; -0.046 ns ; sw0           ; estado.login_usuario            ; clk      ;
; N/A           ; None        ; -0.047 ns ; sw0           ; estado.usuario                  ; clk      ;
; N/A           ; None        ; -4.389 ns ; reset         ; divisor:div|CLK_400HZ           ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[7]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[9]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[8]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[6]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[2]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[3]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[4]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[5]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[1]  ; clk      ;
; N/A           ; None        ; -5.398 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[0]  ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[19] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[16] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[18] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[17] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[15] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[14] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[11] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[10] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[13] ; clk      ;
; N/A           ; None        ; -5.619 ns ; reset         ; divisor:div|CLK_COUNT_400HZ[12] ; clk      ;
+---------------+-------------+-----------+---------------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jul 08 11:05:27 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controle -c Controle --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_1HZ" as buffer
    Info: Detected ripple clock "divisor:div|cout" as buffer
Info: Clock "clk" has Internal fmax of 279.88 MHz between source register "divisor:div|CLK_COUNT_400HZ[10]" and destination register "divisor:div|CLK_COUNT_400HZ[19]" (period= 3.573 ns)
    Info: + Longest register to register delay is 3.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 3; REG Node = 'divisor:div|CLK_COUNT_400HZ[10]'
        Info: 2: + IC(0.984 ns) + CELL(0.438 ns) = 1.422 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'divisor:div|LessThan0~1'
        Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 1.818 ns; Loc. = LCCOMB_X1_Y17_N26; Fanout = 2; COMB Node = 'divisor:div|LessThan0~4'
        Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 20; COMB Node = 'divisor:div|CLK_COUNT_400HZ[19]~50'
        Info: 5: + IC(0.634 ns) + CELL(0.510 ns) = 3.359 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div|CLK_COUNT_400HZ[19]'
        Info: Total cell delay = 1.247 ns ( 37.12 % )
        Info: Total interconnect delay = 2.112 ns ( 62.88 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div|CLK_COUNT_400HZ[19]'
            Info: Total cell delay = 1.536 ns ( 57.38 % )
            Info: Total interconnect delay = 1.141 ns ( 42.62 % )
        Info: - Longest clock path from clock "clk" to source register is 2.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 3; REG Node = 'divisor:div|CLK_COUNT_400HZ[10]'
            Info: Total cell delay = 1.536 ns ( 57.38 % )
            Info: Total interconnect delay = 1.141 ns ( 42.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "divisor:div|CLK_COUNT_400HZ[19]" (data pin = "reset", clock pin = "clk") is 5.849 ns
    Info: + Longest pin to register delay is 8.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'reset'
        Info: 2: + IC(6.138 ns) + CELL(0.438 ns) = 7.418 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 20; COMB Node = 'divisor:div|CLK_COUNT_400HZ[19]~50'
        Info: 3: + IC(0.634 ns) + CELL(0.510 ns) = 8.562 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div|CLK_COUNT_400HZ[19]'
        Info: Total cell delay = 1.790 ns ( 20.91 % )
        Info: Total interconnect delay = 6.772 ns ( 79.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div|CLK_COUNT_400HZ[19]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
Info: tco from clock "clk" to destination pin "ld0" through register "ld0~reg0" is 9.955 ns
    Info: + Longest clock path from clock "clk" to source register is 6.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.917 ns) + CELL(0.787 ns) = 2.703 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divisor:div|cout'
        Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.963 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'CLK_1HZ'
        Info: 4: + IC(0.626 ns) + CELL(0.000 ns) = 4.589 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK_1HZ~clkctrl'
        Info: 5: + IC(1.040 ns) + CELL(0.537 ns) = 6.166 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'
        Info: Total cell delay = 3.110 ns ( 50.44 % )
        Info: Total interconnect delay = 3.056 ns ( 49.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.539 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'
        Info: 2: + IC(0.721 ns) + CELL(2.818 ns) = 3.539 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ld0'
        Info: Total cell delay = 2.818 ns ( 79.63 % )
        Info: Total interconnect delay = 0.721 ns ( 20.37 % )
Info: th for register "ld0~reg0" (data pin = "reset_estados", clock pin = "clk") is 3.215 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.917 ns) + CELL(0.787 ns) = 2.703 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divisor:div|cout'
        Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.963 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'CLK_1HZ'
        Info: 4: + IC(0.626 ns) + CELL(0.000 ns) = 4.589 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK_1HZ~clkctrl'
        Info: 5: + IC(1.040 ns) + CELL(0.537 ns) = 6.166 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'
        Info: Total cell delay = 3.110 ns ( 50.44 % )
        Info: Total interconnect delay = 3.056 ns ( 49.56 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.217 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'reset_estados'
        Info: 2: + IC(1.558 ns) + CELL(0.660 ns) = 3.217 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'
        Info: Total cell delay = 1.659 ns ( 51.57 % )
        Info: Total interconnect delay = 1.558 ns ( 48.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Fri Jul 08 11:05:28 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


