{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522765015113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522765015119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 17:16:54 2018 " "Processing started: Tue Apr 03 17:16:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522765015119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522765015119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522765015119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522765015540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "library.v " "Can't analyze file -- file library.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1522765028182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522765028182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deneme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522765028182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit.v(8) " "Verilog HDL Declaration information at control_unit.v(8): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1522765028197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522765028197 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(10) " "Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/shift_reg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1522765028197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522765028197 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "de0nano_embedding.v(103) " "Verilog HDL Instantiation warning at de0nano_embedding.v(103): instance has no name" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/de0nano_embedding.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1522765028197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deneme " "Elaborating entity \"deneme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522765028229 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "simple_reg_we inst2 " "Block or symbol \"simple_reg_we\" of instance \"inst2\" overlaps another block or symbol" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 88 544 728 200 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1522765028229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522765028244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst3 " "Elaborating entity \"alu\" for hierarchy \"alu:inst3\"" {  } { { "deneme.bdf" "inst3" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 264 368 560 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(30) " "Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(31) " "Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(46) " "Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(47) " "Verilog HDL assignment warning at alu.v(47): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(65) " "Verilog HDL assignment warning at alu.v(65): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(77) " "Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(89) " "Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(113) " "Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028244 "|deneme|alu:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "simple_reg_we.v 1 1 " "Using design file simple_reg_we.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522765028260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg_we simple_reg_we:inst " "Elaborating entity \"simple_reg_we\" for hierarchy \"simple_reg_we:inst\"" {  } { { "deneme.bdf" "inst" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 80 208 392 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst1\"" {  } { { "deneme.bdf" "inst1" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 424 976 1176 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(17) " "Verilog HDL assignment warning at control_unit.v(17): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(18) " "Verilog HDL assignment warning at control_unit.v(18): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(19) " "Verilog HDL assignment warning at control_unit.v(19): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(20) " "Verilog HDL assignment warning at control_unit.v(20): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(21) " "Verilog HDL assignment warning at control_unit.v(21): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(22) " "Verilog HDL assignment warning at control_unit.v(22): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(23) " "Verilog HDL assignment warning at control_unit.v(23): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(24) " "Verilog HDL assignment warning at control_unit.v(24): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(25) " "Verilog HDL assignment warning at control_unit.v(25): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(26) " "Verilog HDL Case Statement warning at control_unit.v(26): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(27) " "Verilog HDL Case Statement warning at control_unit.v(27): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(28) " "Verilog HDL Case Statement warning at control_unit.v(28): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(33) " "Verilog HDL assignment warning at control_unit.v(33): truncated value with size 32 to match size of target (2)" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(44) " "Verilog HDL Case Statement warning at control_unit.v(44): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(45) " "Verilog HDL Case Statement warning at control_unit.v(45): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control_unit.v(46) " "Verilog HDL Case Statement warning at control_unit.v(46): case item expression never matches the case expression" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1522765028260 "|deneme|control_unit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst5 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst5\"" {  } { { "deneme.bdf" "inst5" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 448 608 792 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2to1.v 1 1 " "Using design file mux_2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028291 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522765028291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:inst13 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:inst13\"" {  } { { "deneme.bdf" "inst13" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 384 -200 -16 496 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "simple_reg.v 1 1 " "Using design file simple_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028291 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522765028291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg simple_reg:inst8 " "Elaborating entity \"simple_reg\" for hierarchy \"simple_reg:inst8\"" {  } { { "deneme.bdf" "inst8" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 448 104 288 560 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522765028307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:inst7 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:inst7\"" {  } { { "deneme.bdf" "inst7" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { -80 408 592 64 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constant_value_generator.v 1 1 " "Using design file constant_value_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522765028322 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522765028322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst10 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst10\"" {  } { { "deneme.bdf" "inst10" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { -200 160 352 -120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522765028322 "|deneme|constant_value_generator:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:inst14 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:inst14\"" {  } { { "deneme.bdf" "inst14" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 224 88 272 336 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522765028322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[7\] GND " "Pin \"quotient\[7\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[6\] GND " "Pin \"quotient\[6\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[5\] GND " "Pin \"quotient\[5\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[4\] GND " "Pin \"quotient\[4\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[3\] GND " "Pin \"quotient\[3\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[2\] GND " "Pin \"quotient\[2\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[1\] GND " "Pin \"quotient\[1\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "quotient\[0\] GND " "Pin \"quotient\[0\]\" is stuck at GND" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 176 1096 1272 192 "quotient\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522765028744 "|deneme|quotient[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522765028744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1522765028838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522765029151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1522765029229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522765029541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522765029541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "compute " "No output dependent on input pin \"compute\"" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 504 1320 1488 520 "compute" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522765029604 "|deneme|compute"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[2\] " "No output dependent on input pin \"op\[2\]\"" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 480 1320 1488 496 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522765029604 "|deneme|op[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[1\] " "No output dependent on input pin \"op\[1\]\"" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 480 1320 1488 496 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522765029604 "|deneme|op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op\[0\] " "No output dependent on input pin \"op\[0\]\"" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf" { { 480 1320 1488 496 "op" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522765029604 "|deneme|op[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522765029604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522765029604 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522765029604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522765029604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522765029604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522765029713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 17:17:09 2018 " "Processing ended: Tue Apr 03 17:17:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522765029713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522765029713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522765029713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522765029713 ""}
