// Seed: 2539859558
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd87,
    parameter id_5 = 32'd15,
    parameter id_6 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    _id_6
);
  input wire _id_6;
  inout wire _id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  final begin : LABEL_0
    wait (1'b0);
    id_2[id_5 : id_4] = -1;
  end
  wire [id_6 : id_6] id_7;
  assign id_2 = id_4;
endmodule
