

================================================================
== Vitis HLS Report for 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
================================================================
* Date:           Tue Dec 16 15:43:37 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        proj_dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    56485|    56485|  0.565 ms|  0.565 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3  |    56483|    56483|        45|          9|          1|  6272|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 9, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.59>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [dense_int8.cpp:38]   --->   Operation 48 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [dense_int8.cpp:37]   --->   Operation 49 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [dense_int8.cpp:36]   --->   Operation 51 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 784, void @empty, void @empty_0, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_image"   --->   Operation 54 'read' 'input_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten35"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln36 = store i4 0, i4 %oc" [dense_int8.cpp:36]   --->   Operation 56 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln37 = store i5 0, i5 %y" [dense_int8.cpp:37]   --->   Operation 58 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln38 = store i5 0, i5 %x" [dense_int8.cpp:38]   --->   Operation 59 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_4"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [dense_int8.cpp:37]   --->   Operation 61 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i13 %indvar_flatten35" [dense_int8.cpp:36]   --->   Operation 62 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.67ns)   --->   "%icmp_ln36 = icmp_eq  i13 %indvar_flatten35_load, i13 6272" [dense_int8.cpp:36]   --->   Operation 64 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.67ns)   --->   "%add_ln36_1 = add i13 %indvar_flatten35_load, i13 1" [dense_int8.cpp:36]   --->   Operation 65 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc54, void %for.body88.preheader.exitStub" [dense_int8.cpp:36]   --->   Operation 66 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.73ns)   --->   "%icmp_ln37 = icmp_eq  i10 %indvar_flatten_load, i10 784" [dense_int8.cpp:37]   --->   Operation 67 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln37 = add i10 %indvar_flatten_load, i10 1" [dense_int8.cpp:37]   --->   Operation 68 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.68ns)   --->   "%select_ln37_1 = select i1 %icmp_ln37, i10 1, i10 %add_ln37" [dense_int8.cpp:37]   --->   Operation 69 'select' 'select_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln36 = store i13 %add_ln36_1, i13 %indvar_flatten35" [dense_int8.cpp:36]   --->   Operation 70 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln37 = store i10 %select_ln37_1, i10 %indvar_flatten" [dense_int8.cpp:37]   --->   Operation 71 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [dense_int8.cpp:38]   --->   Operation 72 'load' 'x_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [dense_int8.cpp:46]   --->   Operation 73 'load' 'y_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.21ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i5 0, i5 %y_load" [dense_int8.cpp:36]   --->   Operation 74 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.78ns)   --->   "%add_ln46_1 = add i5 %y_load, i5 1" [dense_int8.cpp:46]   --->   Operation 75 'add' 'add_ln46_1' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln51_1)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i5 0, i5 %add_ln46_1" [dense_int8.cpp:36]   --->   Operation 76 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln37, i1 1" [dense_int8.cpp:36]   --->   Operation 77 'xor' 'xor_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%icmp_ln38 = icmp_eq  i5 %x_load, i5 28" [dense_int8.cpp:38]   --->   Operation 78 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %icmp_ln38, i1 %xor_ln36" [dense_int8.cpp:36]   --->   Operation 79 'and' 'and_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln46_2 = add i5 %select_ln36, i5 1" [dense_int8.cpp:46]   --->   Operation 80 'add' 'add_ln46_2' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node x_mid2)   --->   "%empty = or i1 %and_ln36, i1 %icmp_ln37" [dense_int8.cpp:36]   --->   Operation 81 'or' 'empty' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.21ns) (out node of the LUT)   --->   "%x_mid2 = select i1 %empty, i5 0, i5 %x_load" [dense_int8.cpp:36]   --->   Operation 82 'select' 'x_mid2' <Predicate = (!icmp_ln36)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln46_3 = add i5 %select_ln36, i5 2" [dense_int8.cpp:46]   --->   Operation 83 'add' 'add_ln46_3' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln51_1)   --->   "%add_ln46_1_mid2 = select i1 %and_ln36, i5 %add_ln46_3, i5 %select_ln36_1" [dense_int8.cpp:36]   --->   Operation 84 'select' 'add_ln46_1_mid2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.21ns)   --->   "%select_ln37 = select i1 %and_ln36, i5 %add_ln46_2, i5 %select_ln36" [dense_int8.cpp:37]   --->   Operation 85 'select' 'select_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %select_ln37" [dense_int8.cpp:37]   --->   Operation 86 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln46 = add i6 %zext_ln37, i6 63" [dense_int8.cpp:46]   --->   Operation 87 'add' 'add_ln46' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.78ns) (out node of the LUT)   --->   "%icmp_ln51_1 = icmp_ult  i5 %add_ln46_1_mid2, i5 28" [dense_int8.cpp:51]   --->   Operation 88 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln37 = store i5 %select_ln37, i5 %y" [dense_int8.cpp:37]   --->   Operation 89 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln46, i5 0" [dense_int8.cpp:51]   --->   Operation 90 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln46, i2 0" [dense_int8.cpp:51]   --->   Operation 91 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i8 %tmp_26" [dense_int8.cpp:51]   --->   Operation 92 'sext' 'sext_ln51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.63ns)   --->   "%sub_ln51 = sub i11 %p_shl6, i11 %sext_ln51" [dense_int8.cpp:51]   --->   Operation 93 'sub' 'sub_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%icmp_ln51 = icmp_ult  i6 %add_ln46, i6 28" [dense_int8.cpp:51]   --->   Operation 94 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i5 %x_mid2" [dense_int8.cpp:38]   --->   Operation 95 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.78ns)   --->   "%add_ln47 = add i6 %zext_ln38_2, i6 63" [dense_int8.cpp:47]   --->   Operation 96 'add' 'add_ln47' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i6 %add_ln47" [dense_int8.cpp:51]   --->   Operation 97 'sext' 'sext_ln51_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.82ns)   --->   "%icmp_ln51_2 = icmp_ult  i6 %add_ln47, i6 28" [dense_int8.cpp:51]   --->   Operation 98 'icmp' 'icmp_ln51_2' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln51 = and i1 %icmp_ln51_2, i1 %icmp_ln51" [dense_int8.cpp:51]   --->   Operation 99 'and' 'and_ln51' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %and_ln51, void %for.inc, void %if.then" [dense_int8.cpp:51]   --->   Operation 100 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%add_ln54_1 = add i11 %sext_ln51_1, i11 %sub_ln51" [dense_int8.cpp:54]   --->   Operation 101 'add' 'add_ln54_1' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln54_1, i2 0" [dense_int8.cpp:54]   --->   Operation 102 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i13 %tmp_s" [dense_int8.cpp:54]   --->   Operation 103 'sext' 'sext_ln54_9' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.52ns)   --->   "%add_ln54_2 = add i64 %sext_ln54_9, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 104 'add' 'add_ln54_2' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_2, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 105 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln1" [dense_int8.cpp:54]   --->   Operation 106 'sext' 'sext_ln54' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln54" [dense_int8.cpp:54]   --->   Operation 107 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc" [dense_int8.cpp:55]   --->   Operation 108 'br' 'br_ln55' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc.129, void %if.then.122" [dense_int8.cpp:51]   --->   Operation 109 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (1.78ns)   --->   "%add_ln47_1 = add i5 %x_mid2, i5 1" [dense_int8.cpp:47]   --->   Operation 110 'add' 'add_ln47_1' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.78ns)   --->   "%icmp_ln51_3 = icmp_ult  i5 %add_ln47_1, i5 28" [dense_int8.cpp:51]   --->   Operation 111 'icmp' 'icmp_ln51_3' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln51_1 = and i1 %icmp_ln51_3, i1 %icmp_ln51" [dense_int8.cpp:51]   --->   Operation 112 'and' 'and_ln51_1' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %and_ln51_1, void %for.inc.255, void %if.then.248" [dense_int8.cpp:51]   --->   Operation 113 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %icmp_ln51_2, void %for.inc.1, void %if.then.1" [dense_int8.cpp:51]   --->   Operation 114 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %icmp_ln51_3, void %for.inc.1.2, void %if.then.1.2" [dense_int8.cpp:51]   --->   Operation 115 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln51_2 = and i1 %icmp_ln51_2, i1 %icmp_ln51_1" [dense_int8.cpp:51]   --->   Operation 116 'and' 'and_ln51_2' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %and_ln51_2, void %for.inc.2, void %if.then.2" [dense_int8.cpp:51]   --->   Operation 117 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.2" [dense_int8.cpp:55]   --->   Operation 118 'br' 'br_ln55' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 1.58>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %icmp_ln51_1, void %for.inc.2.1, void %if.then.2.1" [dense_int8.cpp:51]   --->   Operation 119 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.2.1" [dense_int8.cpp:55]   --->   Operation 120 'br' 'br_ln55' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 1.58>
ST_3 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln51_3 = and i1 %icmp_ln51_3, i1 %icmp_ln51_1" [dense_int8.cpp:51]   --->   Operation 121 'and' 'and_ln51_3' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln51 = br i1 %and_ln51_3, void %for.inc.2.2_ifconv, void %if.then.2.2" [dense_int8.cpp:51]   --->   Operation 122 'br' 'br_ln51' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_3 : Operation 123 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.2.2_ifconv" [dense_int8.cpp:55]   --->   Operation 123 'br' 'br_ln55' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 1.58>
ST_3 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln38 = store i5 %add_ln47_1, i5 %x" [dense_int8.cpp:38]   --->   Operation 124 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.15>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %x_mid2" [dense_int8.cpp:38]   --->   Operation 125 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 126 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 127 [1/1] (1.63ns)   --->   "%add_ln54_3 = add i11 %zext_ln38_1, i11 %sub_ln51" [dense_int8.cpp:54]   --->   Operation 127 'add' 'add_ln54_3' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln54_3, i2 0" [dense_int8.cpp:54]   --->   Operation 128 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i13 %tmp_18" [dense_int8.cpp:54]   --->   Operation 129 'sext' 'sext_ln54_10' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (3.52ns)   --->   "%add_ln54_4 = add i64 %sext_ln54_10, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 130 'add' 'add_ln54_4' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_4, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 131 'partselect' 'trunc_ln54_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i62 %trunc_ln54_1" [dense_int8.cpp:54]   --->   Operation 132 'sext' 'sext_ln54_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln54_1" [dense_int8.cpp:54]   --->   Operation 133 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.129" [dense_int8.cpp:55]   --->   Operation 134 'br' 'br_ln55' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.15>
ST_5 : Operation 135 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 136 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 136 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i5 %add_ln47_1" [dense_int8.cpp:51]   --->   Operation 137 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.63ns)   --->   "%add_ln54_5 = add i11 %zext_ln51_1, i11 %sub_ln51" [dense_int8.cpp:54]   --->   Operation 138 'add' 'add_ln54_5' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln54_5, i2 0" [dense_int8.cpp:54]   --->   Operation 139 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i13 %tmp_21" [dense_int8.cpp:54]   --->   Operation 140 'sext' 'sext_ln54_11' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (3.52ns)   --->   "%add_ln54_6 = add i64 %sext_ln54_11, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 141 'add' 'add_ln54_6' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_6, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 142 'partselect' 'trunc_ln54_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i62 %trunc_ln54_2" [dense_int8.cpp:54]   --->   Operation 143 'sext' 'sext_ln54_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln54_2" [dense_int8.cpp:54]   --->   Operation 144 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.255" [dense_int8.cpp:55]   --->   Operation 145 'br' 'br_ln55' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.98>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln37, i5 0" [dense_int8.cpp:54]   --->   Operation 146 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln37, i2 0" [dense_int8.cpp:54]   --->   Operation 147 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i7 %tmp_41" [dense_int8.cpp:54]   --->   Operation 148 'zext' 'zext_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.73ns)   --->   "%sub_ln54 = sub i10 %p_shl, i10 %zext_ln54_7" [dense_int8.cpp:54]   --->   Operation 149 'sub' 'sub_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln51_2 = sext i6 %add_ln47" [dense_int8.cpp:51]   --->   Operation 150 'sext' 'sext_ln51_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 151 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 152 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 153 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 153 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 154 [1/1] (1.73ns)   --->   "%add_ln54_7 = add i10 %sext_ln51_2, i10 %sub_ln54" [dense_int8.cpp:54]   --->   Operation 154 'add' 'add_ln54_7' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln54_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln54_7, i2 0" [dense_int8.cpp:54]   --->   Operation 155 'bitconcatenate' 'shl_ln54_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %shl_ln54_3" [dense_int8.cpp:54]   --->   Operation 156 'zext' 'zext_ln54' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (3.52ns)   --->   "%add_ln54_8 = add i64 %zext_ln54, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 157 'add' 'add_ln54_8' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_8, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 158 'partselect' 'trunc_ln54_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i62 %trunc_ln54_3" [dense_int8.cpp:54]   --->   Operation 159 'sext' 'sext_ln54_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln54_3" [dense_int8.cpp:54]   --->   Operation 160 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.1" [dense_int8.cpp:55]   --->   Operation 161 'br' 'br_ln55' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.25>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %x_mid2" [dense_int8.cpp:38]   --->   Operation 162 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 163 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 165 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 165 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 166 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 166 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln54_9 = add i10 %zext_ln38, i10 %sub_ln54" [dense_int8.cpp:54]   --->   Operation 167 'add' 'add_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln54_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln54_9, i2 0" [dense_int8.cpp:54]   --->   Operation 168 'bitconcatenate' 'shl_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i12 %shl_ln54_4" [dense_int8.cpp:54]   --->   Operation 169 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (3.52ns)   --->   "%add_ln54_10 = add i64 %zext_ln54_1, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 170 'add' 'add_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln54_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_10, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 171 'partselect' 'trunc_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i62 %trunc_ln54_4" [dense_int8.cpp:54]   --->   Operation 172 'sext' 'sext_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln54_4" [dense_int8.cpp:54]   --->   Operation 173 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.25>
ST_8 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln54 = add i10 %sub_ln54, i10 28" [dense_int8.cpp:54]   --->   Operation 174 'add' 'add_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 175 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 176 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 176 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %add_ln47_1" [dense_int8.cpp:51]   --->   Operation 177 'zext' 'zext_ln51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 178 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 178 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 179 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 179 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 180 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 181 [1/1] (1.73ns)   --->   "%add_ln54_11 = add i10 %zext_ln51, i10 %sub_ln54" [dense_int8.cpp:54]   --->   Operation 181 'add' 'add_ln54_11' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln54_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln54_11, i2 0" [dense_int8.cpp:54]   --->   Operation 182 'bitconcatenate' 'shl_ln54_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i12 %shl_ln54_5" [dense_int8.cpp:54]   --->   Operation 183 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (3.52ns)   --->   "%add_ln54_12 = add i64 %zext_ln54_2, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 184 'add' 'add_ln54_12' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_12, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 185 'partselect' 'trunc_ln54_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln54_5 = sext i62 %trunc_ln54_5" [dense_int8.cpp:54]   --->   Operation 186 'sext' 'sext_ln54_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln54_5" [dense_int8.cpp:54]   --->   Operation 187 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc.1.2" [dense_int8.cpp:55]   --->   Operation 188 'br' 'br_ln55' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 1.58>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i6 %add_ln47" [dense_int8.cpp:54]   --->   Operation 189 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln54_13 = add i10 %zext_ln54_3, i10 %add_ln54" [dense_int8.cpp:54]   --->   Operation 190 'add' 'add_ln54_13' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (1.73ns)   --->   "%add_ln54_15 = add i10 %zext_ln38, i10 %add_ln54" [dense_int8.cpp:54]   --->   Operation 191 'add' 'add_ln54_15' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (1.73ns)   --->   "%add_ln54_17 = add i10 %zext_ln51, i10 %add_ln54" [dense_int8.cpp:54]   --->   Operation 192 'add' 'add_ln54_17' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.52>
ST_9 : Operation 193 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 193 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 194 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 194 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 195 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 195 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 196 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 196 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 197 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 197 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 198 [8/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 198 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln54_13, i2 0" [dense_int8.cpp:54]   --->   Operation 199 'bitconcatenate' 'shl_ln54_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i12 %shl_ln54_6" [dense_int8.cpp:54]   --->   Operation 200 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (3.52ns)   --->   "%add_ln54_14 = add i64 %zext_ln54_4, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 201 'add' 'add_ln54_14' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_14, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 202 'partselect' 'trunc_ln54_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i62 %trunc_ln54_6" [dense_int8.cpp:54]   --->   Operation 203 'sext' 'sext_ln54_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln54_6" [dense_int8.cpp:54]   --->   Operation 204 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.52>
ST_10 : Operation 205 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 206 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 207 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 208 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 208 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 209 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 209 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 210 [7/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 210 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 211 [8/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 211 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln54_15, i2 0" [dense_int8.cpp:54]   --->   Operation 212 'bitconcatenate' 'shl_ln54_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i12 %shl_ln54_7" [dense_int8.cpp:54]   --->   Operation 213 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (3.52ns)   --->   "%add_ln54_16 = add i64 %zext_ln54_5, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 214 'add' 'add_ln54_16' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln54_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_16, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 215 'partselect' 'trunc_ln54_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln54_7 = sext i62 %trunc_ln54_7" [dense_int8.cpp:54]   --->   Operation 216 'sext' 'sext_ln54_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln54_7" [dense_int8.cpp:54]   --->   Operation 217 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 218 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [dense_int8.cpp:54]   --->   Operation 218 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 219 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 219 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 220 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 220 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 221 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 221 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 222 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 222 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 223 [6/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 223 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 224 [7/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 224 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 225 [8/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 225 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln54_17, i2 0" [dense_int8.cpp:54]   --->   Operation 226 'bitconcatenate' 'shl_ln54_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i12 %shl_ln54_8" [dense_int8.cpp:54]   --->   Operation 227 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (3.52ns)   --->   "%add_ln54_18 = add i64 %zext_ln54_6, i64 %input_image_read" [dense_int8.cpp:54]   --->   Operation 228 'add' 'add_ln54_18' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln54_18, i32 2, i32 63" [dense_int8.cpp:54]   --->   Operation 229 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i62 %trunc_ln54_8" [dense_int8.cpp:54]   --->   Operation 230 'sext' 'sext_ln54_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln54_8" [dense_int8.cpp:54]   --->   Operation 231 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%oc_load = load i4 %oc" [dense_int8.cpp:36]   --->   Operation 232 'load' 'oc_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (1.73ns)   --->   "%add_ln36 = add i4 %oc_load, i4 1" [dense_int8.cpp:36]   --->   Operation 233 'add' 'add_ln36' <Predicate = (!icmp_ln36 & icmp_ln37)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (1.02ns)   --->   "%select_ln36_2 = select i1 %icmp_ln37, i4 %add_ln36, i4 %oc_load" [dense_int8.cpp:36]   --->   Operation 234 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 235 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [dense_int8.cpp:54]   --->   Operation 235 'read' 'gmem_addr_read' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 236 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i64 1" [dense_int8.cpp:54]   --->   Operation 236 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 237 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 237 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 238 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 238 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 239 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 239 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 240 [5/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 240 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 241 [6/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 241 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 242 [7/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 242 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 243 [8/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 243 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln36 = store i4 %select_ln36_2, i4 %oc" [dense_int8.cpp:36]   --->   Operation 244 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %select_ln36_2" [dense_int8.cpp:36]   --->   Operation 245 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln36_2, i3 0" [dense_int8.cpp:59]   --->   Operation 246 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_11" [dense_int8.cpp:59]   --->   Operation 247 'zext' 'zext_ln59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (1.87ns)   --->   "%add_ln59_8 = add i8 %zext_ln59, i8 %zext_ln36_1" [dense_int8.cpp:59]   --->   Operation 248 'add' 'add_ln59_8' <Predicate = (!icmp_ln36)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i8 %add_ln59_8" [dense_int8.cpp:60]   --->   Operation 249 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i6 %trunc_ln60" [dense_int8.cpp:60]   --->   Operation 250 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (1.82ns)   --->   "%add_ln59_1 = add i7 %zext_ln60_1, i7 2" [dense_int8.cpp:59]   --->   Operation 251 'add' 'add_ln59_1' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i7 %add_ln59_1" [dense_int8.cpp:60]   --->   Operation 252 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%conv1_w_addr_2 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_3" [dense_int8.cpp:60]   --->   Operation 253 'getelementptr' 'conv1_w_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (2.32ns)   --->   "%conv1_w_load_2 = load i7 %conv1_w_addr_2" [dense_int8.cpp:60]   --->   Operation 254 'load' 'conv1_w_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %gmem_addr_read" [dense_int8.cpp:54]   --->   Operation 255 'bitcast' 'bitcast_ln54' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_13 : Operation 256 [4/4] (5.70ns)   --->   "%dc = fmul i32 %bitcast_ln54, i32 127" [dense_int8.cpp:54]   --->   Operation 256 'fmul' 'dc' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [dense_int8.cpp:54]   --->   Operation 257 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 258 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [dense_int8.cpp:54]   --->   Operation 258 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 259 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 259 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 260 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 260 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 261 [4/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 261 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 262 [5/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 262 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 263 [6/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 263 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 264 [7/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 264 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 265 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_2 = load i7 %conv1_w_addr_2" [dense_int8.cpp:60]   --->   Operation 265 'load' 'conv1_w_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_14 : Operation 266 [1/1] (1.82ns)   --->   "%add_ln59_2 = add i7 %zext_ln60_1, i7 3" [dense_int8.cpp:59]   --->   Operation 266 'add' 'add_ln59_2' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i7 %add_ln59_2" [dense_int8.cpp:60]   --->   Operation 267 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%conv1_w_addr_3 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_4" [dense_int8.cpp:60]   --->   Operation 268 'getelementptr' 'conv1_w_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 269 [2/2] (2.32ns)   --->   "%conv1_w_load_3 = load i7 %conv1_w_addr_3" [dense_int8.cpp:60]   --->   Operation 269 'load' 'conv1_w_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_14 : Operation 270 [3/4] (5.70ns)   --->   "%dc = fmul i32 %bitcast_ln54, i32 127" [dense_int8.cpp:54]   --->   Operation 270 'fmul' 'dc' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %gmem_addr_1_read" [dense_int8.cpp:54]   --->   Operation 271 'bitcast' 'bitcast_ln54_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 272 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %bitcast_ln54_1, i32 127" [dense_int8.cpp:54]   --->   Operation 272 'fmul' 'dc_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [dense_int8.cpp:54]   --->   Operation 273 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 274 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [dense_int8.cpp:54]   --->   Operation 274 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 275 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 275 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 276 [3/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 276 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 277 [4/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 277 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 278 [5/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 278 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 279 [6/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 279 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %add_ln59_8" [dense_int8.cpp:60]   --->   Operation 280 'zext' 'zext_ln60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%conv1_w_addr = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60" [dense_int8.cpp:60]   --->   Operation 281 'getelementptr' 'conv1_w_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 282 [2/2] (2.32ns)   --->   "%conv1_w_load = load i7 %conv1_w_addr" [dense_int8.cpp:60]   --->   Operation 282 'load' 'conv1_w_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_15 : Operation 283 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_3 = load i7 %conv1_w_addr_3" [dense_int8.cpp:60]   --->   Operation 283 'load' 'conv1_w_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_15 : Operation 284 [2/4] (5.70ns)   --->   "%dc = fmul i32 %bitcast_ln54, i32 127" [dense_int8.cpp:54]   --->   Operation 284 'fmul' 'dc' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 285 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %bitcast_ln54_1, i32 127" [dense_int8.cpp:54]   --->   Operation 285 'fmul' 'dc_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln54_2 = bitcast i32 %gmem_addr_2_read" [dense_int8.cpp:54]   --->   Operation 286 'bitcast' 'bitcast_ln54_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_15 : Operation 287 [4/4] (5.70ns)   --->   "%dc_2 = fmul i32 %bitcast_ln54_2, i32 127" [dense_int8.cpp:54]   --->   Operation 287 'fmul' 'dc_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [dense_int8.cpp:54]   --->   Operation 288 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 289 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [dense_int8.cpp:54]   --->   Operation 289 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 290 [2/8] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 290 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 291 [3/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 291 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 292 [4/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 292 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 293 [5/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 293 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 294 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load = load i7 %conv1_w_addr" [dense_int8.cpp:60]   --->   Operation 294 'load' 'conv1_w_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_16 : Operation 295 [1/1] (1.82ns)   --->   "%add_ln59 = add i7 %zext_ln60_1, i7 1" [dense_int8.cpp:59]   --->   Operation 295 'add' 'add_ln59' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i7 %add_ln59" [dense_int8.cpp:60]   --->   Operation 296 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%conv1_w_addr_1 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_2" [dense_int8.cpp:60]   --->   Operation 297 'getelementptr' 'conv1_w_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 298 [2/2] (2.32ns)   --->   "%conv1_w_load_1 = load i7 %conv1_w_addr_1" [dense_int8.cpp:60]   --->   Operation 298 'load' 'conv1_w_load_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_16 : Operation 299 [1/4] (5.70ns)   --->   "%dc = fmul i32 %bitcast_ln54, i32 127" [dense_int8.cpp:54]   --->   Operation 299 'fmul' 'dc' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %bitcast_ln54_1, i32 127" [dense_int8.cpp:54]   --->   Operation 300 'fmul' 'dc_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [3/4] (5.70ns)   --->   "%dc_2 = fmul i32 %bitcast_ln54_2, i32 127" [dense_int8.cpp:54]   --->   Operation 301 'fmul' 'dc_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln54_3 = bitcast i32 %gmem_addr_3_read" [dense_int8.cpp:54]   --->   Operation 302 'bitcast' 'bitcast_ln54_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_16 : Operation 303 [4/4] (5.70ns)   --->   "%dc_3 = fmul i32 %bitcast_ln54_3, i32 127" [dense_int8.cpp:54]   --->   Operation 303 'fmul' 'dc_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [dense_int8.cpp:54]   --->   Operation 304 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 305 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i64 1" [dense_int8.cpp:54]   --->   Operation 305 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 306 [2/8] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 306 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 307 [3/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 307 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 308 [4/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 308 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 309 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_1 = load i7 %conv1_w_addr_1" [dense_int8.cpp:60]   --->   Operation 309 'load' 'conv1_w_load_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_17 : Operation 310 [1/1] (1.82ns)   --->   "%add_ln59_3 = add i7 %zext_ln60_1, i7 4" [dense_int8.cpp:59]   --->   Operation 310 'add' 'add_ln59_3' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i7 %add_ln59_3" [dense_int8.cpp:60]   --->   Operation 311 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%conv1_w_addr_4 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_5" [dense_int8.cpp:60]   --->   Operation 312 'getelementptr' 'conv1_w_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 313 [2/2] (2.32ns)   --->   "%conv1_w_load_4 = load i7 %conv1_w_addr_4" [dense_int8.cpp:60]   --->   Operation 313 'load' 'conv1_w_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 314 'bitcast' 'data' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 315 'bitselect' 'xs_sign' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 316 'partselect' 'xs_exp' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 317 'trunc' 'trunc_ln342' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 318 'zext' 'zext_ln317' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 319 'add' 'add_ln317' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 320 'bitselect' 'tmp_43' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 321 'sub' 'sub_ln18' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 322 'sext' 'sext_ln18' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp_43, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 323 'select' 'select_ln18' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 324 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %bitcast_ln54_1, i32 127" [dense_int8.cpp:54]   --->   Operation 324 'fmul' 'dc_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [2/4] (5.70ns)   --->   "%dc_2 = fmul i32 %bitcast_ln54_2, i32 127" [dense_int8.cpp:54]   --->   Operation 325 'fmul' 'dc_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [3/4] (5.70ns)   --->   "%dc_3 = fmul i32 %bitcast_ln54_3, i32 127" [dense_int8.cpp:54]   --->   Operation 326 'fmul' 'dc_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln54_4 = bitcast i32 %gmem_addr_4_read" [dense_int8.cpp:54]   --->   Operation 327 'bitcast' 'bitcast_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 328 [4/4] (5.70ns)   --->   "%dc_4 = fmul i32 %bitcast_ln54_4, i32 127" [dense_int8.cpp:54]   --->   Operation 328 'fmul' 'dc_4' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [dense_int8.cpp:54]   --->   Operation 329 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 330 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i64 1" [dense_int8.cpp:54]   --->   Operation 330 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 331 [2/8] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 331 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 332 [3/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 332 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 333 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_4 = load i7 %conv1_w_addr_4" [dense_int8.cpp:60]   --->   Operation 333 'load' 'conv1_w_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_18 : Operation 334 [1/1] (1.82ns)   --->   "%add_ln59_4 = add i7 %zext_ln60_1, i7 5" [dense_int8.cpp:59]   --->   Operation 334 'add' 'add_ln59_4' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i7 %add_ln59_4" [dense_int8.cpp:60]   --->   Operation 335 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%conv1_w_addr_5 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_6" [dense_int8.cpp:60]   --->   Operation 336 'getelementptr' 'conv1_w_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 337 [2/2] (2.32ns)   --->   "%conv1_w_load_5 = load i7 %conv1_w_addr_5" [dense_int8.cpp:60]   --->   Operation 337 'load' 'conv1_w_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 338 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 339 'zext' 'zext_ln15' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %select_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 340 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 341 'zext' 'zext_ln18' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i55 %zext_ln15, i55 %zext_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 342 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln36 & and_ln51 & tmp_43)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i55 %zext_ln15, i55 %zext_ln18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 343 'shl' 'shl_ln18' <Predicate = (!icmp_ln36 & and_ln51 & !tmp_43)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 344 'partselect' 'tmp_12' <Predicate = (!icmp_ln36 & and_ln51 & tmp_43)> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 345 'partselect' 'tmp_16' <Predicate = (!icmp_ln36 & and_ln51 & !tmp_43)> <Delay = 0.00>
ST_18 : Operation 346 [1/1] (1.24ns)   --->   "%val_6 = select i1 %tmp_43, i8 %tmp_12, i8 %tmp_16" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 346 'select' 'val_6' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %dc_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 347 'bitcast' 'data_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 348 'bitselect' 'xs_sign_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_1, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 349 'partselect' 'xs_exp_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln342_1 = trunc i32 %data_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 350 'trunc' 'trunc_ln342_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln317_1 = zext i8 %xs_exp_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 351 'zext' 'zext_ln317_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (1.91ns)   --->   "%add_ln317_1 = add i9 %zext_ln317_1, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 352 'add' 'add_ln317_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_1, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 353 'bitselect' 'tmp_45' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 354 [1/1] (1.91ns)   --->   "%sub_ln18_1 = sub i8 127, i8 %xs_exp_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 354 'sub' 'sub_ln18_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i8 %sub_ln18_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 355 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (0.96ns)   --->   "%select_ln18_2 = select i1 %tmp_45, i9 %sext_ln18_2, i9 %add_ln317_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 356 'select' 'select_ln18_2' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 357 [1/4] (5.70ns)   --->   "%dc_2 = fmul i32 %bitcast_ln54_2, i32 127" [dense_int8.cpp:54]   --->   Operation 357 'fmul' 'dc_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [2/4] (5.70ns)   --->   "%dc_3 = fmul i32 %bitcast_ln54_3, i32 127" [dense_int8.cpp:54]   --->   Operation 358 'fmul' 'dc_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [3/4] (5.70ns)   --->   "%dc_4 = fmul i32 %bitcast_ln54_4, i32 127" [dense_int8.cpp:54]   --->   Operation 359 'fmul' 'dc_4' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln54_5 = bitcast i32 %gmem_addr_5_read" [dense_int8.cpp:54]   --->   Operation 360 'bitcast' 'bitcast_ln54_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_18 : Operation 361 [4/4] (5.70ns)   --->   "%dc_5 = fmul i32 %bitcast_ln54_5, i32 127" [dense_int8.cpp:54]   --->   Operation 361 'fmul' 'dc_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 362 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [dense_int8.cpp:54]   --->   Operation 362 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 363 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i64 1" [dense_int8.cpp:54]   --->   Operation 363 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 364 [2/8] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 364 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 365 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_5 = load i7 %conv1_w_addr_5" [dense_int8.cpp:60]   --->   Operation 365 'load' 'conv1_w_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_19 : Operation 366 [1/1] (1.82ns)   --->   "%add_ln59_5 = add i7 %zext_ln60_1, i7 6" [dense_int8.cpp:59]   --->   Operation 366 'add' 'add_ln59_5' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i7 %add_ln59_5" [dense_int8.cpp:60]   --->   Operation 367 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%conv1_w_addr_6 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_7" [dense_int8.cpp:60]   --->   Operation 368 'getelementptr' 'conv1_w_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 369 [2/2] (2.32ns)   --->   "%conv1_w_load_6 = load i7 %conv1_w_addr_6" [dense_int8.cpp:60]   --->   Operation 369 'load' 'conv1_w_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_19 : Operation 370 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, i8 %val_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 370 'sub' 'sub_ln59' <Predicate = (!icmp_ln36 & and_ln51 & xs_sign)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [1/1] (1.24ns)   --->   "%result_22 = select i1 %xs_sign, i8 %sub_ln59, i8 %val_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 371 'select' 'result_22' <Predicate = (!icmp_ln36 & and_ln51)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_1, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 372 'bitconcatenate' 'mantissa_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 373 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i9 %select_ln18_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 374 'sext' 'sext_ln18_5' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 375 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (4.42ns)   --->   "%lshr_ln18_1 = lshr i55 %zext_ln15_1, i55 %zext_ln18_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 376 'lshr' 'lshr_ln18_1' <Predicate = (!icmp_ln36 & icmp_ln51 & tmp_45)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [1/1] (4.42ns)   --->   "%shl_ln18_1 = shl i55 %zext_ln15_1, i55 %zext_ln18_1" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 377 'shl' 'shl_ln18_1' <Predicate = (!icmp_ln36 & icmp_ln51 & !tmp_45)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_1, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 378 'partselect' 'tmp_19' <Predicate = (!icmp_ln36 & icmp_ln51 & tmp_45)> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_1, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 379 'partselect' 'tmp_20' <Predicate = (!icmp_ln36 & icmp_ln51 & !tmp_45)> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (1.24ns)   --->   "%val_7 = select i1 %tmp_45, i8 %tmp_19, i8 %tmp_20" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 380 'select' 'val_7' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%data_2 = bitcast i32 %dc_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 381 'bitcast' 'data_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%xs_sign_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_2, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 382 'bitselect' 'xs_sign_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_2, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 383 'partselect' 'xs_exp_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln342_2 = trunc i32 %data_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 384 'trunc' 'trunc_ln342_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln317_2 = zext i8 %xs_exp_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 385 'zext' 'zext_ln317_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (1.91ns)   --->   "%add_ln317_2 = add i9 %zext_ln317_2, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 386 'add' 'add_ln317_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_2, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 387 'bitselect' 'tmp_47' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 388 [1/1] (1.91ns)   --->   "%sub_ln18_2 = sub i8 127, i8 %xs_exp_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 388 'sub' 'sub_ln18_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i8 %sub_ln18_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 389 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (0.96ns)   --->   "%select_ln18_4 = select i1 %tmp_47, i9 %sext_ln18_4, i9 %add_ln317_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 390 'select' 'select_ln18_4' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 391 [1/4] (5.70ns)   --->   "%dc_3 = fmul i32 %bitcast_ln54_3, i32 127" [dense_int8.cpp:54]   --->   Operation 391 'fmul' 'dc_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 392 [2/4] (5.70ns)   --->   "%dc_4 = fmul i32 %bitcast_ln54_4, i32 127" [dense_int8.cpp:54]   --->   Operation 392 'fmul' 'dc_4' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 393 [3/4] (5.70ns)   --->   "%dc_5 = fmul i32 %bitcast_ln54_5, i32 127" [dense_int8.cpp:54]   --->   Operation 393 'fmul' 'dc_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln54_6 = bitcast i32 %gmem_addr_6_read" [dense_int8.cpp:54]   --->   Operation 394 'bitcast' 'bitcast_ln54_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_19 : Operation 395 [4/4] (5.70ns)   --->   "%dc_6 = fmul i32 %bitcast_ln54_6, i32 127" [dense_int8.cpp:54]   --->   Operation 395 'fmul' 'dc_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 396 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [dense_int8.cpp:54]   --->   Operation 396 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 397 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i64 1" [dense_int8.cpp:54]   --->   Operation 397 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i8 %conv1_w_load" [dense_int8.cpp:59]   --->   Operation 398 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 399 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_6 = load i7 %conv1_w_addr_6" [dense_int8.cpp:60]   --->   Operation 399 'load' 'conv1_w_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_20 : Operation 400 [1/1] (1.82ns)   --->   "%add_ln59_7 = add i7 %zext_ln60_1, i7 8" [dense_int8.cpp:59]   --->   Operation 400 'add' 'add_ln59_7' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i7 %add_ln59_7" [dense_int8.cpp:60]   --->   Operation 401 'zext' 'zext_ln60_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 402 [1/1] (0.00ns)   --->   "%conv1_w_addr_8 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_9" [dense_int8.cpp:60]   --->   Operation 402 'getelementptr' 'conv1_w_addr_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 403 [2/2] (2.32ns)   --->   "%conv1_w_load_8 = load i7 %conv1_w_addr_8" [dense_int8.cpp:60]   --->   Operation 403 'load' 'conv1_w_load_8' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%pixel_val_1 = phi i8 %result_22, void %if.then, i8 0, void %for.inc54"   --->   Operation 404 'phi' 'pixel_val_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %pixel_val_1" [dense_int8.cpp:60]   --->   Operation 405 'sext' 'sext_ln60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (4.17ns)   --->   "%mul_ln60 = mul i16 %sext_ln60, i16 %sext_ln59_1" [dense_int8.cpp:60]   --->   Operation 406 'mul' 'mul_ln60' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 407 [1/1] (1.91ns)   --->   "%sub_ln59_1 = sub i8 0, i8 %val_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 407 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln36 & icmp_ln51 & xs_sign_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 408 [1/1] (1.24ns)   --->   "%result_23 = select i1 %xs_sign_1, i8 %sub_ln59_1, i8 %val_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 408 'select' 'result_23' <Predicate = (!icmp_ln36 & icmp_ln51)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_2, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 409 'bitconcatenate' 'mantissa_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 410 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i9 %select_ln18_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 411 'sext' 'sext_ln18_6' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 412 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 0.00>
ST_20 : Operation 413 [1/1] (4.42ns)   --->   "%lshr_ln18_2 = lshr i55 %zext_ln15_2, i55 %zext_ln18_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 413 'lshr' 'lshr_ln18_2' <Predicate = (!icmp_ln36 & and_ln51_1 & tmp_47)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 414 [1/1] (4.42ns)   --->   "%shl_ln18_2 = shl i55 %zext_ln15_2, i55 %zext_ln18_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 414 'shl' 'shl_ln18_2' <Predicate = (!icmp_ln36 & and_ln51_1 & !tmp_47)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_2, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 415 'partselect' 'tmp_22' <Predicate = (!icmp_ln36 & and_ln51_1 & tmp_47)> <Delay = 0.00>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_2, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 416 'partselect' 'tmp_23' <Predicate = (!icmp_ln36 & and_ln51_1 & !tmp_47)> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (1.24ns)   --->   "%val_8 = select i1 %tmp_47, i8 %tmp_22, i8 %tmp_23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 417 'select' 'val_8' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%data_3 = bitcast i32 %dc_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 418 'bitcast' 'data_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%xs_sign_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_3, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 419 'bitselect' 'xs_sign_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%xs_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_3, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 420 'partselect' 'xs_exp_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln342_3 = trunc i32 %data_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 421 'trunc' 'trunc_ln342_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln317_3 = zext i8 %xs_exp_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 422 'zext' 'zext_ln317_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (1.91ns)   --->   "%add_ln317_3 = add i9 %zext_ln317_3, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 423 'add' 'add_ln317_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_3, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 424 'bitselect' 'tmp_49' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (1.91ns)   --->   "%sub_ln18_3 = sub i8 127, i8 %xs_exp_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 425 'sub' 'sub_ln18_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i8 %sub_ln18_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 426 'sext' 'sext_ln18_7' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.96ns)   --->   "%select_ln18_6 = select i1 %tmp_49, i9 %sext_ln18_7, i9 %add_ln317_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 427 'select' 'select_ln18_6' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 428 [1/4] (5.70ns)   --->   "%dc_4 = fmul i32 %bitcast_ln54_4, i32 127" [dense_int8.cpp:54]   --->   Operation 428 'fmul' 'dc_4' <Predicate = (!icmp_ln36)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 429 [2/4] (5.70ns)   --->   "%dc_5 = fmul i32 %bitcast_ln54_5, i32 127" [dense_int8.cpp:54]   --->   Operation 429 'fmul' 'dc_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [3/4] (5.70ns)   --->   "%dc_6 = fmul i32 %bitcast_ln54_6, i32 127" [dense_int8.cpp:54]   --->   Operation 430 'fmul' 'dc_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln54_7 = bitcast i32 %gmem_addr_7_read" [dense_int8.cpp:54]   --->   Operation 431 'bitcast' 'bitcast_ln54_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_20 : Operation 432 [4/4] (5.70ns)   --->   "%dc_7 = fmul i32 %bitcast_ln54_7, i32 127" [dense_int8.cpp:54]   --->   Operation 432 'fmul' 'dc_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [dense_int8.cpp:54]   --->   Operation 433 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i8 %conv1_w_load_1" [dense_int8.cpp:59]   --->   Operation 434 'sext' 'sext_ln59_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (1.82ns)   --->   "%add_ln59_6 = add i7 %zext_ln60_1, i7 7" [dense_int8.cpp:59]   --->   Operation 435 'add' 'add_ln59_6' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i7 %add_ln59_6" [dense_int8.cpp:60]   --->   Operation 436 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 437 [1/1] (0.00ns)   --->   "%conv1_w_addr_7 = getelementptr i8 %conv1_w, i64 0, i64 %zext_ln60_8" [dense_int8.cpp:60]   --->   Operation 437 'getelementptr' 'conv1_w_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 438 [2/2] (2.32ns)   --->   "%conv1_w_load_7 = load i7 %conv1_w_addr_7" [dense_int8.cpp:60]   --->   Operation 438 'load' 'conv1_w_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_21 : Operation 439 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_8 = load i7 %conv1_w_addr_8" [dense_int8.cpp:60]   --->   Operation 439 'load' 'conv1_w_load_8' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_21 : Operation 440 [1/1] (0.00ns)   --->   "%pixel_val_3 = phi i8 %result_23, void %if.then.122, i8 0, void %for.inc"   --->   Operation 440 'phi' 'pixel_val_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %pixel_val_3" [dense_int8.cpp:60]   --->   Operation 441 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 442 [1/1] (4.17ns)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln59_2" [dense_int8.cpp:60]   --->   Operation 442 'mul' 'mul_ln60_1' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 443 [1/1] (1.91ns)   --->   "%sub_ln59_2 = sub i8 0, i8 %val_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 443 'sub' 'sub_ln59_2' <Predicate = (!icmp_ln36 & and_ln51_1 & xs_sign_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 444 [1/1] (1.24ns)   --->   "%result_24 = select i1 %xs_sign_2, i8 %sub_ln59_2, i8 %val_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 444 'select' 'result_24' <Predicate = (!icmp_ln36 & and_ln51_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 445 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_3, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 445 'bitconcatenate' 'mantissa_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 446 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i9 %select_ln18_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 447 'sext' 'sext_ln18_8' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 448 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 0.00>
ST_21 : Operation 449 [1/1] (4.42ns)   --->   "%lshr_ln18_3 = lshr i55 %zext_ln15_3, i55 %zext_ln18_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 449 'lshr' 'lshr_ln18_3' <Predicate = (!icmp_ln36 & icmp_ln51_2 & tmp_49)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 450 [1/1] (4.42ns)   --->   "%shl_ln18_3 = shl i55 %zext_ln15_3, i55 %zext_ln18_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 450 'shl' 'shl_ln18_3' <Predicate = (!icmp_ln36 & icmp_ln51_2 & !tmp_49)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_3, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 451 'partselect' 'tmp_24' <Predicate = (!icmp_ln36 & icmp_ln51_2 & tmp_49)> <Delay = 0.00>
ST_21 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_3, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 452 'partselect' 'tmp_27' <Predicate = (!icmp_ln36 & icmp_ln51_2 & !tmp_49)> <Delay = 0.00>
ST_21 : Operation 453 [1/1] (1.24ns)   --->   "%val_5 = select i1 %tmp_49, i8 %tmp_24, i8 %tmp_27" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 453 'select' 'val_5' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%data_4 = bitcast i32 %dc_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 454 'bitcast' 'data_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%xs_sign_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_4, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 455 'bitselect' 'xs_sign_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%xs_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_4, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 456 'partselect' 'xs_exp_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln342_4 = trunc i32 %data_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 457 'trunc' 'trunc_ln342_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln317_4 = zext i8 %xs_exp_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 458 'zext' 'zext_ln317_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (1.91ns)   --->   "%add_ln317_4 = add i9 %zext_ln317_4, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 459 'add' 'add_ln317_4' <Predicate = (!icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_4, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 460 'bitselect' 'tmp_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (1.91ns)   --->   "%sub_ln18_4 = sub i8 127, i8 %xs_exp_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 461 'sub' 'sub_ln18_4' <Predicate = (!icmp_ln36)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i8 %sub_ln18_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 462 'sext' 'sext_ln18_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 463 [1/1] (0.96ns)   --->   "%select_ln18_8 = select i1 %tmp_51, i9 %sext_ln18_9, i9 %add_ln317_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 463 'select' 'select_ln18_8' <Predicate = (!icmp_ln36)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 464 [1/4] (5.70ns)   --->   "%dc_5 = fmul i32 %bitcast_ln54_5, i32 127" [dense_int8.cpp:54]   --->   Operation 464 'fmul' 'dc_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 465 [2/4] (5.70ns)   --->   "%dc_6 = fmul i32 %bitcast_ln54_6, i32 127" [dense_int8.cpp:54]   --->   Operation 465 'fmul' 'dc_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 466 [3/4] (5.70ns)   --->   "%dc_7 = fmul i32 %bitcast_ln54_7, i32 127" [dense_int8.cpp:54]   --->   Operation 466 'fmul' 'dc_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln54_8 = bitcast i32 %gmem_addr_8_read" [dense_int8.cpp:54]   --->   Operation 467 'bitcast' 'bitcast_ln54_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_21 : Operation 468 [4/4] (5.70ns)   --->   "%dc_8 = fmul i32 %bitcast_ln54_8, i32 127" [dense_int8.cpp:54]   --->   Operation 468 'fmul' 'dc_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i8 %conv1_w_load_2" [dense_int8.cpp:59]   --->   Operation 469 'sext' 'sext_ln59_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 470 [1/2] ( I:2.32ns O:2.32ns )   --->   "%conv1_w_load_7 = load i7 %conv1_w_addr_7" [dense_int8.cpp:60]   --->   Operation 470 'load' 'conv1_w_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%pixel_val_5 = phi i8 %result_24, void %if.then.248, i8 0, void %for.inc.129"   --->   Operation 471 'phi' 'pixel_val_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %pixel_val_5" [dense_int8.cpp:60]   --->   Operation 472 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (4.17ns)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln59_3" [dense_int8.cpp:60]   --->   Operation 473 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [1/1] (1.91ns)   --->   "%sub_ln59_3 = sub i8 0, i8 %val_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 474 'sub' 'sub_ln59_3' <Predicate = (!icmp_ln36 & icmp_ln51_2 & xs_sign_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 475 [1/1] (1.24ns)   --->   "%result_21 = select i1 %xs_sign_3, i8 %sub_ln59_3, i8 %val_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 475 'select' 'result_21' <Predicate = (!icmp_ln36 & icmp_ln51_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_4, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 476 'bitconcatenate' 'mantissa_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i25 %mantissa_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 477 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i9 %select_ln18_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 478 'sext' 'sext_ln18_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_10" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 479 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (4.42ns)   --->   "%lshr_ln18_4 = lshr i55 %zext_ln15_4, i55 %zext_ln18_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 480 'lshr' 'lshr_ln18_4' <Predicate = (!icmp_ln36 & tmp_51)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 481 [1/1] (4.42ns)   --->   "%shl_ln18_4 = shl i55 %zext_ln15_4, i55 %zext_ln18_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 481 'shl' 'shl_ln18_4' <Predicate = (!icmp_ln36 & !tmp_51)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_4, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 482 'partselect' 'tmp_28' <Predicate = (!icmp_ln36 & tmp_51)> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_4, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 483 'partselect' 'tmp_29' <Predicate = (!icmp_ln36 & !tmp_51)> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (1.24ns)   --->   "%val_4 = select i1 %tmp_51, i8 %tmp_28, i8 %tmp_29" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 484 'select' 'val_4' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "%data_5 = bitcast i32 %dc_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 485 'bitcast' 'data_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 486 [1/1] (0.00ns)   --->   "%xs_sign_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_5, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 486 'bitselect' 'xs_sign_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 487 [1/1] (0.00ns)   --->   "%xs_exp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_5, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 487 'partselect' 'xs_exp_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln342_5 = trunc i32 %data_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 488 'trunc' 'trunc_ln342_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln317_5 = zext i8 %xs_exp_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 489 'zext' 'zext_ln317_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 490 [1/1] (1.91ns)   --->   "%add_ln317_5 = add i9 %zext_ln317_5, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 490 'add' 'add_ln317_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_5, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 491 'bitselect' 'tmp_53' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 492 [1/1] (1.91ns)   --->   "%sub_ln18_5 = sub i8 127, i8 %xs_exp_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 492 'sub' 'sub_ln18_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i8 %sub_ln18_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 493 'sext' 'sext_ln18_11' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_22 : Operation 494 [1/1] (0.96ns)   --->   "%select_ln18_11 = select i1 %tmp_53, i9 %sext_ln18_11, i9 %add_ln317_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 494 'select' 'select_ln18_11' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 495 [1/4] (5.70ns)   --->   "%dc_6 = fmul i32 %bitcast_ln54_6, i32 127" [dense_int8.cpp:54]   --->   Operation 495 'fmul' 'dc_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 496 [2/4] (5.70ns)   --->   "%dc_7 = fmul i32 %bitcast_ln54_7, i32 127" [dense_int8.cpp:54]   --->   Operation 496 'fmul' 'dc_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 497 [3/4] (5.70ns)   --->   "%dc_8 = fmul i32 %bitcast_ln54_8, i32 127" [dense_int8.cpp:54]   --->   Operation 497 'fmul' 'dc_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.24>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i8 %conv1_w_load_3" [dense_int8.cpp:59]   --->   Operation 498 'sext' 'sext_ln59_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (0.00ns)   --->   "%pixel_val_7 = phi i8 %result_21, void %if.then.1, i8 0, void %for.inc.255"   --->   Operation 499 'phi' 'pixel_val_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %pixel_val_7" [dense_int8.cpp:60]   --->   Operation 500 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 501 [1/1] (4.17ns)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_3, i16 %sext_ln59_4" [dense_int8.cpp:60]   --->   Operation 501 'mul' 'mul_ln60_3' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/1] (1.91ns)   --->   "%sub_ln59_4 = sub i8 0, i8 %val_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 502 'sub' 'sub_ln59_4' <Predicate = (!icmp_ln36 & xs_sign_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 503 [1/1] (1.24ns)   --->   "%result = select i1 %xs_sign_4, i8 %sub_ln59_4, i8 %val_4" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 503 'select' 'result' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%mantissa_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_5, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 504 'bitconcatenate' 'mantissa_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i25 %mantissa_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 505 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_23 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln18_12 = sext i9 %select_ln18_11" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 506 'sext' 'sext_ln18_12' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i32 %sext_ln18_12" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 507 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 0.00>
ST_23 : Operation 508 [1/1] (4.42ns)   --->   "%lshr_ln18_5 = lshr i55 %zext_ln15_5, i55 %zext_ln18_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 508 'lshr' 'lshr_ln18_5' <Predicate = (!icmp_ln36 & icmp_ln51_3 & tmp_53)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 509 [1/1] (4.42ns)   --->   "%shl_ln18_5 = shl i55 %zext_ln15_5, i55 %zext_ln18_5" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 509 'shl' 'shl_ln18_5' <Predicate = (!icmp_ln36 & icmp_ln51_3 & !tmp_53)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_5, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 510 'partselect' 'tmp_30' <Predicate = (!icmp_ln36 & icmp_ln51_3 & tmp_53)> <Delay = 0.00>
ST_23 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_5, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 511 'partselect' 'tmp_31' <Predicate = (!icmp_ln36 & icmp_ln51_3 & !tmp_53)> <Delay = 0.00>
ST_23 : Operation 512 [1/1] (1.24ns)   --->   "%val_9 = select i1 %tmp_53, i8 %tmp_30, i8 %tmp_31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 512 'select' 'val_9' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 513 [1/1] (0.00ns)   --->   "%data_6 = bitcast i32 %dc_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 513 'bitcast' 'data_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 514 [1/1] (0.00ns)   --->   "%xs_sign_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_6, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 514 'bitselect' 'xs_sign_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 515 [1/1] (0.00ns)   --->   "%xs_exp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_6, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 515 'partselect' 'xs_exp_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln342_6 = trunc i32 %data_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 516 'trunc' 'trunc_ln342_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln317_6 = zext i8 %xs_exp_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 517 'zext' 'zext_ln317_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 518 [1/1] (1.91ns)   --->   "%add_ln317_6 = add i9 %zext_ln317_6, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 518 'add' 'add_ln317_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_6, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 519 'bitselect' 'tmp_55' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (1.91ns)   --->   "%sub_ln18_6 = sub i8 127, i8 %xs_exp_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 520 'sub' 'sub_ln18_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln18_13 = sext i8 %sub_ln18_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 521 'sext' 'sext_ln18_13' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_23 : Operation 522 [1/1] (0.96ns)   --->   "%select_ln18_13 = select i1 %tmp_55, i9 %sext_ln18_13, i9 %add_ln317_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 522 'select' 'select_ln18_13' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 523 [1/4] (5.70ns)   --->   "%dc_7 = fmul i32 %bitcast_ln54_7, i32 127" [dense_int8.cpp:54]   --->   Operation 523 'fmul' 'dc_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 524 [2/4] (5.70ns)   --->   "%dc_8 = fmul i32 %bitcast_ln54_8, i32 127" [dense_int8.cpp:54]   --->   Operation 524 'fmul' 'dc_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 525 [1/1] (2.07ns)   --->   "%add_ln60_1 = add i16 %mul_ln60_2, i16 %mul_ln60_3" [dense_int8.cpp:60]   --->   Operation 525 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln59_5 = sext i8 %conv1_w_load_4" [dense_int8.cpp:59]   --->   Operation 526 'sext' 'sext_ln59_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i16 %mul_ln60_1" [dense_int8.cpp:47]   --->   Operation 527 'sext' 'sext_ln47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %result" [dense_int8.cpp:60]   --->   Operation 528 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 529 [1/1] (4.17ns)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_4, i16 %sext_ln59_5" [dense_int8.cpp:60]   --->   Operation 529 'mul' 'mul_ln60_4' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 530 [1/1] (1.91ns)   --->   "%sub_ln59_5 = sub i8 0, i8 %val_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 530 'sub' 'sub_ln59_5' <Predicate = (!icmp_ln36 & icmp_ln51_3 & xs_sign_5)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 531 [1/1] (1.24ns)   --->   "%result_25 = select i1 %xs_sign_5, i8 %sub_ln59_5, i8 %val_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 531 'select' 'result_25' <Predicate = (!icmp_ln36 & icmp_ln51_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_6, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 532 'bitconcatenate' 'mantissa_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i25 %mantissa_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 533 'zext' 'zext_ln15_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_24 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln18_14 = sext i9 %select_ln18_13" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 534 'sext' 'sext_ln18_14' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_24 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i32 %sext_ln18_14" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 535 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 0.00>
ST_24 : Operation 536 [1/1] (4.42ns)   --->   "%lshr_ln18_6 = lshr i55 %zext_ln15_6, i55 %zext_ln18_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 536 'lshr' 'lshr_ln18_6' <Predicate = (!icmp_ln36 & and_ln51_2 & tmp_55)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 537 [1/1] (4.42ns)   --->   "%shl_ln18_6 = shl i55 %zext_ln15_6, i55 %zext_ln18_6" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 537 'shl' 'shl_ln18_6' <Predicate = (!icmp_ln36 & and_ln51_2 & !tmp_55)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_6, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 538 'partselect' 'tmp_32' <Predicate = (!icmp_ln36 & and_ln51_2 & tmp_55)> <Delay = 0.00>
ST_24 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_6, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 539 'partselect' 'tmp_33' <Predicate = (!icmp_ln36 & and_ln51_2 & !tmp_55)> <Delay = 0.00>
ST_24 : Operation 540 [1/1] (1.24ns)   --->   "%val_3 = select i1 %tmp_55, i8 %tmp_32, i8 %tmp_33" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 540 'select' 'val_3' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 541 [1/1] (0.00ns)   --->   "%data_7 = bitcast i32 %dc_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 541 'bitcast' 'data_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "%xs_sign_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_7, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 542 'bitselect' 'xs_sign_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "%xs_exp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_7, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 543 'partselect' 'xs_exp_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln342_7 = trunc i32 %data_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 544 'trunc' 'trunc_ln342_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln317_7 = zext i8 %xs_exp_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 545 'zext' 'zext_ln317_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (1.91ns)   --->   "%add_ln317_7 = add i9 %zext_ln317_7, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 546 'add' 'add_ln317_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_7, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 547 'bitselect' 'tmp_57' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 548 [1/1] (1.91ns)   --->   "%sub_ln18_7 = sub i8 127, i8 %xs_exp_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 548 'sub' 'sub_ln18_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln18_15 = sext i8 %sub_ln18_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 549 'sext' 'sext_ln18_15' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.96ns)   --->   "%select_ln18_15 = select i1 %tmp_57, i9 %sext_ln18_15, i9 %add_ln317_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 550 'select' 'select_ln18_15' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 551 [1/4] (5.70ns)   --->   "%dc_8 = fmul i32 %bitcast_ln54_8, i32 127" [dense_int8.cpp:54]   --->   Operation 551 'fmul' 'dc_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i16 %add_ln60_1" [dense_int8.cpp:60]   --->   Operation 552 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 553 [1/1] (2.07ns)   --->   "%add_ln60_2 = add i17 %sext_ln60_10, i17 %sext_ln47" [dense_int8.cpp:60]   --->   Operation 553 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.24>
ST_25 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln59_6 = sext i8 %conv1_w_load_5" [dense_int8.cpp:59]   --->   Operation 554 'sext' 'sext_ln59_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 555 [1/1] (0.00ns)   --->   "%pixel_val_10 = phi i8 %result_25, void %if.then.1.2, i8 0, void %for.inc.1"   --->   Operation 555 'phi' 'pixel_val_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %pixel_val_10" [dense_int8.cpp:60]   --->   Operation 556 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 557 [1/1] (4.17ns)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_5, i16 %sext_ln59_6" [dense_int8.cpp:60]   --->   Operation 557 'mul' 'mul_ln60_5' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 558 [1/1] (1.91ns)   --->   "%sub_ln59_6 = sub i8 0, i8 %val_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 558 'sub' 'sub_ln59_6' <Predicate = (!icmp_ln36 & and_ln51_2 & xs_sign_6)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 559 [1/1] (1.24ns)   --->   "%result_20 = select i1 %xs_sign_6, i8 %sub_ln59_6, i8 %val_3" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 559 'select' 'result_20' <Predicate = (!icmp_ln36 & and_ln51_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 560 [1/1] (0.00ns)   --->   "%mantissa_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_7, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 560 'bitconcatenate' 'mantissa_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_25 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i25 %mantissa_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 561 'zext' 'zext_ln15_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_25 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln18_16 = sext i9 %select_ln18_15" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 562 'sext' 'sext_ln18_16' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_25 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i32 %sext_ln18_16" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 563 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 0.00>
ST_25 : Operation 564 [1/1] (4.42ns)   --->   "%lshr_ln18_7 = lshr i55 %zext_ln15_7, i55 %zext_ln18_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 564 'lshr' 'lshr_ln18_7' <Predicate = (!icmp_ln36 & icmp_ln51_1 & tmp_57)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 565 [1/1] (4.42ns)   --->   "%shl_ln18_7 = shl i55 %zext_ln15_7, i55 %zext_ln18_7" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 565 'shl' 'shl_ln18_7' <Predicate = (!icmp_ln36 & icmp_ln51_1 & !tmp_57)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_7, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 566 'partselect' 'tmp_34' <Predicate = (!icmp_ln36 & icmp_ln51_1 & tmp_57)> <Delay = 0.00>
ST_25 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_7, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 567 'partselect' 'tmp_35' <Predicate = (!icmp_ln36 & icmp_ln51_1 & !tmp_57)> <Delay = 0.00>
ST_25 : Operation 568 [1/1] (1.24ns)   --->   "%val_10 = select i1 %tmp_57, i8 %tmp_34, i8 %tmp_35" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 568 'select' 'val_10' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 569 [1/1] (0.00ns)   --->   "%data_8 = bitcast i32 %dc_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 569 'bitcast' 'data_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 570 [1/1] (0.00ns)   --->   "%xs_sign_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_8, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 570 'bitselect' 'xs_sign_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 571 [1/1] (0.00ns)   --->   "%xs_exp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_8, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 571 'partselect' 'xs_exp_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln342_8 = trunc i32 %data_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 572 'trunc' 'trunc_ln342_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln317_8 = zext i8 %xs_exp_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 573 'zext' 'zext_ln317_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 574 [1/1] (1.91ns)   --->   "%add_ln317_8 = add i9 %zext_ln317_8, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 574 'add' 'add_ln317_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_8, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 575 'bitselect' 'tmp_59' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 576 [1/1] (1.91ns)   --->   "%sub_ln18_8 = sub i8 127, i8 %xs_exp_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 576 'sub' 'sub_ln18_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln18_17 = sext i8 %sub_ln18_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 577 'sext' 'sext_ln18_17' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_25 : Operation 578 [1/1] (0.96ns)   --->   "%select_ln18_17 = select i1 %tmp_59, i9 %sext_ln18_17, i9 %add_ln317_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 578 'select' 'select_ln18_17' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 579 [1/1] (2.07ns)   --->   "%add_ln60_4 = add i16 %mul_ln60_4, i16 %mul_ln60_5" [dense_int8.cpp:60]   --->   Operation 579 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln59_7 = sext i8 %conv1_w_load_6" [dense_int8.cpp:59]   --->   Operation 580 'sext' 'sext_ln59_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 581 [1/1] (0.00ns)   --->   "%pixel_val_12 = phi i8 %result_20, void %if.then.2, i8 0, void %for.inc.1.2"   --->   Operation 581 'phi' 'pixel_val_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %pixel_val_12" [dense_int8.cpp:60]   --->   Operation 582 'sext' 'sext_ln60_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 583 [1/1] (4.17ns)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_6, i16 %sext_ln59_7" [dense_int8.cpp:60]   --->   Operation 583 'mul' 'mul_ln60_6' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 584 [1/1] (1.91ns)   --->   "%sub_ln59_7 = sub i8 0, i8 %val_10" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 584 'sub' 'sub_ln59_7' <Predicate = (!icmp_ln36 & icmp_ln51_1 & xs_sign_7)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 585 [1/1] (1.24ns)   --->   "%result_26 = select i1 %xs_sign_7, i8 %sub_ln59_7, i8 %val_10" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 585 'select' 'result_26' <Predicate = (!icmp_ln36 & icmp_ln51_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 586 [1/1] (0.00ns)   --->   "%mantissa_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342_8, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 586 'bitconcatenate' 'mantissa_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_26 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i25 %mantissa_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 587 'zext' 'zext_ln15_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_26 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln18_18 = sext i9 %select_ln18_17" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 588 'sext' 'sext_ln18_18' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_26 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i32 %sext_ln18_18" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 589 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 0.00>
ST_26 : Operation 590 [1/1] (4.42ns)   --->   "%lshr_ln18_8 = lshr i55 %zext_ln15_8, i55 %zext_ln18_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 590 'lshr' 'lshr_ln18_8' <Predicate = (!icmp_ln36 & and_ln51_3 & tmp_59)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 591 [1/1] (4.42ns)   --->   "%shl_ln18_8 = shl i55 %zext_ln15_8, i55 %zext_ln18_8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 591 'shl' 'shl_ln18_8' <Predicate = (!icmp_ln36 & and_ln51_3 & !tmp_59)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_8, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 592 'partselect' 'tmp_36' <Predicate = (!icmp_ln36 & and_ln51_3 & tmp_59)> <Delay = 0.00>
ST_26 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_8, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 593 'partselect' 'tmp_37' <Predicate = (!icmp_ln36 & and_ln51_3 & !tmp_59)> <Delay = 0.00>
ST_26 : Operation 594 [1/1] (1.24ns)   --->   "%val_11 = select i1 %tmp_59, i8 %tmp_36, i8 %tmp_37" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 594 'select' 'val_11' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.21>
ST_27 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln59_8 = sext i8 %conv1_w_load_7" [dense_int8.cpp:59]   --->   Operation 595 'sext' 'sext_ln59_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i8 %conv1_w_load_8" [dense_int8.cpp:37]   --->   Operation 596 'sext' 'sext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 597 [1/1] (0.00ns)   --->   "%pixel_val_14 = phi i8 %result_26, void %if.then.2.1, i8 0, void %for.inc.2"   --->   Operation 597 'phi' 'pixel_val_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %pixel_val_14" [dense_int8.cpp:60]   --->   Operation 598 'sext' 'sext_ln60_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 599 [1/1] (4.17ns)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_7, i16 %sext_ln59_8" [dense_int8.cpp:60]   --->   Operation 599 'mul' 'mul_ln60_7' <Predicate = (!icmp_ln36)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 600 [1/1] (1.91ns)   --->   "%sub_ln59_8 = sub i8 0, i8 %val_11" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 600 'sub' 'sub_ln59_8' <Predicate = (!icmp_ln36 & and_ln51_3 & xs_sign_8)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 601 [1/1] (1.24ns)   --->   "%result_27 = select i1 %xs_sign_8, i8 %sub_ln59_8, i8 %val_11" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54]   --->   Operation 601 'select' 'result_27' <Predicate = (!icmp_ln36 & and_ln51_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 602 [1/1] (0.00ns)   --->   "%pixel_val_16 = phi i8 %result_27, void %if.then.2.2, i8 0, void %for.inc.2.1"   --->   Operation 602 'phi' 'pixel_val_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %pixel_val_16" [dense_int8.cpp:60]   --->   Operation 603 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 604 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_8, i16 %sext_ln37" [dense_int8.cpp:60]   --->   Operation 604 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.69>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln36_2" [dense_int8.cpp:36]   --->   Operation 605 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 606 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln36_2, i5 0" [dense_int8.cpp:64]   --->   Operation 606 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 607 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln36_2, i2 0" [dense_int8.cpp:64]   --->   Operation 607 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %tmp" [dense_int8.cpp:64]   --->   Operation 608 'zext' 'zext_ln64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln64 = sub i9 %p_shl5, i9 %zext_ln64" [dense_int8.cpp:64]   --->   Operation 609 'sub' 'sub_ln64' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "%conv1_b_addr = getelementptr i15 %conv1_b, i64 0, i64 %zext_ln36" [dense_int8.cpp:40]   --->   Operation 610 'getelementptr' 'conv1_b_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 611 [2/2] (2.32ns)   --->   "%sum = load i3 %conv1_b_addr" [dense_int8.cpp:40]   --->   Operation 611 'load' 'sum' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i5 %select_ln37" [dense_int8.cpp:64]   --->   Operation 612 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 613 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i9 %sub_ln64, i9 %zext_ln64_1" [dense_int8.cpp:64]   --->   Operation 613 'add' 'add_ln64' <Predicate = (!icmp_ln36)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i9 %add_ln64" [dense_int8.cpp:64]   --->   Operation 614 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 615 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_8, i16 %sext_ln37" [dense_int8.cpp:60]   --->   Operation 615 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.50>
ST_29 : Operation 616 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_str"   --->   Operation 616 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 617 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6272, i64 6272, i64 6272"   --->   Operation 617 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 618 [1/2] ( I:2.32ns O:2.32ns )   --->   "%sum = load i3 %conv1_b_addr" [dense_int8.cpp:40]   --->   Operation 618 'load' 'sum' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_29 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i15 %sum" [dense_int8.cpp:59]   --->   Operation 619 'sext' 'sext_ln59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln64, i2 0" [dense_int8.cpp:64]   --->   Operation 620 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln64, i5 0" [dense_int8.cpp:64]   --->   Operation 621 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i11 %tmp_13" [dense_int8.cpp:64]   --->   Operation 622 'zext' 'zext_ln64_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i13 %tmp_25, i13 %zext_ln64_2" [dense_int8.cpp:37]   --->   Operation 623 'sub' 'sub_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i5 %x_mid2" [dense_int8.cpp:64]   --->   Operation 624 'zext' 'zext_ln64_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 625 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i13 %sub_ln37, i13 %zext_ln64_3" [dense_int8.cpp:64]   --->   Operation 625 'add' 'add_ln64_1' <Predicate = (!icmp_ln36)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i13 %add_ln64_1" [dense_int8.cpp:64]   --->   Operation 626 'zext' 'zext_ln64_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 627 [1/1] (0.00ns)   --->   "%layer1_out_addr = getelementptr i8 %layer1_out, i64 0, i64 %zext_ln64_4" [dense_int8.cpp:64]   --->   Operation 627 'getelementptr' 'layer1_out_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 628 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_8" [dense_int8.cpp:40]   --->   Operation 628 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 629 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_8, i16 %sext_ln37" [dense_int8.cpp:60]   --->   Operation 629 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 630 [1/1] (2.07ns)   --->   "%add_ln60 = add i16 %sext_ln59, i16 %mul_ln60" [dense_int8.cpp:60]   --->   Operation 630 'add' 'add_ln60' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i16 %add_ln60" [dense_int8.cpp:60]   --->   Operation 631 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i17 %add_ln60_2" [dense_int8.cpp:60]   --->   Operation 632 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 633 [1/1] (2.10ns)   --->   "%add_ln60_3 = add i18 %sext_ln60_11, i18 %sext_ln60_9" [dense_int8.cpp:60]   --->   Operation 633 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 634 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %mul_ln60_7, i16 %mul_ln60_8" [dense_int8.cpp:60]   --->   Operation 634 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 6.28>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln51_3 = sext i16 %mul_ln60_6" [dense_int8.cpp:51]   --->   Operation 635 'sext' 'sext_ln51_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i16 %add_ln60_4" [dense_int8.cpp:60]   --->   Operation 636 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 637 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %mul_ln60_7, i16 %mul_ln60_8" [dense_int8.cpp:60]   --->   Operation 637 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i16 %add_ln60_5" [dense_int8.cpp:60]   --->   Operation 638 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 639 [1/1] (2.07ns)   --->   "%add_ln60_6 = add i17 %sext_ln60_14, i17 %sext_ln51_3" [dense_int8.cpp:60]   --->   Operation 639 'add' 'add_ln60_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i17 %add_ln60_6" [dense_int8.cpp:60]   --->   Operation 640 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 641 [1/1] (2.10ns)   --->   "%add_ln60_7 = add i18 %sext_ln60_15, i18 %sext_ln60_13" [dense_int8.cpp:60]   --->   Operation 641 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.13>
ST_31 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i18 %add_ln60_3" [dense_int8.cpp:60]   --->   Operation 642 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i18 %add_ln60_7" [dense_int8.cpp:60]   --->   Operation 643 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 644 [1/1] (2.13ns)   --->   "%sum_4 = add i19 %sext_ln60_16, i19 %sext_ln60_12" [dense_int8.cpp:60]   --->   Operation 644 'add' 'sum_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.41>
ST_32 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i19 %sum_4" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 645 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 646 [6/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln16" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 646 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.41>
ST_33 : Operation 647 [5/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln16" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 647 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.41>
ST_34 : Operation 648 [4/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln16" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 648 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.41>
ST_35 : Operation 649 [3/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln16" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 649 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.41>
ST_36 : Operation 650 [2/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln16" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 650 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 693 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 693 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 37 <SV = 36> <Delay = 6.41>
ST_37 : Operation 651 [1/6] (6.41ns)   --->   "%conv_i = sitofp i32 %sext_ln16" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 651 'sitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 652 [4/4] (5.70ns)   --->   "%val = fmul i32 %conv_i, i32 0.00489595" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 652 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.70>
ST_39 : Operation 653 [3/4] (5.70ns)   --->   "%val = fmul i32 %conv_i, i32 0.00489595" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 653 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.70>
ST_40 : Operation 654 [2/4] (5.70ns)   --->   "%val = fmul i32 %conv_i, i32 0.00489595" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 654 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.70>
ST_41 : Operation 655 [1/4] (5.70ns)   --->   "%val = fmul i32 %conv_i, i32 0.00489595" [dense_int8.cpp:16->dense_int8.cpp:64]   --->   Operation 655 'fmul' 'val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.43>
ST_42 : Operation 656 [1/1] (0.00ns)   --->   "%data_9 = bitcast i32 %val" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 656 'bitcast' 'data_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_9, i32 23, i32 30" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 657 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %data_9" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 658 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 659 [1/1] (1.91ns)   --->   "%icmp_ln17 = icmp_ne  i8 %tmp_14, i8 255" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 659 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 660 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_olt  i32 %val, i32 0" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 660 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 661 [1/1] (0.00ns)   --->   "%xs_exp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_9, i32 23" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 661 'partselect' 'xs_exp_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln317_9 = zext i8 %xs_exp_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 662 'zext' 'zext_ln317_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 663 [1/1] (1.91ns)   --->   "%add_ln317_9 = add i9 %zext_ln317_9, i9 385" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 663 'add' 'add_ln317_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317_9, i32 8" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 664 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 665 [1/1] (1.91ns)   --->   "%sub_ln18_9 = sub i8 127, i8 %xs_exp_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 665 'sub' 'sub_ln18_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln18_19 = sext i8 %sub_ln18_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 666 'sext' 'sext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 667 [1/1] (0.96ns)   --->   "%select_ln18_19 = select i1 %tmp_61, i9 %sext_ln18_19, i9 %add_ln317_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 667 'select' 'select_ln18_19' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.43>
ST_43 : Operation 668 [1/1] (2.28ns)   --->   "%icmp_ln17_2 = icmp_eq  i23 %trunc_ln17, i23 0" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 668 'icmp' 'icmp_ln17_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 669 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %icmp_ln17_2, i1 %icmp_ln17" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 669 'or' 'or_ln17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 670 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_olt  i32 %val, i32 0" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 670 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 671 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %val, i32 127" [dense_int8.cpp:18->dense_int8.cpp:64]   --->   Operation 671 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 672 [1/1] (0.00ns)   --->   "%mantissa_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln17, i1 0" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 672 'bitconcatenate' 'mantissa_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i25 %mantissa_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 673 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln18_20 = sext i9 %select_ln18_19" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 674 'sext' 'sext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i32 %sext_ln18_20" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 675 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 676 [1/1] (4.42ns)   --->   "%lshr_ln18_9 = lshr i55 %zext_ln15_9, i55 %zext_ln18_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 676 'lshr' 'lshr_ln18_9' <Predicate = (tmp_61)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %lshr_ln18_9, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 677 'partselect' 'tmp_38' <Predicate = (tmp_61)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 5.66>
ST_44 : Operation 678 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %val, i32 127" [dense_int8.cpp:18->dense_int8.cpp:64]   --->   Operation 678 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 679 [1/1] (4.42ns)   --->   "%shl_ln18_9 = shl i55 %zext_ln15_9, i55 %zext_ln18_9" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 679 'shl' 'shl_ln18_9' <Predicate = (!tmp_61)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln18_9, i32 24, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 680 'partselect' 'tmp_39' <Predicate = (!tmp_61)> <Delay = 0.00>
ST_44 : Operation 681 [1/1] (1.24ns)   --->   "%val_2 = select i1 %tmp_61, i8 %tmp_38, i8 %tmp_39" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 681 'select' 'val_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.75>
ST_45 : Operation 682 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %or_ln17, i1 %tmp_15" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 682 'and' 'and_ln17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i)   --->   "%and_ln18 = and i1 %or_ln17, i1 %tmp_17" [dense_int8.cpp:18->dense_int8.cpp:64]   --->   Operation 683 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i)   --->   "%xs_sign_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_9, i32 31" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 684 'bitselect' 'xs_sign_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 685 [1/1] (1.91ns)   --->   "%sub_ln59_9 = sub i8 0, i8 %val_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 685 'sub' 'sub_ln59_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i)   --->   "%result_19 = select i1 %xs_sign_9, i8 %sub_ln59_9, i8 %val_2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 686 'select' 'result_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i)   --->   "%xor_ln17 = xor i1 %and_ln17, i1 1" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 687 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i)   --->   "%and_ln18_2 = and i1 %and_ln18, i1 %xor_ln17" [dense_int8.cpp:18->dense_int8.cpp:64]   --->   Operation 688 'and' 'and_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node retval_0_i)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln17, i1 %and_ln18_2" [dense_int8.cpp:17->dense_int8.cpp:64]   --->   Operation 689 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 690 [1/1] (1.58ns) (out node of the LUT)   --->   "%retval_0_i = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 0, i2 1, i8 127, i2 0, i8 %result_19, i8 0, i2 %sel_tmp2" [C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64]   --->   Operation 690 'sparsemux' 'retval_0_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 691 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln64 = store i8 %retval_0_i, i13 %layer1_out_addr" [dense_int8.cpp:64]   --->   Operation 691 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_45 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_43_4" [dense_int8.cpp:38]   --->   Operation 692 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.594ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 10 bit on local variable 'indvar_flatten' [15]  (1.588 ns)
	'load' operation 10 bit ('indvar_flatten_load', dense_int8.cpp:37) on local variable 'indvar_flatten' [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', dense_int8.cpp:37) [33]  (1.731 ns)
	'select' operation 10 bit ('select_ln37_1', dense_int8.cpp:37) [549]  (0.687 ns)
	'store' operation ('store_ln37', dense_int8.cpp:37) of variable 'select_ln37_1', dense_int8.cpp:37 10 bit on local variable 'indvar_flatten' [552]  (1.588 ns)

 <State 2>: 5.990ns
The critical path consists of the following:
	'load' operation 5 bit ('y_load', dense_int8.cpp:46) on local variable 'y', dense_int8.cpp:37 [28]  (0.000 ns)
	'select' operation 5 bit ('select_ln36', dense_int8.cpp:36) [34]  (1.215 ns)
	'add' operation 5 bit ('add_ln46_2', dense_int8.cpp:46) [41]  (1.780 ns)
	'select' operation 5 bit ('select_ln37', dense_int8.cpp:37) [46]  (1.215 ns)
	'add' operation 6 bit ('add_ln46', dense_int8.cpp:46) [113]  (1.780 ns)

 <State 3>: 6.939ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln47', dense_int8.cpp:47) [133]  (1.780 ns)
	'add' operation 11 bit ('add_ln54_1', dense_int8.cpp:54) [140]  (1.639 ns)
	'add' operation 64 bit ('add_ln54_2', dense_int8.cpp:54) [143]  (3.520 ns)

 <State 4>: 5.159ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln54_3', dense_int8.cpp:54) [179]  (1.639 ns)
	'add' operation 64 bit ('add_ln54_4', dense_int8.cpp:54) [182]  (3.520 ns)

 <State 5>: 5.159ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln54_5', dense_int8.cpp:54) [224]  (1.639 ns)
	'add' operation 64 bit ('add_ln54_6', dense_int8.cpp:54) [227]  (3.520 ns)

 <State 6>: 6.982ns
The critical path consists of the following:
	'sub' operation 10 bit ('sub_ln54', dense_int8.cpp:54) [122]  (1.731 ns)
	'add' operation 10 bit ('add_ln54_7', dense_int8.cpp:54) [263]  (1.731 ns)
	'add' operation 64 bit ('add_ln54_8', dense_int8.cpp:54) [266]  (3.520 ns)

 <State 7>: 5.251ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln54_9', dense_int8.cpp:54) [300]  (1.731 ns)
	'add' operation 64 bit ('add_ln54_10', dense_int8.cpp:54) [303]  (3.520 ns)

 <State 8>: 5.251ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln54_11', dense_int8.cpp:54) [336]  (1.731 ns)
	'add' operation 64 bit ('add_ln54_12', dense_int8.cpp:54) [339]  (3.520 ns)

 <State 9>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln54_14', dense_int8.cpp:54) [380]  (3.520 ns)

 <State 10>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln54_16', dense_int8.cpp:54) [420]  (3.520 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [147]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [186]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [231]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [270]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [271]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_5_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [343]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [344]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [424]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [464]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) [465]  (7.300 ns)

 <State 21>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', dense_int8.cpp:54) [467]  (5.702 ns)

 <State 22>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', dense_int8.cpp:54) [467]  (5.702 ns)

 <State 23>: 6.247ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_3', dense_int8.cpp:60) [299]  (4.170 ns)
	'add' operation 16 bit ('add_ln60_1', dense_int8.cpp:60) [496]  (2.077 ns)

 <State 24>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('x', dense_int8.cpp:54) [467]  (5.702 ns)

 <State 25>: 6.247ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln60_5', dense_int8.cpp:60) [372]  (4.170 ns)
	'add' operation 16 bit ('add_ln60_4', dense_int8.cpp:60) [502]  (2.077 ns)

 <State 26>: 5.668ns
The critical path consists of the following:
	'lshr' operation 55 bit ('lshr_ln18_8', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54) [482]  (4.420 ns)
	'select' operation 8 bit ('val', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54) [486]  (1.248 ns)

 <State 27>: 4.213ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln59_8', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54) [487]  (1.915 ns)
	'select' operation 8 bit ('result', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54) [488]  (1.248 ns)
	'phi' operation 8 bit ('result') with incoming values : ('result', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:54) [491]  (0.000 ns)
	'mul' operation 16 bit of DSP[504] ('mul_ln60_8', dense_int8.cpp:60) [493]  (1.050 ns)

 <State 28>: 3.698ns
The critical path consists of the following:
	'sub' operation 9 bit ('sub_ln64', dense_int8.cpp:64) [51]  (0.000 ns)
	'add' operation 9 bit ('add_ln64', dense_int8.cpp:64) [106]  (3.698 ns)

 <State 29>: 6.506ns
The critical path consists of the following:
	'load' operation 15 bit ('sum', dense_int8.cpp:40) on array 'conv1_b' [54]  (2.322 ns)
	'add' operation 16 bit ('add_ln60', dense_int8.cpp:60) [494]  (2.077 ns)
	'add' operation 18 bit ('add_ln60_3', dense_int8.cpp:60) [500]  (2.107 ns)

 <State 30>: 6.284ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[504] ('add_ln60_5', dense_int8.cpp:60) [504]  (2.100 ns)
	'add' operation 17 bit ('add_ln60_6', dense_int8.cpp:60) [506]  (2.077 ns)
	'add' operation 18 bit ('add_ln60_7', dense_int8.cpp:60) [508]  (2.107 ns)

 <State 31>: 2.136ns
The critical path consists of the following:
	'add' operation 19 bit ('sum', dense_int8.cpp:60) [510]  (2.136 ns)

 <State 32>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', dense_int8.cpp:16->dense_int8.cpp:64) [512]  (6.413 ns)

 <State 33>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', dense_int8.cpp:16->dense_int8.cpp:64) [512]  (6.413 ns)

 <State 34>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', dense_int8.cpp:16->dense_int8.cpp:64) [512]  (6.413 ns)

 <State 35>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', dense_int8.cpp:16->dense_int8.cpp:64) [512]  (6.413 ns)

 <State 36>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', dense_int8.cpp:16->dense_int8.cpp:64) [512]  (6.413 ns)

 <State 37>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv_i', dense_int8.cpp:16->dense_int8.cpp:64) [512]  (6.413 ns)

 <State 38>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:64) [513]  (5.702 ns)

 <State 39>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:64) [513]  (5.702 ns)

 <State 40>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:64) [513]  (5.702 ns)

 <State 41>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('val', dense_int8.cpp:16->dense_int8.cpp:64) [513]  (5.702 ns)

 <State 42>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', dense_int8.cpp:17->dense_int8.cpp:64) [520]  (5.431 ns)

 <State 43>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', dense_int8.cpp:17->dense_int8.cpp:64) [520]  (5.431 ns)

 <State 44>: 5.668ns
The critical path consists of the following:
	'shl' operation 55 bit ('shl_ln18_9', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64) [537]  (4.420 ns)
	'select' operation 8 bit ('val', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64) [540]  (1.248 ns)

 <State 45>: 6.757ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln59_9', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64) [541]  (1.915 ns)
	'select' operation 8 bit ('result', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64) [542]  (0.000 ns)
	'sparsemux' operation 8 bit ('retval_0_i', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64) [546]  (1.588 ns)
	'store' operation ('store_ln64', dense_int8.cpp:64) of variable 'retval_0_i', C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49->dense_int8.cpp:19->dense_int8.cpp:64 8 bit on array 'layer1_out' [547]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
