<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7exp9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DCM_50M.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="L7exp9final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="L7exp9final.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="L7exp9final.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="L7exp9final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="L7exp9final.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="L7exp9final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="L7exp9final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="L7exp9final.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="L7exp9final.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="L7exp9final.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="L7exp9final.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="L7exp9final.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="L7exp9final.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="L7exp9final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="L7exp9final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="L7exp9final.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="L7exp9final.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="L7exp9final.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="L7exp9final.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="L7exp9final.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="L7exp9final.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="L7exp9final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="L7exp9final_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="L7exp9final_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="L7exp9final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="L7exp9final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="L7exp9final_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="L7exp9final_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="L7exp9final_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="L7exp9final_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="L7exp9final_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="L7exp9final_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="L7exp9final_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="L7exp9final_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="L7exp9final_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="L7exp9final_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="L7exp9final_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="L7exp9final_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="eightbitmux.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="eightbitmux.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eightbitmux_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fourbitmux.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="fourbitmux.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="l7exp9final.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="l7exp9final.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="l7exp9final.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lab7exp9.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="lab7exp9.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="onebitmux.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="onebitmux.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="wrappedFD4CE.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="wrappedFD4CE.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458069825" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1458069825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458073419" xil_pn:in_ck="-7856807950781184102" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5310868446732613467" xil_pn:start_ts="1458073413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="L7exp9final.vhf"/>
      <outfile xil_pn:name="eightbitmux.vhf"/>
      <outfile xil_pn:name="fourbitmux.vhf"/>
      <outfile xil_pn:name="lab7exp9.vhf"/>
      <outfile xil_pn:name="onebitmux.vhf"/>
      <outfile xil_pn:name="wrappedFD4CE.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1458022765" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2240077585258270379" xil_pn:start_ts="1458022765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458022765" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1458022765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458022765" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6998630680012638567" xil_pn:start_ts="1458022765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458023095" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1458023095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458022765" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4183295700335094709" xil_pn:start_ts="1458022765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458073430" xil_pn:in_ck="-5151650309069174210" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5777549185474043071" xil_pn:start_ts="1458073419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="L7exp9final.jhd"/>
      <outfile xil_pn:name="L7exp9final.lso"/>
      <outfile xil_pn:name="L7exp9final.ngc"/>
      <outfile xil_pn:name="L7exp9final.ngr"/>
      <outfile xil_pn:name="L7exp9final.prj"/>
      <outfile xil_pn:name="L7exp9final.stx"/>
      <outfile xil_pn:name="L7exp9final.syr"/>
      <outfile xil_pn:name="L7exp9final.xst"/>
      <outfile xil_pn:name="L7exp9final_vhdl.prj"/>
      <outfile xil_pn:name="L7exp9final_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1458073643" xil_pn:in_ck="-3595863018059432353" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5868103315226446123" xil_pn:start_ts="1458073643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458073649" xil_pn:in_ck="1934492632495387224" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-501041540610291720" xil_pn:start_ts="1458073643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="L7exp9final.bld"/>
      <outfile xil_pn:name="L7exp9final.ngd"/>
      <outfile xil_pn:name="L7exp9final_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1458073654" xil_pn:in_ck="7408496015582730297" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1458073649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="L7exp9final.pcf"/>
      <outfile xil_pn:name="L7exp9final_map.map"/>
      <outfile xil_pn:name="L7exp9final_map.mrp"/>
      <outfile xil_pn:name="L7exp9final_map.ncd"/>
      <outfile xil_pn:name="L7exp9final_map.ngm"/>
      <outfile xil_pn:name="L7exp9final_map.xrpt"/>
      <outfile xil_pn:name="L7exp9final_summary.xml"/>
      <outfile xil_pn:name="L7exp9final_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1458073666" xil_pn:in_ck="-4584555392632741582" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1458073654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="L7exp9final.ncd"/>
      <outfile xil_pn:name="L7exp9final.pad"/>
      <outfile xil_pn:name="L7exp9final.par"/>
      <outfile xil_pn:name="L7exp9final.ptwx"/>
      <outfile xil_pn:name="L7exp9final.unroutes"/>
      <outfile xil_pn:name="L7exp9final.xpi"/>
      <outfile xil_pn:name="L7exp9final_pad.csv"/>
      <outfile xil_pn:name="L7exp9final_pad.txt"/>
      <outfile xil_pn:name="L7exp9final_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1458073671" xil_pn:in_ck="-3595863018059439978" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1458073666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="L7exp9final.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="l7exp9final.bgn"/>
      <outfile xil_pn:name="l7exp9final.bit"/>
      <outfile xil_pn:name="l7exp9final.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1458073691" xil_pn:in_ck="-6672622195236673920" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1458073671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458073666" xil_pn:in_ck="4263068322725957685" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1458073663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="L7exp9final.twr"/>
      <outfile xil_pn:name="L7exp9final.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
