<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>fdreg.h source code [linux-4.14.y/include/uapi/linux/fdreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/linux/fdreg.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>linux</a>/<a href='fdreg.h.html'>fdreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_LINUX_FDREG_H">_LINUX_FDREG_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_LINUX_FDREG_H" data-ref="_M/_LINUX_FDREG_H">_LINUX_FDREG_H</dfn></u></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * This file contains some defines for the floppy disk controller.</i></td></tr>
<tr><th id="6">6</th><td><i> * Various sources. Mostly "IBM Microcomputers: A Programmers</i></td></tr>
<tr><th id="7">7</th><td><i> * Handbook", Sanches and Canton.</i></td></tr>
<tr><th id="8">8</th><td><i> */</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../drivers/block/floppy.c.html#173" data-ref="_M/FDPATCHES">FDPATCHES</a></u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/FD_IOPORT" data-ref="_M/FD_IOPORT">FD_IOPORT</dfn> fdc_state[fdc].address</u></td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="10">else</span></u></td></tr>
<tr><th id="13">13</th><td><i>/* It would be a lot saner just to force fdc_state[fdc].address to always</i></td></tr>
<tr><th id="14">14</th><td><i>   be set ! FIXME */</i></td></tr>
<tr><th id="15">15</th><td><u>#define FD_IOPORT 0x3f0</u></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="10">endif</span></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><i>/* Fd controller regs. S&amp;C, about page 340 */</i></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/FD_STATUS" data-ref="_M/FD_STATUS">FD_STATUS</dfn>	(4 + FD_IOPORT )</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/FD_DATA" data-ref="_M/FD_DATA">FD_DATA</dfn>		(5 + FD_IOPORT )</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/* Digital Output Register */</i></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/FD_DOR" data-ref="_M/FD_DOR">FD_DOR</dfn>		(2 + FD_IOPORT )</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/* Digital Input Register (read) */</i></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/FD_DIR" data-ref="_M/FD_DIR">FD_DIR</dfn>		(7 + FD_IOPORT )</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* Diskette Control Register (write)*/</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/FD_DCR" data-ref="_M/FD_DCR">FD_DCR</dfn>		(7 + FD_IOPORT )</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* Bits of main status register */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/STATUS_BUSYMASK" data-ref="_M/STATUS_BUSYMASK">STATUS_BUSYMASK</dfn>	0x0F		/* drive busy mask */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/STATUS_BUSY" data-ref="_M/STATUS_BUSY">STATUS_BUSY</dfn>	0x10		/* FDC busy */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/STATUS_DMA" data-ref="_M/STATUS_DMA">STATUS_DMA</dfn>	0x20		/* 0- DMA mode */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/STATUS_DIR" data-ref="_M/STATUS_DIR">STATUS_DIR</dfn>	0x40		/* 0- cpu-&gt;fdc */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/STATUS_READY" data-ref="_M/STATUS_READY">STATUS_READY</dfn>	0x80		/* Data reg ready */</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* Bits of FD_ST0 */</i></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ST0_DS" data-ref="_M/ST0_DS">ST0_DS</dfn>		0x03		/* drive select mask */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ST0_HA" data-ref="_M/ST0_HA">ST0_HA</dfn>		0x04		/* Head (Address) */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ST0_NR" data-ref="_M/ST0_NR">ST0_NR</dfn>		0x08		/* Not Ready */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/ST0_ECE" data-ref="_M/ST0_ECE">ST0_ECE</dfn>		0x10		/* Equipment check error */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ST0_SE" data-ref="_M/ST0_SE">ST0_SE</dfn>		0x20		/* Seek end */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/ST0_INTR" data-ref="_M/ST0_INTR">ST0_INTR</dfn>	0xC0		/* Interrupt code mask */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* Bits of FD_ST1 */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ST1_MAM" data-ref="_M/ST1_MAM">ST1_MAM</dfn>		0x01		/* Missing Address Mark */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/ST1_WP" data-ref="_M/ST1_WP">ST1_WP</dfn>		0x02		/* Write Protect */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/ST1_ND" data-ref="_M/ST1_ND">ST1_ND</dfn>		0x04		/* No Data - unreadable */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ST1_OR" data-ref="_M/ST1_OR">ST1_OR</dfn>		0x10		/* OverRun */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ST1_CRC" data-ref="_M/ST1_CRC">ST1_CRC</dfn>		0x20		/* CRC error in data or addr */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/ST1_EOC" data-ref="_M/ST1_EOC">ST1_EOC</dfn>		0x80		/* End Of Cylinder */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/* Bits of FD_ST2 */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/ST2_MAM" data-ref="_M/ST2_MAM">ST2_MAM</dfn>		0x01		/* Missing Address Mark (again) */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ST2_BC" data-ref="_M/ST2_BC">ST2_BC</dfn>		0x02		/* Bad Cylinder */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ST2_SNS" data-ref="_M/ST2_SNS">ST2_SNS</dfn>		0x04		/* Scan Not Satisfied */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ST2_SEH" data-ref="_M/ST2_SEH">ST2_SEH</dfn>		0x08		/* Scan Equal Hit */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ST2_WC" data-ref="_M/ST2_WC">ST2_WC</dfn>		0x10		/* Wrong Cylinder */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ST2_CRC" data-ref="_M/ST2_CRC">ST2_CRC</dfn>		0x20		/* CRC error in data field */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ST2_CM" data-ref="_M/ST2_CM">ST2_CM</dfn>		0x40		/* Control Mark = deleted */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* Bits of FD_ST3 */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ST3_HA" data-ref="_M/ST3_HA">ST3_HA</dfn>		0x04		/* Head (Address) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ST3_DS" data-ref="_M/ST3_DS">ST3_DS</dfn>		0x08		/* drive is double-sided */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ST3_TZ" data-ref="_M/ST3_TZ">ST3_TZ</dfn>		0x10		/* Track Zero signal (1=track 0) */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ST3_RY" data-ref="_M/ST3_RY">ST3_RY</dfn>		0x20		/* drive is ready */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ST3_WP" data-ref="_M/ST3_WP">ST3_WP</dfn>		0x40		/* Write Protect */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ST3_FT" data-ref="_M/ST3_FT">ST3_FT</dfn>		0x80		/* Drive Fault */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* Values for FD_COMMAND */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/FD_RECALIBRATE" data-ref="_M/FD_RECALIBRATE">FD_RECALIBRATE</dfn>		0x07	/* move to track 0 */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/FD_SEEK" data-ref="_M/FD_SEEK">FD_SEEK</dfn>			0x0F	/* seek track */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/FD_READ" data-ref="_M/FD_READ">FD_READ</dfn>			0xE6	/* read with MT, MFM, SKip deleted */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/FD_WRITE" data-ref="_M/FD_WRITE">FD_WRITE</dfn>		0xC5	/* write with MT, MFM */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/FD_SENSEI" data-ref="_M/FD_SENSEI">FD_SENSEI</dfn>		0x08	/* Sense Interrupt Status */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/FD_SPECIFY" data-ref="_M/FD_SPECIFY">FD_SPECIFY</dfn>		0x03	/* specify HUT etc */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/FD_FORMAT" data-ref="_M/FD_FORMAT">FD_FORMAT</dfn>		0x4D	/* format one track */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/FD_VERSION" data-ref="_M/FD_VERSION">FD_VERSION</dfn>		0x10	/* get version code */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/FD_CONFIGURE" data-ref="_M/FD_CONFIGURE">FD_CONFIGURE</dfn>		0x13	/* configure FIFO operation */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/FD_PERPENDICULAR" data-ref="_M/FD_PERPENDICULAR">FD_PERPENDICULAR</dfn>	0x12	/* perpendicular r/w mode */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/FD_GETSTATUS" data-ref="_M/FD_GETSTATUS">FD_GETSTATUS</dfn>		0x04	/* read ST3 */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/FD_DUMPREGS" data-ref="_M/FD_DUMPREGS">FD_DUMPREGS</dfn>		0x0E	/* dump the contents of the fdc regs */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/FD_READID" data-ref="_M/FD_READID">FD_READID</dfn>		0xEA	/* prints the header of a sector */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/FD_UNLOCK" data-ref="_M/FD_UNLOCK">FD_UNLOCK</dfn>		0x14	/* Fifo config unlock */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/FD_LOCK" data-ref="_M/FD_LOCK">FD_LOCK</dfn>			0x94	/* Fifo config lock */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/FD_RSEEK_OUT" data-ref="_M/FD_RSEEK_OUT">FD_RSEEK_OUT</dfn>		0x8f	/* seek out (i.e. to lower tracks) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/FD_RSEEK_IN" data-ref="_M/FD_RSEEK_IN">FD_RSEEK_IN</dfn>		0xcf	/* seek in (i.e. to higher tracks) */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* the following commands are new in the 82078. They are not used in the</i></td></tr>
<tr><th id="91">91</th><td><i> * floppy driver, except the first three. These commands may be useful for apps</i></td></tr>
<tr><th id="92">92</th><td><i> * which use the FDRAWCMD interface. For doc, get the 82078 spec sheets at</i></td></tr>
<tr><th id="93">93</th><td><i> * <a href="http://www.intel.com/design/archives/periphrl/docs/29046803.htm">http://www.intel.com/design/archives/periphrl/docs/29046803.htm</a> */</i></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/FD_PARTID" data-ref="_M/FD_PARTID">FD_PARTID</dfn>		0x18	/* part id ("extended" version cmd) */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/FD_SAVE" data-ref="_M/FD_SAVE">FD_SAVE</dfn>			0x2e	/* save fdc regs for later restore */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/FD_DRIVESPEC" data-ref="_M/FD_DRIVESPEC">FD_DRIVESPEC</dfn>		0x8e	/* drive specification: Access to the</u></td></tr>
<tr><th id="98">98</th><td><u>					 * 2 Mbps data transfer rate for tape</u></td></tr>
<tr><th id="99">99</th><td><u>					 * drives */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/FD_RESTORE" data-ref="_M/FD_RESTORE">FD_RESTORE</dfn>		0x4e    /* later restore */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/FD_POWERDOWN" data-ref="_M/FD_POWERDOWN">FD_POWERDOWN</dfn>		0x27	/* configure FDC's powersave features */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/FD_FORMAT_N_WRITE" data-ref="_M/FD_FORMAT_N_WRITE">FD_FORMAT_N_WRITE</dfn>	0xef    /* format and write in one go. */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/FD_OPTION" data-ref="_M/FD_OPTION">FD_OPTION</dfn>		0x33	/* ISO format (which is a clean way to</u></td></tr>
<tr><th id="105">105</th><td><u>					 * pack more sectors on a track) */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* DMA commands */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/DMA_READ" data-ref="_M/DMA_READ">DMA_READ</dfn>	0x46</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/DMA_WRITE" data-ref="_M/DMA_WRITE">DMA_WRITE</dfn>	0x4A</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* FDC version return types */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/FDC_NONE" data-ref="_M/FDC_NONE">FDC_NONE</dfn>	0x00</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/FDC_UNKNOWN" data-ref="_M/FDC_UNKNOWN">FDC_UNKNOWN</dfn>	0x10	/* DO NOT USE THIS TYPE EXCEPT IF IDENTIFICATION</u></td></tr>
<tr><th id="114">114</th><td><u>				   FAILS EARLY */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/FDC_8272A" data-ref="_M/FDC_8272A">FDC_8272A</dfn>	0x20	/* Intel 8272a, NEC 765 */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/FDC_765ED" data-ref="_M/FDC_765ED">FDC_765ED</dfn>	0x30	/* Non-Intel 1MB-compatible FDC, can't detect */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/FDC_82072" data-ref="_M/FDC_82072">FDC_82072</dfn>	0x40	/* Intel 82072; 8272a + FIFO + DUMPREGS */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/FDC_82072A" data-ref="_M/FDC_82072A">FDC_82072A</dfn>	0x45	/* 82072A (on Sparcs) */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/FDC_82077_ORIG" data-ref="_M/FDC_82077_ORIG">FDC_82077_ORIG</dfn>	0x51	/* Original version of 82077AA, sans LOCK */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/FDC_82077" data-ref="_M/FDC_82077">FDC_82077</dfn>	0x52	/* 82077AA-1 */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/FDC_82078_UNKN" data-ref="_M/FDC_82078_UNKN">FDC_82078_UNKN</dfn>	0x5f	/* Unknown 82078 variant */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/FDC_82078" data-ref="_M/FDC_82078">FDC_82078</dfn>	0x60	/* 44pin 82078 or 64pin 82078SL */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/FDC_82078_1" data-ref="_M/FDC_82078_1">FDC_82078_1</dfn>	0x61	/* 82078-1 (2Mbps fdc) */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/FDC_S82078B" data-ref="_M/FDC_S82078B">FDC_S82078B</dfn>	0x62	/* S82078B (first seen on Adaptec AVA-2825 VLB</u></td></tr>
<tr><th id="125">125</th><td><u>				 * SCSI/EIDE/Floppy controller) */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/FDC_87306" data-ref="_M/FDC_87306">FDC_87306</dfn>	0x63	/* National Semiconductor PC 87306 */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * Beware: the fdc type list is roughly sorted by increasing features.</i></td></tr>
<tr><th id="130">130</th><td><i> * Presence of features is tested by comparing the FDC version id with the</i></td></tr>
<tr><th id="131">131</th><td><i> * "oldest" version that has the needed feature.</i></td></tr>
<tr><th id="132">132</th><td><i> * If during FDC detection, an obscure test fails late in the sequence, don't</i></td></tr>
<tr><th id="133">133</th><td><i> * assign FDC_UNKNOWN. Else the FDC will be treated as a dumb 8272a, or worse.</i></td></tr>
<tr><th id="134">134</th><td><i> * This is especially true if the tests are unneeded.</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/FD_RESET_DELAY" data-ref="_M/FD_RESET_DELAY">FD_RESET_DELAY</dfn> 20</u></td></tr>
<tr><th id="138">138</th><td><u>#<span data-ppcond="2">endif</span></u></td></tr>
<tr><th id="139">139</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../drivers/block/floppy.c.html'>linux-4.14.y/drivers/block/floppy.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
