Integer instructions latency and throughput

Instructions with no explicit operands



Latency/throughput: clc 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2718       3007      10222      10122          0          0          0 
      2412       2667      10222      10122          0          0          0 
      2416       2670      10222      10122          0          0          0 
      2415       2671      10222      10122          0          0          0 
      2375       2628      10222      10122          0          0          0 
      2381       2627      10222      10122          0          0          0 
      2383       2632      10222      10122          0          0          0 
      2381       2629      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2686       3058      10222      10122          0          0          0 
      2340       2668      10222      10122          0          0          0 
      2345       2669      10222      10122          0          0          0 
      2339       2667      10222      10122          0          0          0 
      2304       2626      10222      10122          0          0          0 
      2306       2628      10222      10122          0          0          0 
      2302       2627      10222      10122          0          0          0 
      2304       2627      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2972       3321      10222      10122        117          2      10153 
      4370       4892      10222      10126        111          2      10144 
      3572       3976      10222      10126         92          1      10156 
      2434       2715      10222      10122        113          2      10166 
      2534       2866      10222      10122        116          2      10169 
      3814       4241      10222      10125        110          2      10157 
      4450       4987      10222      10123         95          2      10139 
      3717       4196      10222      10125         92          4      10131 


Latency/throughput: stc 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2838       3023      10222      10122       2468       2503          0 
      2509       2672      10222      10122       2468       2506          0 
      2510       2672      10222      10122       2470       2504          0 
      2468       2628      10222      10122       2472       2506          0 
      2472       2631      10222      10122       2472       2506          0 
      2470       2630      10222      10122       2472       2506          0 
      2467       2631      10222      10122       2472       2506          0 
      2467       2631      10222      10122       2472       2506          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2965       3207      10222      10122          1          0       2774 
      3380       3619      10222      10123          1          0       3016 
      3261       3482      10222      10122          1          0       2729 
      3571       3840      10222      10122          1          0       3117 
      3489       3727      10222      10122          4          0       3418 
      3221       3488      10222      10122          1          0       2830 
      3084       3309      10222      10122          1          0       2876 
      2860       3085      10222      10125          0          0       2627 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2650       3024      10222      10122       2613          0      10157 
      2340       2672      10222      10122       2610          0      10154 
      2345       2672      10222      10122       2610          0      10154 
      2347       2675      10222      10122       2610          0      10154 
      2307       2630      10222      10122       2606          0      10150 
      2311       2630      10222      10122       2606          0      10150 
      2313       2630      10222      10122       2606          0      10150 
      2313       2631      10222      10122       2606          0      10150 


Latency/throughput: cmc 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9113      10376      10222      10122       2459       2479          0 
      8766       9989      10222      10122       2469       2474          0 
      8756       9990      10222      10122       2460       2478          0 
      8743       9990      10222      10122       2464       2481          0 
      8747       9989      10222      10122       2464       2481          0 
      8757       9989      10222      10122       2464       2481          0 
      8765       9991      10222      10122       2464       2481          0 
      8776       9989      10222      10122       2464       2481          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9090      10391      10222      10122          0          0       2531 
      8747       9989      10222      10122          0          0       2530 
      8757       9989      10222      10122          0          0       2534 
      8767       9991      10222      10122          0          0       2530 
      8775       9990      10222      10122          0          0       2530 
      8776       9991      10222      10122          0          0       2530 
      8764       9991      10222      10122          0          0       2530 
      8756       9991      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9111      10401      10222      10122       2659          0      10156 
      8743       9990      10222      10122       2651          0      10146 
      8750       9992      10222      10122       2653          0      10157 
      8758       9991      10222      10122       2644          0      10130 
      8768       9989      10222      10122       2644          0      10130 
      8777       9989      10222      10122       2644          0      10130 
      8773       9989      10222      10122       2644          0      10130 
      8768       9990      10222      10122       2644          0      10130 


Latency/throughput: cld 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     35535      40583      10222      30122          0       4997          0 
     35274      40170      10222      30122          0       4998          0 
     35183      40172      10222      30122          0       4998          0 
     35241      40171      10222      30122          0       4998          0 
     35228      40168      10222      30122          0       4998          0 
     35151      40129      10222      30122          0       5000          0 
     35234      40130      10222      30122          0       5000          0 
     35141      40131      10222      30122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35587      40555      10222      30122          0          0       5000 
     35227      40171      10222      30122          0          0       5000 
     35201      40169      10222      30122          0          0       5000 
     35230      40129      10222      30122          0          0       5000 
     35139      40131      10222      30122          0          0       5000 
     35234      40130      10222      30122          0          0       5000 
     35163      40130      10222      30122          0          0       5000 
     35193      40131      10222      30122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     35548      40563      10222      30122      10107          0      30132 
     35226      40172      10222      30122      10107          0      30132 
     35217      40129      10222      30122      10103          0      30128 
     35145      40129      10222      30122      10103          0      30128 
     35240      40130      10222      30122      10103          0      30128 
     35145      40130      10222      30122      10103          0      30128 
     35212      40129      10222      30122      10103          0      30128 
     35190      40130      10222      30122      10103          0      30128 


Latency/throughput: std 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36832      40607      10222      30132          1       4999          0 
     36354      40171      10222      30122          0       4998          0 
     36449      40170      10222      30122          0       4998          0 
     36317      40130      10222      30122          0       5000          0 
     36398      40131      10222      30122          0       5000          0 
     36346      40129      10222      30122          0       5000          0 
     36351      40129      10222      30122          0       5000          0 
     36392      40130      10222      30122          0       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35577      40610      10222      30132          0          0       5001 
     35270      40170      10222      30122          0          0       5000 
     35141      40130      10222      30122          0          0       5000 
     35228      40129      10222      30122          0          0       5000 
     35167      40132      10222      30122          0          0       5000 
     35183      40131      10222      30122          0          0       5000 
     35220      40129      10222      30122          0          0       5000 
     35145      40131      10222      30122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     36634      41736      10222      30132      10115          0      30149 
     35201      40171      10222      30122      10107          0      30132 
     35215      40171      10222      30122      10107          0      30132 
     35252      40170      10222      30122      10107          0      30132 
     35145      40130      10222      30122      10103          0      30128 
     35236      40129      10222      30122      10103          0      30128 
     35145      40132      10222      30122      10103          0      30128 
     35211      40131      10222      30122      10103          0      30128 


Latency/throughput: nop 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2546       3004      10222      10122          0          0          0 
      2260       2668      10222      10122          0          0          0 
      2263       2667      10222      10122          0          0          0 
      2225       2629      10222      10122          0          0          0 
      2225       2629      10222      10122          0          0          0 
      2229       2628      10222      10122          0          0          0 
      2228       2629      10222      10122          0          0          0 
      2226       2628      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2430       2968      10222      10122          0          0          0 
      2267       2667      10222      10122          0          0          0 
      2268       2670      10222      10122          0          0          0 
      2264       2669      10222      10122          0          0          0 
      2264       2669      10222      10122          0          0          0 
      2235       2629      10222      10122          0          0          0 
      2233       2629      10222      10122          0          0          0 
      2233       2628      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2769       3053      10222      10122        103          0      10150 
      2421       2669      10222      10122        103          0      10150 
      2421       2671      10222      10122        103          0      10150 
      2420       2670      10222      10122        103          0      10150 
      2420       2667      10222      10122        103          0      10150 
      2383       2630      10222      10122        101          0      10146 
      2379       2629      10222      10122        101          0      10146 
      2381       2628      10222      10122        101          0      10146 


Latency/throughput: pause 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1192363    1403679      10222      40122          0          0          0 
   1230082    1405324      10223      40431         74         79          3 
   1234081    1419709      10223      41213        181        200          4 
   1155324    1402599      10222      40122          0          0          0 
   1155397    1402599      10222      40122          0          0          0 
   1157243    1405539      10222      40495         63         65          1 
   1121384    1402602      10222      40122          0          0          0 
   1121422    1402653      10222      40122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1191839    1402988      10222      40122          0          0          0 
   1191461    1402600      10222      40122          0          0          0 
   1191433    1402599      10222      40122          0          0          0 
   1189954    1405392      10222      40489          5          8         89 
   1155397    1402655      10222      40122          0          0          0 
   1162901    1405459      10222      40489          5          8         88 
   1141405    1405481      10223      40451          3          3         72 
   1142874    1405413      10222      40489          5          8         89 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1234934    1405558      10222      40489      10234          2      40542 
   1191502    1402601      10222      40122      10112          0      40152 
   1227477    1429109      10222      41494      10671          2      41625 
   1197444    1422981      10223      41179      10562          1      41286 
   1183194    1405330      10222      40489      10234          2      40541 
   1121396    1402648      10222      40122      10122          0      40180 
   1121408    1402654      10222      40122      10102          0      40124 
   1121414    1402654      10222      40122      10102          0      40124 


Latency/throughput: lfence 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37298      43865      10222      20122          0          0          0 
     36624      43137      10222      20122          0          0          0 
     36642      43136      10222      20122          0          0          0 
     36579      43035      10222      20122          0          0          0 
     36521      43036      10222      20122          0          0          0 
     36608      43033      10222      20122          0          0          0 
     36511      43037      10222      20122          0          0          0 
     36603      43036      10222      20122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35754      43392      10222      20122          0          0          0 
     35498      43138      10222      20122          0          0          0 
     35583      43137      10222      20122          0          0          0 
     35482      43138      10222      20122          0          0          0 
     35571      43136      10222      20122          0          0          0 
     35427      43035      10222      20122          0          0          0 
     35447      43035      10222      20122          0          0          0 
     35474      43034      10222      20122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     37978      43332      10222      20122        111          0      20149 
     37861      43139      10222      20122        111          0      20150 
     37786      43136      10222      20122        111          0      20149 
     37784      43034      10222      20122        101          0      20123 
     37685      43036      10222      20122        101          0      20123 
     37782      43035      10222      20122        101          0      20123 
     37695      43036      10222      20122        101          0      20123 
     37766      43034      10222      20122        101          0      20123 


Latency/throughput: mfence 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    476045     560368      10222      70122          0          0          0 
    475831     560176      10222      70122          0          0          0 
    475843     560129      10222      70122          0          0          0 
    475791     560132      10222      70122          0          0          0 
    504382     562979      10222      70489         62         64          1 
    461467     560175      10222      70122          0          0          0 
    461399     560131      10222      70122          0          0          0 
    461350     560130      10222      70122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    491321     560362      10222      70122          0      10000         98 
    491225     560174      10222      70122          0      10000         98 
    491227     560175      10222      70122          0      10000         98 
    491122     560129      10222      70122          0      10000        100 
    523289     562950      10222      70489          5      10008        188 
    475843     560130      10222      70122          0      10000        100 
    475773     560130      10222      70122          0      10000        100 
    475843     560130      10222      70122          0      10000        100 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    491414     560363      10222      70122      30009      10000      60133 
    491189     560177      10222      70122      30009      10000      60133 
    519576     562956      10222      70489      30121      10002      60515 
    475839     560178      10222      70122      30009      10000      60133 
    475819     560132      10222      70122      30003      10000      60125 
    507789     564979      10223      70432      29991       9979      60466 
    475885     560174      10222      70122      30009      10000      60133 
    475773     560131      10222      70122      30003      10000      60125 


Latency/throughput: sfence 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     51078      60183      10222      20122          0          0       7546 
     51006      59991      10222      20122          0          0       7530 
     50933      59995      10222      20122          0          0       7530 
     50961      59993      10222      20122          0          0       7530 
     50995      59992      10222      20122          0          0       7530 
     50916      59995      10222      20122          0          0       7483 
     51011      59993      10222      20122          0          0       7483 
     50933      59994      10222      20122          0          0       7483 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     54428      60044      10222      20122       2470      10000          0 
     54316      59929      10222      20122       2518      10001          0 
     54260      59935      10222      20122       2518      10001          0 
     54345      59936      10222      20122       2518      10001          0 
     54274      59907      10222      20122       2518      10001          0 
     54236      59897      10222      20122       2518      10001          0 
     54331      59910      10222      20122       2518      10001          0 
     54238      59892      10222      20122       2518      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     51149      60189      10222      20122        111          0      20148 
     50971      59991      10222      20122        111          0      20152 
     50927      59994      10222      20122        111          0      20152 
     51011      59994      10222      20122        111          0      20149 
     50920      59994      10222      20122        111          0      20149 
     50984      59995      10222      20122        101          0      20124 
     50975      59993      10222      20122        101          0      20124 
     50923      59994      10222      20122        101          0      20124 




Latency: cbw

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8972      10215      10222      10122       2468       2480          0 
      8771       9993      10222      10122       2461       2475          0 
      8758       9990      10222      10122       2467       2481          0 
      8752       9992      10222      10122       2463       2480          0 
      8743       9992      10222      10122       2466       2482          0 
      8741       9989      10222      10122       2464       2483          0 
      8753       9992      10222      10122       2464       2482          0 
      8763       9992      10222      10122       2464       2482          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8967      10216      10222      10122          0          0       2508 
      8760       9991      10222      10122          0          0       2521 
      8750       9991      10222      10122          0          0       2510 
      8744       9992      10222      10122          0          0       2516 
      8746       9993      10222      10122          0          0       2514 
      8750       9991      10222      10122          0          0       2514 
      8762       9991      10222      10122          0          0       2514 
      8772       9993      10222      10122          0          0       2514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8941      10220      10222      10122       2652          0      10143 
      8753       9993      10222      10122       2650          0      10151 
      8759       9991      10222      10122       2641          0      10133 
      8773       9994      10222      10122       2641          0      10133 
      8780       9992      10222      10122       2641          0      10133 
      8774       9993      10222      10122       2641          0      10133 
      8766       9994      10222      10122       2641          0      10133 
      8750       9992      10222      10122       2641          0      10133 


Throughput: xor eax,eax / cbw 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4726       5380      20222      20152      20122       2412          0 
      4528       5149      20222      20154      20122       2383          0 
      4524       5147      20222      20153      20122       2373          0 
      4486       5107      20222      20157      20122       2386          0 
      4483       5107      20222      20157      20122       2386          0 
      4477       5107      20222      20157      20122       2386          0 
      4478       5109      20222      20157      20122       2386          0 
      4470       5106      20222      20157      20122       2386          0 


Latency: cwde

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10075      11495      10222      10122       2500       2501          0 
      8836      10065      10222      10122       2499       2501          0 
      8845      10066      10222      10122       2499       2501          0 
      8840      10067      10222      10122       2499       2501          0 
      8798      10028      10222      10122       2501       2501          0 
      8783      10028      10222      10122       2501       2501          0 
      8780      10031      10222      10122       2501       2501          0 
      8775      10028      10222      10122       2501       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9782      11143      10222      10122          0          0       2501 
      8848      10065      10222      10122          0          0       2502 
      8840      10066      10222      10122          0          0       2502 
      8796      10030      10222      10122          0          0       2501 
      8783      10028      10222      10122          0          0       2501 
      8778      10029      10222      10122          0          0       2501 
      8782      10030      10222      10122          0          0       2501 
      8790      10028      10222      10122          0          0       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8973      10255      10222      10122       2604          0      10132 
      8814      10064      10222      10122       2605          0      10132 
      8822      10066      10222      10122       2605          0      10132 
      8802      10028      10222      10122       2602          0      10128 
      8810      10027      10222      10122       2602          0      10128 
      8808      10026      10222      10122       2602          0      10128 
      8799      10029      10222      10122       2602          0      10128 
      8792      10027      10222      10122       2602          0      10128 


Throughput: xor eax,eax / cwde 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9098      10376      20222      20139      20122       2501          0 
      8919      10167      20222      20137      20122       2501          0 
      8929      10165      20222      20137      20122       2501          0 
      8897      10126      20222      20133      20122       2501          0 
      8892      10128      20222      20133      20122       2501          0 
      8881      10127      20222      20133      20122       2501          0 
      8869      10127      20222      20133      20122       2501          0 
      8861      10127      20222      20133      20122       2501          0 


Latency: cdqe

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8923      10184      10222      10122       2460       2481          0 
      8761       9993      10222      10122       2464       2482          0 
      8772       9993      10222      10122       2464       2482          0 
      8782       9991      10222      10122       2463       2484          0 
      8778       9993      10222      10122       2464       2482          0 
      8763       9991      10222      10122       2464       2482          0 
      8755       9992      10222      10122       2464       2483          0 
      8743       9990      10222      10122       2464       2483          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9575      11286      10222      10122          0          0       2513 
      8487       9992      10222      10122          0          0       2513 
      8491       9990      10222      10122          0          0       2511 
      8501       9990      10222      10122          0          0       2518 
      8497       9991      10222      10122          0          0       2511 
      8489       9989      10222      10122          0          0       2511 
      8479       9990      10222      10122          0          0       2514 
      8473       9990      10222      10122          0          0       2514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8674      10186      10222      10122       2649          0      10137 
      8501       9991      10222      10122       2658          0      10151 
      8491       9990      10222      10122       2653          0      10150 
      8485       9992      10222      10122       2650          0      10151 
      8475       9990      10222      10122       2641          0      10133 
      8468       9991      10222      10122       2641          0      10133 
      8479       9991      10222      10122       2641          0      10133 
      8491       9992      10222      10122       2641          0      10133 


Throughput: xor eax,eax / cdqe 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5140       5865      20222      20148      20122       2423          0 
      4511       5149      20222      20150      20122       2369          0 
      4472       5110      20222      20157      20122       2386          0 
      4472       5109      20222      20157      20122       2386          0 
      4476       5107      20222      20157      20122       2386          0 
      4480       5110      20222      20157      20122       2386          0 
      4483       5108      20222      20157      20122       2386          0 
      4489       5108      20222      20157      20122       2386          0 


Latency: cwd

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14575      10198      10222      20122       6599       2238          0 
     14432      10070      10222      20122       6761       2771          0 
     14437      10071      10222      20122       6601       4403          0 
     14357      10032      10222      20122       6601       4552          0 
     14329      10031      10222      20122       6601       4552          0 
     14333      10032      10222      20122       6601       4552          0 
     14357      10030      10222      20122       6601       4552          0 
     14377      10030      10222      20122       6601       4552          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9006      10275      10222      20122          0          0       4528 
      8822      10074      10222      20122          0          0       4363 
      8814      10072      10222      20122          0          0       2361 
      8784      10031      10222      20122          0          0       2214 
      8793      10032      10222      20122          0          0       2009 
      8804      10033      10222      20122          0          0       2214 
      8816      10032      10222      20122          0          0       2214 
      8812      10031      10222      20122          0          0       2009 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8741      10281      10222      20122       6481          0      20142 
      8555      10071      10222      20122       6749          0      20142 
      8511      10032      10222      20122       6744          0      20136 
      8499      10030      10222      20122       6744          0      20136 
      8507      10031      10222      20122       6744          0      20136 
      8510      10030      10222      20122       6744          0      20136 
      8523      10031      10222      20122       6744          0      20136 
      8535      10031      10222      20122       6744          0      20136 


Throughput: xor eax,eax / cwd 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8796      10346      20222      30140      30122       6144          0 
      8653      10166      20222      30148      30122       6146          0 
      8650      10167      20222      30145      30122       6139          0 
      8612      10132      20222      30141      30122       6138          0 
      8600      10130      20222      30141      30122       6138          0 
      8590      10128      20222      30141      30122       6138          0 
      8588      10131      20222      30141      30122       6138          0 
      8594      10129      20222      30141      30122       6138          0 


Latency: cdq

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9333      11000      10222      10122       4375          0          0 
      8531      10065      10222      10122       4376          0          0 
      8539      10068      10222      10122       4376          0          0 
      8545      10066      10222      10122       4376          0          0 
      8521      10183      10222      10154       4381          7          1 
      8673      10195      10222      10154       4385          7          0 
      8534      10027      10222      10122       4377          0          0 
      8528      10027      10222      10122       4377          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8709      10265      10222      10122          0          0          0 
      8547      10065      10222      10122          0          0          0 
      8557      10068      10222      10122          0          0          0 
      8533      10027      10222      10122          0          0          0 
      8537      10027      10222      10122          0          0          0 
      8526      10029      10222      10122          0          0          0 
      8517      10027      10222      10122          0          0          0 
      8513      10027      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9524      10495      10222      10122       5734          0      10134 
      9139      10068      10222      10122       5732          0      10132 
      9129      10067      10222      10122       5732          0      10132 
      9080      10028      10222      10122       5729          0      10128 
      9075      10028      10222      10122       5729          0      10128 
      9066      10032      10222      10122       5729          0      10128 
      9076      10028      10222      10122       5729          0      10128 
      9088      10028      10222      10122       5729          0      10128 


Throughput: xor eax,eax / cdq 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9079      10328      20222      20137      20122       5021          0 
      8930      10166      20222      20137      20122       5022          0 
      8918      10166      20222      20137      20122       5022          0 
      8877      10129      20222      20133      20122       5022          0 
      8867      10129      20222      20133      20122       5022          0 
      8865      10130      20222      20133      20122       5022          0 
      8871      10128      20222      20133      20122       5022          0 
      8887      10130      20222      20133      20122       5022          0 


Latency: cqo

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4764       5439      10222      10122       5032          0          0 
      4520       5162      10222      10122       5048          0          0 
      4516       5160      10222      10122       5048          0          0 
      4522       5165      10222      10122       5048          0          0 
      4494       5131      10222      10122       5050          0          0 
      4498       5132      10222      10122       5049          0          0 
      4502       5132      10222      10122       5049          0          0 
      4504       5131      10222      10122       5049          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4924       5428      10222      10122          0          0          0 
      4685       5166      10222      10122          0          0          0 
      4651       5133      10222      10122          0          0          0 
      4647       5133      10222      10122          0          0          0 
      4678       5171      10222      10122          0          0          0 
      4641       5134      10222      10122          0          0          0 
      4636       5133      10222      10122          0          0          0 
      4639       5137      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4907       5411      10222      10122       5078          0      10195 
      4675       5161      10222      10122       5076          0      10238 
      4643       5131      10222      10122       5064          0      10189 
      4639       5131      10222      10122       5064          0      10189 
      4637       5131      10222      10122       5064          0      10189 
      4639       5131      10222      10122       5064          0      10189 
      4639       5131      10222      10122       5064          0      10189 
      4643       5131      10222      10122       5064          0      10189 


Throughput: xor eax,eax / cqo 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5129       5853      20222      20246      20122       5052          0 
      4538       5175      20222      20246      20122       5060          0 
      4536       5169      20222      20240      20122       5058          0 
      4542       5175      20222      20191      20122       5061          0 
      4506       5131      20222      20233      20122       5055          0 
      4509       5131      20222      20233      20122       5055          0 
      4504       5130      20222      20233      20122       5055          0 
      4502       5130      20222      20233      20122       5055          0 


Instructions with one operand



Latency: inc r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8669      10191      10222      10168      10122       2440          0 
      8489       9991      10222      10151      10122       2437          0 
      8483       9993      10222      10152      10122       2444          0 
      8473       9992      10222      10155      10122       2440          0 
      8467       9990      10222      10134      10122       2447          0 
      8481       9992      10222      10134      10122       2447          0 
      8487       9990      10222      10134      10122       2447          0 
      8495       9990      10222      10134      10122       2447          0 


Latency: inc r8high

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8921      10184      10222      10152      10122       2464          0 
      8747       9993      10222      10152      10122       2465          0 
      8745       9993      10222      10155      10122       2462          0 
      8753       9994      10222      10159      10122       2462          0 
      8763       9994      10222      10129      10122       2463          0 
      8776       9994      10222      10129      10122       2463          0 
      8782       9993      10222      10129      10122       2463          0 
      8772       9994      10222      10129      10122       2463          0 


Latency: inc r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8913      10184      10222      10164      10122       2469          0 
      8747       9992      10222      10157      10122       2462          0 
      8757       9990      10222      10152      10122       2462          0 
      8762       9988      10222      10127      10122       2467          0 
      8776       9992      10222      10127      10122       2463          0 
      8778       9990      10222      10127      10122       2463          0 
      8765       9988      10222      10127      10122       2463          0 
      8759       9989      10222      10127      10122       2467          0 


Latency: inc r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8898      10147      10222      10151      10122       2463          0 
      8776       9990      10222      10149      10122       2454          0 
      8774       9990      10222      10156      10122       2458          0 
      8767       9992      10222      10159      10122       2465          0 
      8755       9991      10222      10133      10122       2461          0 
      8747       9990      10222      10133      10122       2461          0 
      8741       9992      10222      10133      10122       2461          0 
     34919      13227      10223      10652      10413       2579          0 


Latency: inc r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9548      10168      10222      10152      10122       2463          0 
      9389       9991      10222      10154      10122       2466          0 
      9381       9990      10222      10154      10122       2465          0 
      9365       9990      10222      10127      10122       2463          0 
      9357       9989      10222      10127      10122       2467          0 
      9345       9991      10222      10127      10122       2463          0 
      9355       9990      10222      10127      10122       2463          0 
      9365       9990      10222      10127      10122       2463          0 


Throughput: inc r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2652       3619      10222      10164       2481       2504         -1 
      2635       2978      10222      10122       2475       2505         -1 
      2637       2979      10222      10122       2475       2505         -1 
      2635       2978      10222      10122       2475       2505         -1 
      2639       2978      10222      10122       2475       2505         -1 
      2637       2979      10222      10122       2475       2505         -1 
      2640       2976      10222      10122       2475       2505         -1 
      2638       2978      10222      10122       2475       2505         -1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3631       4272      10222      10122          0          0       2534 
      2509       2951      10222      10122          0          0       2535 
      2507       2947      10222      10122          0          0       2538 
      2494       2932      10222      10122          0          0       2534 
      2499       2934      10222      10122          0          0       2534 
      2503       2938      10222      10122          0          0       2534 
      2495       2934      10222      10122          0          0       2534 
      2495       2933      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2720       3198      10222      10122       2614          0      10192 
      2490       2927      10222      10122       2603          0      10208 
      2496       2932      10222      10122       2605          0      10163 
      2490       2925      10222      10122       2597          0      10165 
      2484       2922      10222      10122       2597          0      10165 
      2486       2926      10222      10122       2597          0      10165 
      2480       2924      10222      10122       2597          0      10165 
      2484       2924      10222      10122       2597          0      10165 


Throughput: inc r8high

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2714       3093      10222      10122       2476       2501          0 
      2563       2920      10222      10122       2480       2502          0 
      2629       2992      10222      10122       2471       2497          0 
      2621       2984      10222      10122       2472       2493          0 
      2625       2992      10222      10122       2480       2497          0 
      2627       2993      10222      10122       2474       2495          0 
      2623       2990      10222      10122       2474       2495          0 
      2621       2991      10222      10122       2474       2495          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2855       3155      10222      10122          0          0       2537 
      2597       2873      10222      10122          0          0       2535 
      2625       2909      10222      10122          0          0       2536 
      2783       3076      10222      10122          0          0       2542 
      2754       3048      10222      10122          0          0       2537 
      2760       3050      10222      10122          0          0       2537 
      2759       3051      10222      10122          0          0       2537 
      2758       3048      10222      10122          0          0       2537 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2876       3074      10222      10124       2616          0      10156 
      2771       2963      10222      10122       2620          0      10173 
      2763       2953      10222      10122       2613          0      10155 
      2766       2952      10222      10122       2613          0      10155 
      2767       2953      10222      10122       2613          0      10155 
      2769       2954      10222      10122       2613          0      10155 
      2770       2952      10222      10122       2613          0      10155 
      2767       2953      10222      10122       2613          0      10155 


Throughput: inc r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2817       3205      10222      10122       2464       2501          0 
      2585       2941      10222      10122       2473       2497          0 
      2568       2919      10222      10122       2473       2497          0 
      2567       2919      10222      10122       2473       2497          0 
      2567       2923      10222      10122       2473       2497          0 
      2568       2920      10222      10122       2473       2497          0 
      2562       2919      10222      10122       2473       2497          0 
      2567       2923      10222      10122       2473       2497          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2820       3215      10222      10122          0          0       2530 
      2535       2889      10222      10122          0          0       2533 
      2575       2934      10222      10122          0          0       2528 
      2568       2923      10222      10122          0          0       2530 
      2564       2919      10222      10122          0          0       2530 
      2565       2919      10222      10122          0          0       2530 
      2566       2922      10222      10122          0          0       2530 
      2564       2919      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3032       3456      10222      10122       2616          0      10152 
      2618       2985      10222      10122       2605          0      10186 
      2596       2961      10222      10122       2608          0      10170 
      2616       2986      10222      10122       2620          0      10175 
      2602       2967      10222      10122       2611          0      10161 
      2597       2969      10222      10122       2611          0      10161 
      2604       2972      10222      10122       2611          0      10161 
      2598       2969      10222      10122       2611          0      10161 


Throughput: inc r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2804       3189      10222      10122       2469       2497          0 
      2582       2938      10222      10122       2458       2499          0 
      2599       2954      10222      10122       2461       2494          0 
      2584       2941      10222      10122       2468       2498          0 
      2579       2936      10222      10122       2472       2500          0 
      2575       2934      10222      10122       2472       2500          0 
      2572       2934      10222      10122       2472       2500          0 
      2575       2938      10222      10122       2472       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2821       3223      10222      10122          0          0       2540 
      2605       2975      10222      10122          0          0       2536 
      2619       2989      10222      10122          0          0       2540 
      2611       2979      10222      10122          0          0       2535 
      2611       2976      10222      10122          0          0       2535 
      2611       2975      10222      10122          0          0       2535 
      2617       2980      10222      10122          0          0       2535 
      2613       2977      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2988       3185      10222      10122       2618          0      10158 
      2793       2980      10222      10122       2616          0      10167 
      2779       2960      10222      10122       2614          0      10180 
      2797       2981      10222      10122       2607          0      10145 
      2756       2935      10222      10122       2608          0      10141 
      2797       2980      10222      10122       2607          0      10145 
      2753       2937      10222      10122       2608          0      10141 
      2795       2979      10222      10122       2607          0      10145 


Throughput: inc r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2755       3140      10222      10122       2470       2501          0 
      2550       2905      10222      10122       2474       2498          0 
      2570       2924      10222      10122       2470       2497          0 
      2516       2863      10222      10122       2475       2497          0 
      2581       2939      10222      10122       2476       2499          0 
      2563       2919      10222      10122       2473       2497          0 
      2564       2920      10222      10122       2473       2497          0 
      2564       2920      10222      10122       2473       2497          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2742       3231      10222      10122          0          0       2536 
      2532       2985      10222      10122          0          0       2535 
      2524       2976      10222      10122          0          0       2535 
      2530       2976      10222      10122          0          0       2534 
      2563       3015      10222      10122          0          0       2541 
      2555       3008      10222      10122          0          0       2538 
      2528       2968      10222      10122          0          0       2535 
      2564       3012      10222      10122          0          0       2538 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2754       3141      10222      10122       2615          0      10194 
      2581       2947      10222      10122       2614          0      10169 
      2581       2946      10222      10122       2614          0      10169 
      2583       2945      10222      10122       2614          0      10169 
      2583       2944      10222      10122       2614          0      10169 
      2549       2905      10222      10122       2610          0      10161 
      2589       2946      10222      10122       2614          0      10169 
      2587       2945      10222      10122       2614          0      10169 


Throughput with memory operand: inc [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14322      16376      10222      40184       2644       2730       6933 
      8798      10028      10222      40122       2571       3300       6670 
      8804      10030      10222      40122       2538       3332       6253 
      8772       9992      10222      40122       2571       3300       6669 
      8786       9990      10222      40122       2538       3333       6253 
      8793       9991      10222      40122       2571       3300       6669 
      8804       9992      10222      40122       2538       3333       6253 
      8789       9991      10222      40122       2571       3300       6669 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9224      10510      10222      40122       7526      10031       2749 
      8943      10202      10222      40122       7387      10017       2797 
      8909      10176      10222      40122       7520      10001       2893 
      8919      10194      10222      40122       7335      10002       2852 
      8931      10199      10222      40122       7531      10012       2731 
      8870      10118      10222      40122       7479      10003       2417 
      8866      10102      10222      40122       7522      10001       2802 
      8893      10124      10222      40122       7314      10001       2921 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9331      10296      10222      40122        945       6246      30153 
      9118      10075      10222      40122        904       6253      30144 
      9113      10074      10222      40122        904       6253      30144 
      9088      10037      10222      40122        902       6253      30140 
      9100      10036      10222      40122        902       6253      30140 
      9109      10035      10222      40122        902       6253      30140 
      9114      10038      10222      40122        902       6253      30140 
      9109      10036      10222      40122        902       6253      30140 


Latency with memory operand: inc [m32]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48330      55155      10222      30240      40124      16357          0 
     48065      54762      10222      30137      40122      16286          0 
     48172      54995      10222      30135      40122      16394          0 
     48124      54826      10222      30130      40122      16231          0 
     48069      54858      10222      30122      40122      16372          0 
     48077      54805      10222      30126      40122      16453          0 
     48164      54923      10222      30126      40122      16375          0 
     48031      54807      10222      30126      40122      16453          0 


Latency: dec r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8881      10152      10222      10164      10122       2462          0 
      8753       9993      10222      10151      10122       2463          0 
      8761       9990      10222      10130      10122       2465          0 
      8768       9991      10222      10130      10122       2465          0 
      8778       9991      10222      10130      10122       2465          0 
      8772       9991      10222      10130      10122       2465          0 
      8761       9991      10222      10130      10122       2465          0 
      8751       9991      10222      10130      10122       2465          0 


Latency: dec r8high

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8943      10183      10222      10166      10122       2461          0 
      8780       9994      10222      10151      10122       2461          0 
      8775       9997      10222      10153      10122       2467          0 
      8763       9994      10222      10129      10122       2467          0 
      8753       9994      10222      10129      10122       2467          0 
      8747       9997      10222      10129      10122       2467          0 
      8755       9995      10222      10129      10122       2467          0 
      8757       9994      10222      10129      10122       2467          0 


Latency: dec r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8921      10179      10222      10149      10122       2460          0 
      8749       9990      10222      10155      10122       2465          0 
      8741       9991      10222      10158      10122       2461          0 
      8749       9990      10222      10154      10122       2467          0 
      8763       9991      10222      10133      10122       2468          0 
      8770       9992      10222      10133      10122       2468          0 
      8778       9989      10222      10127      10122       2465          0 
      8775       9990      10222      10133      10122       2468          0 


Latency: dec r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8967      10221      10222      10166      10122       2465          0 
      8755       9992      10222      10158      10122       2462          0 
      8749       9993      10222      10152      10122       2460          0 
      8747       9990      10222      10151      10122       2466          0 
      8755       9990      10222      10130      10122       2462          0 
      8767       9992      10222      10130      10122       2462          0 
      8775       9991      10222      10130      10122       2462          0 
      8784       9992      10222      10129      10122       2466          0 


Latency: dec r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9548      10173      10222      10159      10122       2465          0 
      9383       9989      10222      10155      10122       2464          0 
      9375       9987      10222      10152      10122       2460          0 
      9367       9987      10222      10153      10122       2461          0 
      9359       9988      10222      10131      10122       2464          0 
      9343       9988      10222      10131      10122       2464          0 
      9347       9987      10222      10131      10122       2464          0 
      9361       9988      10222      10131      10122       2464          0 


Throughput: dec r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2809       3202      10222      10122       2457       2497          0 
      2561       2920      10222      10122       2464       2499          0 
      2631       2994      10222      10122       2462       2495          0 
      2614       2979      10222      10122       2462       2496          0 
      2617       2981      10222      10122       2462       2496          0 
      2581       2936      10222      10122       2460       2495          0 
      2617       2981      10222      10122       2462       2496          0 
      2577       2937      10222      10122       2460       2495          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2775       3171      10222      10122          0          0       2530 
      2599       2971      10222      10122          0          0       2528 
      2563       2931      10222      10122          0          0       2534 
      2558       2925      10222      10122          0          0       2531 
      2560       2926      10222      10122          0          0       2531 
      2559       2925      10222      10122          0          0       2531 
      2561       2925      10222      10122          0          0       2531 
      2563       2927      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2808       3202      10222      10122       2614          0      10192 
      2574       2931      10222      10122       2606          0      10212 
      2513       2862      10222      10122       2593          0      10176 
      2578       2933      10222      10122       2605          0      10163 
      2569       2925      10222      10122       2597          0      10165 
      2572       2926      10222      10122       2597          0      10165 
      2572       2927      10222      10122       2597          0      10165 
      2571       2925      10222      10122       2597          0      10165 


Throughput: dec r8high

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2788       3176      10222      10122       2467       2495          0 
      2563       2920      10222      10122       2469       2496          0 
      2685       3062      10222      10122       2469       2498          0 
      2668       3048      10222      10122       2463       2492          0 
      2672       3051      10222      10122       2463       2492          0 
      2670       3047      10222      10122       2463       2492          0 
      2667       3048      10222      10122       2463       2492          0 
      2671       3051      10222      10122       2463       2492          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2774       3164      10222      10122          0          0       2535 
      2563       2920      10222      10122          0          0       2534 
      2611       2975      10222      10122          0          0       2528 
      2625       2992      10222      10122          0          0       2534 
      2623       2990      10222      10122          0          0       2525 
      2627       2993      10222      10122          0          0       2525 
      2626       2990      10222      10122          0          0       2525 
      2621       2990      10222      10122          0          0       2525 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2783       3065      10222      10122       2604          0      10170 
      2611       2877      10222      10122       2609          0      10167 
      2791       3073      10222      10122       2624          0      10211 
      2764       3047      10222      10122       2611          0      10167 
      2768       3051      10222      10122       2611          0      10167 
      2765       3048      10222      10122       2611          0      10167 
      2764       3047      10222      10122       2611          0      10167 
      2764       3051      10222      10122       2611          0      10167 


Throughput: dec r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2673       3148      10222      10122       2472       2506          0 
      2482       2924      10222      10122       2470       2497          0 
      2432       2863      10222      10122       2475       2497          0 
      2492       2937      10222      10122       2476       2499          0 
      2479       2919      10222      10122       2473       2497          0 
      2479       2922      10222      10122       2473       2497          0 
      2474       2920      10222      10122       2473       2497          0 
      2476       2919      10222      10122       2473       2497          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3673       4185      10222      10122          0          0       2530 
      2549       2903      10222      10122          0          0       2532 
      2565       2924      10222      10122          0          0       2531 
      2578       2939      10222      10122          0          0       2538 
      2558       2919      10222      10122          0          0       2530 
      2557       2919      10222      10122          0          0       2530 
      2559       2923      10222      10122          0          0       2530 
      2555       2919      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3713       4236      10222      10122       2607          0      10166 
      2538       2894      10222      10122       2593          0      10177 
      2567       2935      10222      10122       2601          0      10157 
      2557       2919      10222      10122       2601          0      10149 
      2558       2922      10222      10122       2601          0      10149 
      2558       2919      10222      10122       2601          0      10149 
      2558       2919      10222      10122       2601          0      10149 
      2559       2923      10222      10122       2601          0      10149 


Throughput: dec r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2888       3192      10222      10122       2471       2498          0 
      2629       2904      10222      10122       2472       2499          0 
      2619       2898      10222      10122       2472       2500          0 
      2613       2894      10222      10122       2477       2505          0 
      2648       2928      10222      10122       2473       2501          0 
      2640       2924      10222      10122       2473       2500          0 
      2643       2927      10222      10122       2473       2500          0 
      2647       2925      10222      10122       2473       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2916       3329      10222      10122          0          0       2534 
      2535       2893      10222      10122          0          0       2535 
      2561       2921      10222      10122          0          0       2532 
      2579       2943      10222      10122          0          0       2537 
      2568       2935      10222      10122          0          0       2534 
      2565       2933      10222      10122          0          0       2534 
      2571       2937      10222      10122          0          0       2534 
      2568       2934      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2847       3256      10222      10122       2619          0      10163 
      2625       2999      10222      10122       2609          0      10162 
      2635       3013      10222      10122       2618          0      10181 
      2643       3019      10222      10122       2612          0      10177 
      2691       3070      10222      10122       2620          0      10186 
      2663       3037      10222      10122       2617          0      10185 
      2659       3034      10222      10122       2617          0      10185 
      2662       3034      10222      10122       2617          0      10185 


Throughput: dec r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2827       3222      10222      10122       2454       2498          0 
      2689       3061      10222      10122       2461       2500          0 
      2587       2944      10222      10122       2458       2492          0 
      2589       2945      10222      10122       2458       2492          0 
      2589       2945      10222      10122       2458       2492          0 
      2585       2943      10222      10122       2458       2492          0 
      2556       2907      10222      10122       2460       2500          0 
      2589       2944      10222      10122       2458       2492          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2807       3203      10222      10122          0          0       2540 
      2575       2938      10222      10122          0          0       2538 
      2589       2960      10222      10122          0          0       2535 
      2639       3015      10222      10122          0          0       2541 
      2635       3009      10222      10122          0          0       2538 
      2599       2967      10222      10122          0          0       2535 
      2641       3011      10222      10122          0          0       2538 
      2639       3008      10222      10122          0          0       2538 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2728       3203      10222      10122       2610          0      10151 
      2444       2871      10222      10122       2608          0      10166 
      2492       2925      10222      10122       2615          0      10198 
      2509       2944      10222      10122       2614          0      10169 
      2476       2903      10222      10122       2610          0      10161 
      2504       2941      10222      10122       2614          0      10169 
      2506       2945      10222      10122       2614          0      10169 
      2504       2943      10222      10122       2614          0      10169 


Throughput with memory operand: dec [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8742      10274      10222      40122       2592       3323       6673 
      8560      10068      10222      40122       2534       3331       6253 
      8552      10067      10222      40122       2568       3300       6670 
      8542      10066      10222      40122       2535       3331       6253 
      8532      10068      10222      40122       2567       3300       6670 
      8499      10029      10222      40122       2534       3333       6253 
      8508      10028      10222      40122       2567       3300       6669 
      8517      10030      10222      40122       2534       3333       6253 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8477      10300      10222      40122       7501      10023       3360 
      8281      10068      10222      40122       7086      10000       3334 
      8273      10069      10222      40122       7503      10000       3334 
      8277      10068      10222      40122       7086      10000       3333 
      8255      10030      10222      40122       7503      10000       3333 
      8267      10031      10222      40122       7087      10000       3333 
      8273      10031      10222      40122       7503      10000       3333 
      8279      10031      10222      40122       7087      10000       3333 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8973      10232      10222      40122        918       6250      30142 
      8839      10069      10222      40122        903       6253      30144 
      8849      10067      10222      40122        903       6253      30144 
      8807      10030      10222      40122        901       6253      30140 
      8799      10032      10222      40122        901       6253      30140 
      8789      10029      10222      40122        901       6253      30140 
      8778      10028      10222      40122        901       6253      30140 
      8779      10032      10222      40122        901       6253      30140 


Latency with memory operand: dec [m32]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47329      55762      10222      30535      40130      15886          0 
     47183      55508      10222      30144      40122      15854          0 
     47082      55434      10222      30127      40122      15730          0 
     46929      55251      10222      30127      40122      15722          0 
     47119      55433      10222      30127      40122      15730          0 
     47026      55403      10222      30127      40122      15879          0 
     47076      55360      10222      30127      40122      15810          0 
     47014      55403      10222      30127      40122      15879          0 


Latency: neg r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8767       9988      10222      10150      10122       2462          0 
     41782      12342      10222      10686      10489       2522          0 
      8481       9992      10222      10126      10122       2460          0 
      8491       9993      10222      10152      10122       2463          0 
      8499       9992      10222      10126      10122       2460          0 
      8493       9992      10222      10126      10122       2460          0 
      8481       9992      10222      10126      10122       2460          0 
      8475       9992      10222      10126      10122       2460          0 


Latency: neg r8high

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8900      10148      10222      10168      10122       2464          0 
      8776       9994      10222      10154      10122       2462          0 
      8783       9994      10222      10130      10122       2461          0 
      8776       9994      10222      10126      10122       2460          0 
      8768       9995      10222      10126      10122       2460          0 
      8754       9994      10222      10127      10122       2460          0 
      8746       9993      10222      10130      10122       2461          0 
      8748       9993      10222      10130      10122       2461          0 


Latency: neg r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8648      10189      10222      10155      10122       2459          0 
      8487       9989      10222      10155      10122       2459          0 
      8493       9988      10222      10158      10122       2463          0 
      8507       9988      10222      10128      10122       2465          0 
      8503       9989      10222      10128      10122       2465          0 
      8491       9989      10222      10127      10122       2461          0 
      8481       9987      10222      10128      10122       2465          0 
      8477       9990      10222      10127      10122       2461          0 


Latency: neg r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8646      10190      10222      10167      10122       2438          0 
      8469       9991      10222      10159      10122       2433          0 
      8477       9992      10222      10130      10122       2439          0 
      8485       9992      10222      10130      10122       2439          0 
      8501       9996      10222      10130      10122       2439          0 
      8505       9992      10222      10130      10122       2439          0 
      8505       9992      10222      10130      10122       2439          0 
      8495       9995      10222      10130      10122       2439          0 


Latency: neg r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8943      10186      10222      10155      10122       2457          0 
      8782       9990      10222      10150      10122       2468          0 
      8774       9989      10222      10154      10122       2467          0 
      8763       9989      10222      10152      10122       2463          0 
      8753       9989      10222      10152      10122       2470          0 
      8743       9990      10222      10132      10122       2467          0 
      8745       9990      10222      10132      10122       2467          0 
      8755       9990      10222      10132      10122       2467          0 


Throughput: neg r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2813       3209      10222      10122       2464       2488          0 
      2605       2973      10222      10122       2460       2493          0 
      2539       2902      10222      10122       2474       2500          0 
      2532       2892      10222      10122       2466       2496          0 
      2528       2893      10222      10122       2466       2496          0 
      2528       2893      10222      10122       2466       2496          0 
      2532       2892      10222      10122       2466       2496          0 
      2536       2895      10222      10122       2466       2496          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2480       2921      10222      10122          0          0       2542 
      2531       2979      10222      10122          0          0       2537 
      2500       2935      10222      10122          0          0       2534 
      2472       2907      10222      10122          0          0       2534 
      2470       2909      10222      10122          0          0       2534 
      2473       2911      10222      10122          0          0       2534 
      2470       2909      10222      10122          0          0       2534 
      2470       2907      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2753       3230      10222      10122       2620          0      10172 
      2505       2942      10222      10122       2609          0      10179 
      2545       2987      10222      10122       2621          0      10189 
      2486       2919      10222      10122       2613          0      10171 
      2473       2910      10222      10122       2612          0      10145 
      2475       2912      10222      10122       2612          0      10145 
      2471       2908      10222      10122       2612          0      10145 
      2473       2910      10222      10122       2612          0      10145 


Throughput: neg r8high

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2762       3247      10222      10122       2462       2497          0 
      2472       2904      10222      10122       2474       2500          0 
      2561       3010      10222      10122       2467       2500          0 
      2546       2994      10222      10122       2458       2495          0 
      2548       2995      10222      10122       2458       2495          0 
      2546       2997      10222      10122       2458       2495          0 
      2543       2994      10222      10122       2458       2495          0 
      2544       2993      10222      10122       2458       2495          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2828       3233      10222      10122          0          0       2538 
      2605       2978      10222      10122          0          0       2534 
      2579       2948      10222      10122          0          0       2536 
      2567       2933      10222      10122          0          0       2530 
      2572       2934      10222      10122          0          0       2530 
      2569       2935      10222      10122          0          0       2530 
      2569       2933      10222      10122          0          0       2530 
      2570       2934      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2884       3176      10222      10122       2615          0      10171 
      2728       3007      10222      10122       2621          0      10170 
      2698       2976      10222      10122       2621          0      10175 
      2681       2951      10222      10122       2610          0      10151 
      2682       2955      10222      10122       2610          0      10151 
      2678       2951      10222      10122       2610          0      10151 
      2679       2952      10222      10122       2610          0      10151 
      2682       2953      10222      10122       2610          0      10151 


Throughput: neg r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3273       3850      10222      10122       2452       2487          0 
      2524       2969      10222      10122       2467       2507          0 
      2486       2930      10222      10122       2461       2500          0 
      2473       2917      10222      10122       2468       2499          0 
      2462       2902      10222      10122       2462       2494          0 
      2464       2905      10222      10122       2462       2494          0 
      2462       2904      10222      10122       2462       2494          0 
      2460       2904      10222      10122       2462       2494          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2625       2984      10222      10122          0          0       2536 
      2579       2935      10222      10122          0          0       2534 
      2592       2948      10222      10122          0          0       2535 
      2639       3003      10222      10122          0          0       2532 
      2623       2987      10222      10122          0          0       2532 
      2603       2963      10222      10122          0          0       2538 
      2601       2963      10222      10122          0          0       2538 
      2617       2985      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2704       3194      10222      10122       2612          0      10155 
      2447       2888      10222      10122       2605          0      10171 
      2526       2979      10222      10122       2614          0      10180 
      2488       2933      10222      10122       2610          0      10169 
      2485       2930      10222      10122       2610          0      10175 
      2476       2916      10222      10122       2602          0      10173 
      2514       2960      10222      10122       2608          0      10145 
      2515       2962      10222      10122       2608          0      10145 


Throughput: neg r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2789       3186      10222      10122       2459       2493          0 
      2575       2940      10222      10122       2462       2497          0 
      2547       2909      10222      10122       2461       2492          0 
      2545       2907      10222      10122       2461       2492          0 
      2541       2906      10222      10122       2461       2492          0 
      2543       2910      10222      10122       2461       2492          0 
      2543       2907      10222      10122       2461       2492          0 
      2547       2907      10222      10122       2461       2492          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2794       3196      10222      10122          0          0       2539 
      2604       2976      10222      10122          0          0       2537 
      2644       3022      10222      10122          0          0       2540 
      2541       2904      10222      10122          0          0       2536 
      2533       2892      10222      10122          0          0       2535 
      2533       2892      10222      10122          0          0       2535 
      2536       2891      10222      10122          0          0       2535 
      2536       2892      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2700       3180      10222      10122       2626          0      10204 
      2423       2857      10222      10122       2606          0      10176 
      2454       2893      10222      10122       2604          0      10161 
      2454       2892      10222      10122       2604          0      10161 
      2456       2896      10222      10122       2604          0      10161 
      2452       2894      10222      10122       2604          0      10161 
      2450       2893      10222      10122       2604          0      10161 
      2413       2849      10222      10122       2599          0      10173 


Throughput: neg r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2797       3180      10222      10122       2457       2502          0 
     35825       5420      10222      10489       2524       2571          3 
      2479       2932      10222      10122       2473       2498          0 
      2495       2950      10222      10122       2473       2500          0 
      2509       2964      10222      10122       2479       2505          0 
      2489       2937      10222      10122       2472       2501          0 
      2487       2937      10222      10122       2472       2501          0 
      2489       2937      10222      10122       2472       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2874       3268      10222      10122          0          0       2530 
      2657       3021      10222      10122          0          0       2536 
      2639       3000      10222      10122          0          0       2531 
      2542       2889      10222      10122          0          0       2534 
      2641       3004      10222      10122          0          0       2531 
      2540       2889      10222      10122          0          0       2534 
      2637       2998      10222      10122          0          0       2531 
      2638       3003      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2702       3186      10222      10122       2608          0      10161 
      2526       2974      10222      10122       2605          0      10177 
      2593       3052      10222      10122       2620          0      10177 
      2480       2923      10222      10122       2602          0      10176 
      2492       2934      10222      10122       2601          0      10161 
      2496       2938      10222      10122       2601          0      10161 
      2494       2934      10222      10122       2601          0      10161 
      2494       2934      10222      10122       2601          0      10161 


Throughput with memory operand: neg [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8019      10309      10222      40122       2514       2516       7921 
      7837      10073      10222      40122       2353       2474       8129 
      7845      10076      10222      40122       2499       2500       7920 
      7833      10072      10222      40122       2444       2404       8128 
      7796      10035      10222      40122       2500       2499       7921 
      7787      10033      10222      40122       2399       2428       8129 
      7783      10033      10222      40122       2500       2499       7921 
      7778      10034      10222      40122       2399       2428       8129 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17646      20092      10222      40122       8181      10029       4243 
     17579      20243      10222      40122       8209      10009       4168 
     17267      19706      10222      40126       8223      10007       4194 
     17501      20220      10222      40124       8053      10005       4211 
     17604      20117      10222      40122       8175      10010       4143 
     17580      20007      10222      40124       8210      10002       4152 
     17513      19966      10222      40126       8167      10005       4208 
     17624      20125      10222      40122       8142      10001       4262 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19810      20654      10222      40122        868       4657      20136 
     19469      20092      10222      40122        858       5008      20134 
     18240      18798      10222      40122       1056       4643      20132 
     19320      19888      10222      40122        942       4618      20136 
     19759      20393      10222      40122        840       4618      20132 
     19247      19911      10222      40122        986       4552      20138 
     19788      20406      10222      40122        855       4631      20138 
     19620      20194      10222      40122        829       4929      20136 


Latency with memory operand: neg [m32]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42433      54624      10222      20261      40126      16245          0 
     41892      53951      10222      20139      40122      16478          0 
     41946      54000      10222      20137      40122      16364          0 
     41974      54048      10222      20145      40122      16462          0 
     41930      53988      10222      20122      40122      16484          0 
     41882      53927      10222      20122      40122      16459          0 
     42007      54090      10222      20123      40122      16419          0 
     42020      54096      10222      20122      40122      16463          0 


Latency: not r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8382      10197      10222      10154      10122       2436          0 
      8220       9990      10222      10149      10122       2439          0 
      8229       9991      10222      10156      10122       2433          0 
      8237       9995      10222      10158      10122       2435          0 
      8243       9992      10222      10130      10122       2439          0 
      8245       9992      10222      10130      10122       2439          0 
      8235       9992      10222      10130      10122       2439          0 
      8227       9992      10222      10130      10122       2439          0 


Latency: not r8high

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8659      10195      10222      10155      10122       2439          0 
      8485       9998      10222      10148      10122       2433          0 
      8475       9993      10222      10157      10122       2440          0 
      8471       9995      10222      10126      10122       2443          0 
      8477       9997      10222      10126      10122       2443          0 
      8487       9995      10222      10126      10122       2443          0 
      8495       9995      10222      10126      10122       2443          0 
      8505       9995      10222      10126      10122       2443          0 


Latency: not r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9817      11514      10222      10471      10216       2510          0 
      9589      11295      10222      10469      10221       2495          0 
      9258      10905      10222      10306      10168       2479          0 
      8552      10073      10222      10168      10129       2480          0 
      8783      10381      10222      10253      10149       2478          0 
      8689      10269      10222      10133      10128       2581          0 
      8551      10098      10222      10138      10132       2525          0 
     10474      12365      10222      10610      10256       2534          0 


Latency: not r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8672      10186      10222      10167      10122       2460          0 
      8508       9993      10222      10150      10122       2462          0 
      8494       9993      10222      10130      10122       2464          0 
      8488       9995      10222      10126      10122       2460          0 
      8480       9992      10222      10126      10122       2460          0 
      8470       9993      10222      10126      10122       2460          0 
      8482       9995      10222      10126      10122       2460          0 
      8488       9992      10222      10126      10122       2460          0 


Latency: not r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9236      10170      10222      10153      10122       2442          0 
      9068       9992      10222      10154      10122       2435          0 
      9056       9989      10222      10150      10122       2432          0 
      9044       9988      10222      10132      10122       2436          0 
      9036       9990      10222      10132      10122       2436          0 
      9036       9990      10222      10132      10122       2436          0 
      9046       9990      10222      10132      10122       2436          0 
      9055       9991      10222      10132      10122       2436          0 


Throughput: not r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2627       3086      10222      10122       2458       2498          0 
      2557       3002      10222      10122       2469       2501          0 
      2482       2919      10222      10122       2469       2500          0 
      2474       2910      10222      10122       2460       2495          0 
      2477       2912      10222      10122       2460       2495          0 
      2469       2910      10222      10122       2460       2495          0 
      2472       2910      10222      10122       2460       2495          0 
      2472       2912      10222      10122       2460       2495          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2654       3024      10222      10122          0          0       2533 
      2580       2940      10222      10122          0          0       2544 
      2549       2908      10222      10122          0          0       2538 
      2547       2905      10222      10122          0          0       2538 
      2545       2905      10222      10122          0          0       2538 
      2549       2909      10222      10122          0          0       2538 
      2547       2905      10222      10122          0          0       2538 
      2543       2905      10222      10122          0          0       2538 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2670       3142      10222      10122       2618          0      10171 
      2466       2901      10222      10122       2603          0      10178 
      2460       2892      10222      10122       2604          0      10161 
      2460       2891      10222      10122       2604          0      10161 
      2460       2891      10222      10122       2604          0      10161 
      2460       2891      10222      10122       2604          0      10161 
      2456       2890      10222      10122       2604          0      10161 
      2458       2891      10222      10122       2604          0      10161 


Throughput: not r8high

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4203       4792      10222      10122       2460       2495          0 
      2599       2962      10222      10122       2471       2502          0 
      2591       2959      10222      10122       2467       2497          0 
      2551       2909      10222      10122       2468       2503          0 
      2570       2933      10222      10122       2466       2498          0 
      2570       2934      10222      10122       2466       2498          0 
      2565       2934      10222      10122       2466       2498          0 
      2565       2933      10222      10122       2466       2498          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2981       3400      10222      10122          0          0       2535 
      2627       2997      10222      10122          0          0       2529 
      2584       2950      10222      10122          0          0       2533 
      2575       2934      10222      10122          0          0       2530 
      2575       2933      10222      10122          0          0       2530 
      2578       2933      10222      10122          0          0       2530 
      2579       2934      10222      10122          0          0       2530 
      2576       2933      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2766       3265      10222      10122       2591          0      10176 
      2486       2933      10222      10122       2602          0      10207 
      2472       2920      10222      10122       2600          0      10167 
      2498       2951      10222      10122       2608          0      10188 
      2498       2948      10222      10122       2614          0      10169 
      2484       2933      10222      10122       2607          0      10159 
      2488       2934      10222      10122       2607          0      10159 
      2489       2935      10222      10122       2607          0      10159 


Throughput: not r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2601       3062      10222      10122       2466       2494          0 
      2546       2997      10222      10122       2468       2493          0 
      2476       2918      10222      10122       2472       2497          0 
      2545       3004      10222      10122       2469       2497          0 
      2535       2992      10222      10122       2470       2498          0 
      2536       2993      10222      10122       2470       2498          0 
      2540       2993      10222      10122       2470       2498          0 
      2541       2993      10222      10122       2470       2498          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2864       3154      10222      10122          0          0       2536 
      2712       2985      10222      10122          0          0       2527 
      2724       3004      10222      10122          0          0       2529 
      2712       2993      10222      10122          0          0       2528 
      2710       2992      10222      10122          0          0       2528 
      2714       2995      10222      10122          0          0       2528 
      2708       2992      10222      10122          0          0       2528 
      2708       2992      10222      10122          0          0       2528 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2803       3199      10222      10122       2612          0      10178 
      2591       2955      10222      10122       2610          0      10201 
      2634       3004      10222      10122       2608          0      10181 
      2625       2994      10222      10122       2605          0      10161 
      2623       2992      10222      10122       2605          0      10161 
      2629       2992      10222      10122       2605          0      10161 
      2629       2995      10222      10122       2605          0      10161 
      2631       2992      10222      10122       2605          0      10161 


Throughput: not r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4360       5126      10222      10124       2155       3129          0 
      4357       5130      10222      10122       2127       3071          0 
      4381       5148      10222      10122       2119       3180          0 
      4470       5267      10222      10126       2022       3274         -1 
      4159       4855      10222      10124       2290       3120         -1 
      4179       4871      10222      10122       2208       3008          0 
      4198       4898      10222      10122       2186       2923          0 
      4287       5048      10222      10126       2165       2879         -1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2653       3116      10222      10122          0          0       2542 
      2484       2918      10222      10122          0          0       2535 
      2496       2935      10222      10122          0          0       2534 
      2476       2909      10222      10122          0          0       2534 
      2472       2909      10222      10122          0          0       2534 
      2476       2911      10222      10122          0          0       2534 
      2472       2909      10222      10122          0          0       2534 
      2469       2909      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2713       3103      10222      10122       2614          0      10161 
      2553       2920      10222      10122       2610          0      10169 
      2568       2933      10222      10122       2618          0      10177 
      2544       2905      10222      10122       2610          0      10145 
      2546       2905      10222      10122       2610          0      10145 
      2550       2909      10222      10122       2610          0      10145 
      2546       2905      10222      10122       2610          0      10145 
      2549       2905      10222      10122       2610          0      10145 


Throughput: not r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2824       3221      10222      10122       2455       2497          0 
      2624       2996      10222      10122       2460       2495          0 
      2612       2983      10222      10122       2468       2501          0 
      2605       2972      10222      10122       2462       2498          0 
      2606       2972      10222      10122       2462       2498          0 
      2608       2975      10222      10122       2462       2498          0 
      2606       2972      10222      10122       2462       2498          0 
      2608       2972      10222      10122       2462       2498          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2807       3201      10222      10122          0          0       2531 
      2587       2953      10222      10122          0          0       2539 
      2522       2876      10222      10122          0          0       2537 
      2587       2956      10222      10122          0          0       2538 
      2566       2934      10222      10122          0          0       2537 
      2568       2935      10222      10122          0          0       2537 
      2585       2954      10222      10122          0          0       2536 
      2586       2953      10222      10122          0          0       2536 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2813       3200      10222      10122       2620          0      10164 
      2621       2979      10222      10122       2618          0      10178 
      2650       3013      10222      10122       2612          0      10183 
      2664       3031      10222      10122       2627          0      10204 
      2639       3002      10222      10122       2619          0      10145 
      2638       3001      10222      10122       2619          0      10145 
      2636       3001      10222      10122       2619          0      10145 
      2633       3001      10222      10122       2619          0      10145 


Throughput with memory operand: not [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8850      10434      10222      40122       2587       3317       6674 
      8552      10069      10222      40122       2534       3331       6253 
      8558      10067      10222      40122       2567       3300       6670 
      8535      10030      10222      40122       2534       3333       6253 
      8537      10030      10222      40122       2567       3300       6669 
      8527      10030      10222      40122       2534       3333       6253 
      9456      11137      10222      40143       2651       3044       6746 
     10425      12310      10222      40130       2739       2609       7051 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9003      10275      10222      40122       7499      10009       3357 
      8830      10067      10222      40122       7086      10000       3333 
      8808      10030      10222      40122       7503      10000       3333 
      8812      10032      10222      40122       7087      10000       3333 
      8802      10029      10222      40122       7503      10000       3333 
      8794      10029      10222      40122       7087      10000       3333 
      8785      10032      10222      40122       7503      10000       3333 
      8773      10029      10222      40122       7087      10000       3333 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9256      10879      10222      40122        944       6245      30151 
      8562      10074      10222      40122        904       6253      30144 
      8555      10073      10222      40122        904       6253      30144 
      8527      10054      10222      40122        903       6253      30142 
      8509      10037      10222      40122        902       6253      30140 
      8517      10035      10222      40122        902       6253      30140 
      8529      10036      10222      40122        902       6253      30140 
      8538      10037      10222      40122        902       6253      30140 


Latency with memory operand: not [m32]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48338      55075      10222      30342      40126      16452          0 
     47980      54760      10222      30129      40122      16371          0 
     48027      54761      10222      30145      40122      16392          0 
     48171      54923      10222      30126      40122      16375          0 
     48027      54808      10222      30126      40122      16453          0 
     48267      55000      10222      30126      40122      16395          0 
     48008      54809      10222      30126      40122      16453          0 
     48275      55002      10222      30126      40122      16395          0 




Latency: bswap r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8677      10221      10222      10145      10122          0          0 
      8493       9993      10222      10151      10122          0          0 
      8499       9992      10222      10157      10122          0          0 
      8503       9991      10222      10129      10122          0          0 
      8489       9991      10222      10129      10122          0          0 
      8481       9990      10222      10129      10122          0          0 
      8475       9990      10222      10129      10122          0          0 
      8467       9991      10222      10129      10122          0          0 


Latency: bswap r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17646      20774      10222      20164      20122       5026          0 
     17014      19991      10222      20154      20122       5037          0 
     16992      19990      10222      20155      20122       5039          0 
     16960      19990      10222      20128      20122       5033          0 
     16954      19991      10222      20128      20122       5033          0 
     16990      19991      10222      20128      20122       5033          0 
     17018      19991      10222      20128      20122       5033          0 
     16987      19991      10222      20128      20122       5033          0 


Throughput: bswap r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4817       5328      10222      10122          0       4986          0 
      4570       5055      10222      10122          0       4993          0 
      4577       5059      10222      10122          0       4993          0 
      4580       5057      10222      10122          0       4993          0 
      4581       5056      10222      10122          0       4993          0 
      4584       5060      10222      10122          0       4993          0 
      4591       5058      10222      10122          0       4993          0 
      4589       5056      10222      10122          0       4993          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4665       5320      10222      10122          0          0       5014 
      4435       5058      10222      10122          0          0       5007 
      4437       5056      10222      10122          0          0       5007 
      4440       5056      10222      10122          0          0       5007 
      4442       5058      10222      10122          0          0       5007 
      4441       5057      10222      10122          0          0       5007 
      4433       5057      10222      10122          0          0       5007 
      4435       5058      10222      10122          0          0       5007 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4701       5360      10222      10122        104          0      10143 
      4427       5054      10222      10122        103          0      10139 
      4425       5057      10222      10122        108          0      10146 
      4423       5055      10222      10122        107          0      10147 
      4423       5056      10222      10122        101          0      10137 
      4429       5058      10222      10122        101          0      10137 
      4431       5056      10222      10122        101          0      10137 
      4431       5056      10222      10122        101          0      10137 


Throughput: bswap r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8994      10259      10222      20122       6637       4289          0 
      8838      10071      10222      20122       6277       4288          0 
      8849      10070      10222      20122       5689       4289          0 
      8843      10066      10222      20122       3597       4288          0 
      8802      10027      10222      20122       3402       4289          0 
      8795      10031      10222      20122       3402       4289          0 
      8784      10031      10222      20122       3402       4289          0 
      8778      10029      10222      20122       3402       4289          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8751      10290      10222      20122          0          0       5717 
      8572      10069      10222      20122          0          0       5717 
      8566      10069      10222      20122          0          0       5717 
      8527      10031      10222      20122          0          0       5718 
      8519      10031      10222      20122          0          0       5718 
      8507      10030      10222      20122          0          0       5718 
      8503      10029      10222      20122          0          0       5718 
      8508      10028      10222      20122          0          0       5718 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8742      10281      10222      20122       3471          0      20140 
      8550      10070      10222      20122       3830          0      20141 
      8544      10069      10222      20122       4418          0      20141 
      8536      10072      10222      20122       6509          0      20139 
      8503      10030      10222      20122       6704          0      20138 
      8513      10030      10222      20122       6704          0      20138 
      8521      10030      10222      20122       6704          0      20138 
      8529      10030      10222      20122       6704          0      20138 


Instructions with one operand and an immediate operand



Latency: mov r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9520      10175      10222      10168      10122       2435          0 
      9343       9993      10222      10148      10122       2438          0 
      9353       9994      10222      10157      10122       2444          0 
      9363       9994      10222      10153      10122       2434          0 
      9369       9991      10222      10130      10122       2439          0 
      9381       9993      10222      10130      10122       2439          0 
      9371       9992      10222      10130      10122       2439          0 
      9359       9991      10222      10130      10122       2439          0 


Latency: mov r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     10579      12059      10222      10131      10122       2263          0 
      8954      10216      10222      10148      10122       2437          0 
      8945      10218      10222      10150      10122       2440          0 
      8941      10215      10222      10152      10122       2438          0 
      8953      10215      10222      10133      10122       2439          0 
      8964      10216      10222      10133      10122       2439          0 
      8973      10215      10222      10133      10122       2439          0 
      8975      10215      10222      10133      10122       2439          0 


Latency: mov r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2631       3010      10222      10160      10122       2518          0 
      2274       2597      10222      10164      10122       2527          0 
      2270       2599      10222      10164      10122       2527          0 
      2272       2595      10222      10166      10122       2527          0 
      2244       2564      10222      10157      10122       2530          0 
      2247       2563      10222      10161      10122       2531          0 
      2248       2564      10222      10161      10122       2531          0 
      2249       2564      10222      10161      10122       2531          0 


Latency: mov r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2602       3061      10222      10161      10122       2517          0 
      2214       2598      10222      10164      10122       2527          0 
      2210       2595      10222      10166      10122       2527          0 
      2183       2561      10222      10161      10122       2531          0 
      2181       2564      10222      10161      10122       2531          0 
      2181       2561      10222      10161      10122       2531          0 
      2179       2561      10222      10157      10122       2530          0 
      2181       2564      10222      10161      10122       2531          0 


Throughput: mov r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2744       3137      10222      10122       2461       2496          0 
      2557       2922      10222      10122       2469       2500          0 
      2541       2910      10222      10122       2460       2495          0 
      2542       2909      10222      10122       2460       2495          0 
      2546       2910      10222      10122       2460       2495          0 
      2546       2910      10222      10122       2460       2495          0 
      2544       2909      10222      10122       2460       2495          0 
      2548       2910      10222      10122       2460       2495          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2857       3261      10222      10122          0          0       2531 
      2515       2874      10222      10122          0          0       2533 
      2575       2937      10222      10122          0          0       2533 
      2560       2920      10222      10122          0          0       2532 
      2637       3008      10222      10122          0          0       2527 
      2639       3011      10222      10122          0          0       2529 
      2639       3007      10222      10122          0          0       2529 
      2641       3008      10222      10122          0          0       2529 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2962       3163      10222      10122       2612          0      10180 
      2690       2874      10222      10122       2591          0      10156 
      2749       2936      10222      10122       2613          0      10212 
      2813       3010      10222      10122       2609          0      10180 
      2815       3009      10222      10122       2607          0      10145 
      2815       3009      10222      10122       2607          0      10145 
      2815       3009      10222      10122       2607          0      10145 
      2817       3008      10222      10122       2607          0      10145 


Throughput: mov r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2753       3144      10222      10122       2463       2502          0 
      2567       2928      10222      10122       2464       2498          0 
      2617       2984      10222      10122       2462       2502          0 
      2591       2954      10222      10122       2458       2500          0 
      2591       2952      10222      10122       2458       2500          0 
      2593       2952      10222      10122       2458       2500          0 
      2595       2954      10222      10122       2458       2500          0 
      2591       2951      10222      10122       2458       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2694       3075      10222      10122          0          0       2537 
      2648       3022      10222      10122          0          0       2541 
      2664       3038      10222      10122          0          0       2540 
      2585       2950      10222      10122          0          0       2540 
      2552       2908      10222      10122          0          0       2536 
      2579       2933      10222      10122          0          0       2532 
      2579       2934      10222      10122          0          0       2532 
      2576       2933      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2748       3131      10222      10122       2618          0      10167 
      2568       2927      10222      10122       2609          0      10174 
      2633       3005      10222      10122       2621          0      10170 
      2603       2976      10222      10122       2621          0      10175 
      2581       2952      10222      10122       2610          0      10151 
      2585       2955      10222      10122       2610          0      10151 
      2579       2951      10222      10122       2610          0      10151 
      2578       2951      10222      10122       2610          0      10151 


Throughput: mov r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3816       4349      10222      10122       2376       2403          0 
      2849       3244      10222      10122       2452       2477          0 
      2903       3306      10222      10122       2445       2470          0 
      2855       3248      10222      10122       2446       2474          0 
      2853       3248      10222      10122       2446       2474          0 
      2854       3250      10222      10122       2446       2474          0 
      2851       3249      10222      10122       2446       2474          0 
      2851       3248      10222      10122       2446       2474          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3779       4751      10222      10122          0          0       2626 
      2800       3299      10222      10122          0          0       2560 
      2744       3231      10222      10122          0          0       2570 
      2708       3184      10222      10122          0          0       2561 
      2708       3185      10222      10122          0          0       2561 
      2708       3184      10222      10122          0          0       2561 
      2708       3184      10222      10122          0          0       2561 
      2712       3187      10222      10122          0          0       2561 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     39811       8607      10222      10489       3003          2      10678 
      2781       3179      10222      10122       2628          0      10189 
      2791       3190      10222      10122       2630          0      10159 
      2774       3174      10222      10122       2628          0      10151 
      2833       3240      10222      10122       2631          0      10165 
      2821       3231      10222      10122       2627          0      10165 
      2780       3181      10222      10122       2628          0      10189 
      2781       3179      10222      10122       2628          0      10189 


Throughput: mov r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2633       2999      10222      10122       2511       2524          0 
      2278       2595      10222      10122       2527       2526          0 
      2274       2593      10222      10122       2527       2526          0 
      2278       2601      10222      10122       2527       2528          0 
      2248       2563      10222      10122       2531       2531          0 
      2244       2563      10222      10122       2531       2531          0 
      2248       2567      10222      10122       2531       2531          0 
      2245       2564      10222      10122       2531       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2708       3090      10222      10122          0          0       2535 
      2276       2595      10222      10122          0          0       2534 
      2276       2598      10222      10122          0          0       2533 
      2274       2596      10222      10122          0          0       2533 
      2240       2563      10222      10122          0          0       2534 
      2242       2564      10222      10122          0          0       2534 
      2238       2562      10222      10122          0          0       2534 
      2242       2562      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2453       2805      10222      10122       2549          0      10154 
      2270       2595      10222      10122       2546          0      10164 
      2272       2599      10222      10122       2545          0      10163 
      2270       2597      10222      10122       2547          0      10166 
      2278       2598      10222      10122       2546          0      10165 
      2248       2567      10222      10122       2536          0      10161 
      2244       2563      10222      10122       2536          0      10161 
      2250       2563      10222      10122       2536          0      10161 


Throughput: mov r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2660       3025      10222      10122       2517       2525          0 
      2282       2599      10222      10122       2527       2526          0 
      2278       2598      10222      10122       2527       2528          0 
      2247       2565      10222      10122       2530       2530          0 
      2248       2564      10222      10122       2531       2531          0 
      2246       2563      10222      10122       2531       2531          0 
      2250       2566      10222      10122       2531       2531          0 
      2246       2563      10222      10122       2531       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2643       3020      10222      10122          0          0       2538 
      2270       2596      10222      10122          0          0       2534 
      2280       2602      10222      10122          0          0       2533 
      2242       2562      10222      10122          0          0       2534 
      2245       2563      10222      10122          0          0       2534 
      2246       2566      10222      10122          0          0       2534 
      2246       2562      10222      10122          0          0       2533 
      2246       2562      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2728       3103      10222      10122       2560          0      10158 
      2280       2596      10222      10122       2546          0      10164 
      2278       2594      10222      10122       2546          0      10164 
      2279       2596      10222      10122       2547          0      10166 
      2284       2600      10222      10122       2546          0      10165 
      2250       2563      10222      10122       2536          0      10161 
      2250       2562      10222      10122       2536          0      10161 
      2249       2565      10222      10122       2535          0      10157 


Throughput with memory operand: mov [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8692      10225      10222      20122          0          0       3312 
      8517      10007      10222      20122          0          0       3311 
      8517      10007      10222      20122          0          0       3308 
      8503      10005      10222      20122          0          0       3312 
      8497      10006      10222      20122          0          0       3314 
      8489      10004      10222      20122          0          0       3312 
      8479      10003      10222      20122          0          0       3314 
      8493      10006      10222      20122          0          0       3314 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8973      10212      10222      20122       3338      10000          0 
      8791      10005      10222      20122       3342      10000          0 
      8777      10005      10222      20122       3342      10000          0 
      8768      10004      10222      20122       3340      10000          0 
      8756      10004      10222      20122       3338      10000          0 
      8754      10005      10222      20122       3338      10000          0 
      8764      10004      10222      20122       3340      10000          0 
      8776      10006      10222      20122       3338      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8688      10222      10222      20122        111       3355      10155 
      8520      10010      10222      20122        111       3355      10155 
      8517      10008      10222      20122        111       3354      10156 
      8505      10005      10222      20122        111       3353      10156 
      8497      10006      10222      20122        101       3353      10129 
      8485      10005      10222      20122        101       3353      10129 
      8479      10006      10222      20122        101       3353      10129 
      8485      10003      10222      20122        101       3353      10129 


Latency with memory operand: mov [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8945      10223      10222      10167      20122          0          0 
      8765      10005      10222      10126      20122          0          0 
      8774      10005      10222      10126      20122          0          0 
     19785      13157      10223      10544      20390         65          0 
      8784      10009      10222      10156      20122          0          0 
      8772      10010      10222      10156      20122          0          0 
      8765      10006      10222      10126      20122          0          0 
      8753      10005      10222      10126      20122          0          0 


Latency: add r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8913      10180      10222      10168      10122       2462          0 
      8755       9990      10222      10150      10122       2465          0 
      8765       9989      10222      10129      10122       2466          0 
      8774       9990      10222      10130      10122       2462          0 
      8782       9991      10222      10130      10122       2462          0 
      8766       9990      10222      10130      10122       2462          0 
      8761       9989      10222      10129      10122       2466          0 
      8749       9990      10222      10130      10122       2462          0 


Latency: add r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8654      10183      10222      10149      10122       2438          0 
      8501       9990      10222      10151      10122       2433          0 
      8505       9988      10222      10157      10122       2434          0 
      8495       9988      10222      10157      10122       2437          0 
      8487       9989      10222      10133      10122       2440          0 
      8479       9990      10222      10133      10122       2440          0 
      8471       9989      10222      10133      10122       2440          0 
      8475       9991      10222      10133      10122       2440          0 


Latency: add r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8402      10189      10222      10151      10122       2458          0 
      8224       9988      10222      10154      10122       2457          0 
      8220       9986      10222      10130      10122       2466          0 
      8213       9989      10222      10129      10122       2459          0 
      8214       9988      10222      10129      10122       2459          0 
      8222       9986      10222      10130      10122       2466          0 
      8233       9988      10222      10130      10122       2466          0 
      8239       9988      10222      10129      10122       2459          0 


Latency: add r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8421      10200      10222      10149      10122       2438          0 
      8244       9989      10222      10151      10122       2435          0 
      8237       9989      10222      10156      10122       2437          0 
      8229       9992      10222      10157      10122       2437          0 
      8220       9990      10222      10133      10122       2440          0 
      8212       9990      10222      10133      10122       2440          0 
      8217       9991      10222      10133      10122       2440          0 
      8228       9988      10222      10133      10122       2440          0 


Throughput: add r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2787       3270      10222      10122       2451       2496          0 
      2536       2974      10222      10122       2466       2496          0 
      2564       3011      10222      10122       2461       2501          0 
      2542       2985      10222      10122       2458       2499          0 
      2539       2985      10222      10122       2458       2499          0 
      2538       2987      10222      10122       2458       2499          0 
      2538       2983      10222      10122       2458       2499          0 
      2533       2984      10222      10122       2458       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2760       3241      10222      10122          0          0       2525 
      2554       3000      10222      10122          0          0       2532 
      2514       2955      10222      10122          0          0       2529 
      2488       2927      10222      10122          0          0       2526 
      2473       2909      10222      10122          0          0       2529 
      2472       2910      10222      10122          0          0       2529 
      2472       2910      10222      10122          0          0       2529 
      2470       2908      10222      10122          0          0       2529 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2715       3183      10222      10122       2610          0      10150 
      2517       2956      10222      10122       2614          0      10208 
      2535       2978      10222      10122       2611          0      10195 
      2491       2927      10222      10122       2606          0      10162 
      2477       2911      10222      10122       2605          0      10153 
      2474       2908      10222      10122       2605          0      10153 
      2470       2909      10222      10122       2605          0      10153 
      2473       2910      10222      10122       2605          0      10153 


Throughput: add r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2767       3153      10222      10122       2475       2489          0 
      2617       2985      10222      10122       2470       2496          0 
      2552       2915      10222      10122       2479       2504          0 
      2538       2896      10222      10122       2474       2499          0 
      2536       2894      10222      10122       2474       2499          0 
      2534       2895      10222      10122       2474       2499          0 
      2534       2896      10222      10122       2474       2499          0 
      2530       2894      10222      10122       2474       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2755       3249      10222      10122          0          0       2534 
      2578       3039      10222      10122          0          0       2540 
      2540       2998      10222      10122          0          0       2539 
      2464       2908      10222      10122          0          0       2531 
      2525       2979      10222      10122          0          0       2535 
      2520       2976      10222      10122          0          0       2535 
      2524       2978      10222      10122          0          0       2535 
      2524       2978      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2619       3180      10222      10122       2615          0      10179 
      2461       2988      10222      10122       2607          0      10190 
      2401       2914      10222      10122       2610          0      10177 
      2381       2895      10222      10122       2599          0      10159 
      2383       2895      10222      10122       2599          0      10159 
      2381       2894      10222      10122       2599          0      10159 
      2377       2894      10222      10122       2599          0      10159 
      2379       2895      10222      10122       2599          0      10159 


Throughput: add r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2613       3181      10222      10122       2467       2499          0 
      2381       2896      10222      10122       2466       2503          0 
      2432       2954      10222      10122       2475       2499          0 
      2441       2966      10222      10122       2477       2505          0 
      2468       3000      10222      10122       2467       2497          0 
      2444       2962      10222      10122       2467       2500          0 
      2441       2963      10222      10122       2467       2500          0 
      2442       2961      10222      10122       2467       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2619       3087      10222      10122          0          0       2527 
      2504       2948      10222      10122          0          0       2527 
      2548       3000      10222      10122          0          0       2529 
      2518       2962      10222      10122          0          0       2526 
      2524       2965      10222      10122          0          0       2526 
      2523       2961      10222      10122          0          0       2526 
      2522       2963      10222      10122          0          0       2526 
      2523       2965      10222      10122          0          0       2526 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2805       3197      10222      10122       2619          0      10176 
      2536       2897      10222      10122       2608          0      10194 
      2627       3000      10222      10122       2618          0      10190 
      2593       2962      10222      10122       2608          0      10161 
      2593       2963      10222      10122       2608          0      10161 
      2593       2961      10222      10122       2608          0      10161 
      2593       2962      10222      10122       2608          0      10161 
      2596       2962      10222      10122       2608          0      10161 


Throughput: add r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2797       3192      10222      10122       2471       2499          0 
      2543       2903      10222      10122       2472       2498          0 
      2581       2948      10222      10122       2469       2501          0 
      2570       2940      10222      10122       2475       2506          0 
      2579       2947      10222      10122       2469       2501          0 
      2581       2948      10222      10122       2469       2501          0 
      2572       2940      10222      10122       2475       2506          0 
      2581       2947      10222      10122       2469       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2611       3170      10222      10122          0          0       2532 
      2425       2946      10222      10122          0          0       2535 
      2431       2953      10222      10122          0          0       2532 
      2417       2933      10222      10122          0          0       2531 
      2423       2936      10222      10122          0          0       2531 
      2417       2932      10222      10122          0          0       2531 
      2424       2933      10222      10122          0          0       2531 
      2421       2934      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2726       3205      10222      10122       2616          0      10199 
      2477       2908      10222      10122       2605          0      10184 
      2514       2952      10222      10122       2601          0      10161 
      2494       2935      10222      10122       2600          0      10165 
      2492       2932      10222      10122       2600          0      10165 
      2494       2934      10222      10122       2600          0      10165 
      2494       2937      10222      10122       2600          0      10165 
      2488       2932      10222      10122       2600          0      10165 


Throughput: add r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2639       3203      10222      10122       2467       2499          0 
      2456       2975      10222      10122       2468       2500          0 
      2437       2954      10222      10122       2475       2499          0 
      2446       2964      10222      10122       2465       2496          0 
      2478       2999      10222      10122       2467       2497          0 
      2445       2963      10222      10122       2467       2500          0 
      2445       2962      10222      10122       2467       2500          0 
      2444       2961      10222      10122       2467       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2720       3204      10222      10122          0          0       2528 
      2459       2895      10222      10122          0          0       2530 
      2506       2954      10222      10122          0          0       2538 
      2484       2928      10222      10122          0          0       2529 
      2545       2999      10222      10122          0          0       2529 
      2514       2961      10222      10122          0          0       2526 
      2517       2962      10222      10122          0          0       2526 
      2518       2962      10222      10122          0          0       2526 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2704       3190      10222      10122       2622          0      10176 
      2538       2996      10222      10122       2623          0      10204 
      2547       3009      10222      10122       2618          0      10183 
      2496       2949      10222      10122       2615          0      10187 
      2474       2917      10222      10122       2607          0      10149 
      2473       2920      10222      10122       2607          0      10149 
      2475       2915      10222      10122       2607          0      10149 
      2476       2917      10222      10122       2607          0      10149 


Throughput with memory operand: add [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9276      10248      10222      40122       4916       4958       7331 
      9076      10013      10222      40122       4884       4960       7353 
      9090      10019      10222      40122       4856       4982       7355 
      9089      10015      10222      40122       4906       4930       7271 
      9080      10017      10222      40122       4871       5013       7350 
      9072      10015      10222      40122       4943       5009       7311 
      9058      10015      10222      40122       4939       5004       7284 
      9056      10013      10222      40122       4863       4974       7343 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8767      10347      10222      40122       7515      10022       5010 
      8499      10022      10222      40122       7566      10000       5039 
      8503      10016      10222      40122       7507      10001       5040 
      8511      10016      10222      40122       7548      10001       4993 
      8524      10018      10222      40122       7449      10003       5023 
      8525      10017      10222      40122       7503      10000       5034 
      8521      10019      10222      40122       7470      10000       4962 
      8505      10016      10222      40122       7481      10000       4928 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8726      10251      10222      40122       4687       5136      20157 
      8520      10021      10222      40122       4845       5251      20179 
      8511      10022      10222      40122       4773       5188      20168 
      8499      10016      10222      40122       4887       5240      20141 
      8487      10012      10222      40122       4710       5168      20133 
      8489      10014      10222      40122       4870       5175      20137 
      8499      10013      10222      40122       4710       5168      20133 
      8510      10018      10222      40122       4885       5240      20141 


Latency with memory operand: add [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46379      54563      10222      20131      40122      16590          0 
     45848      53988      10222      20139      40122      16469          0 
     45960      54107      10222      20139      40122      16412          0 
     45929      54049      10222      20122      40122      16429          0 
     45910      54077      10222      20126      40122      16493          0 
     45952      54048      10222      20122      40122      16429          0 
     45781      53949      10222      20126      40122      16353          0 
     45971      54058      10222      20122      40122      16574          0 


Latency: adc r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16092      20160      10222      20155      20122       5448          0 
     15992      19992      10222      20150      20122       5445          0 
     16009      19989      10222      20152      20122       5455          0 
     15993      19988      10222      20128      20122       5445          0 
     15959      19989      10222      20128      20122       5445          0 
     15953      19988      10222      20128      20122       5445          0 
     15987      19989      10222      20128      20122       5445          0 
     16014      19993      10222      20128      20122       5460          0 


Latency: adc r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8556      10369      10222      10152      10122       5002          0 
      8246       9989      10222      10149      10122       5003          0 
      8234       9988      10222      10150      10122       5002          0 
      8226       9989      10222      10155      10122       5002          0 
      8221       9991      10222      10157      10122       5001          0 
      8213       9991      10222      10131      10122       5002          0 
      8214       9990      10222      10131      10122       5002          0 
      8223       9990      10222      10131      10122       5002          0 


Latency: adc r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9522      10174      10222      10141      10122       5000          0 
      9363       9989      10222      10150      10122       4999          0 
      9369       9989      10222      10143      10122       5002          0 
      9383       9990      10222      10152      10122       5006          0 
      9377       9989      10222      10143      10122       5002          0 
      9373       9992      10222      10141      10122       5001          0 
      9359       9989      10222      10141      10122       5003          0 
      9347       9989      10222      10145      10122       5002          0 


Latency: adc r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8767      10329      10222      10138      10122       5000          0 
      8470       9990      10222      10150      10122       5004          0 
      8470       9993      10222      10158      10122       5001          0 
      8484       9990      10222      10131      10122       5002          0 
      8490       9990      10222      10131      10122       5002          0 
      8498       9993      10222      10131      10122       5002          0 
      8507       9990      10222      10131      10122       5002          0 
      8500       9990      10222      10131      10122       5002          0 


Throughput: adc r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8652      10184      10222      12622       4990       1214          0 
      8495       9992      10222      12626       4993       1203          0 
      8503       9990      10222      12626       4997       1202          0 
      8503       9990      10222      12626       4996       1201          0 
      8493       9990      10222      12626       4996       1201          0 
      8485       9991      10222      12626       4996       1201          0 
      8474       9990      10222      12626       4996       1201          0 
      8469       9990      10222      12626       4996       1201          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8651      10184      10222      12622          0          0       1288 
      8494       9989      10222      12622          0          0       1293 
      8502       9989      10222      12622          0          0       1294 
      8506       9990      10222      12626          0          0       1294 
      8494       9990      10222      12626          0          0       1299 
      8484       9990      10222      12626          0          0       1299 
      8478       9992      10222      12626          0          0       1299 
      8472       9991      10222      12626          0          0       1299 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8627      10163      10222      12622       5115          0      12660 
      8469       9989      10222      12622       5116          0      12657 
      8468       9990      10222      12626       5112          0      12674 
      8482       9992      10222      12626       5104          0      12640 
      8486       9991      10222      12626       5104          0      12640 
      8496       9991      10222      12626       5104          0      12640 
      8504       9992      10222      12626       5104          0      12640 
      8498       9990      10222      12626       5104          0      12640 


Throughput: adc r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8857      10415      10222      10122       5002          0          0 
      8506       9995      10222      10122       5003          0          0 
      8503       9996      10222      10122       4999          0          0 
      8495       9999      10222      10122       5002          0          0 
      8487       9996      10222      10122       5001          0          0 
      8475       9996      10222      10122       5001          0          0 
      8474       9996      10222      10122       5001          0          0 
      8479       9995      10222      10122       5001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9559      10175      10222      10122          0          0          0 
      9381       9996      10222      10122          0          0          0 
      9367       9995      10222      10122          0          0          0 
      9357       9995      10222      10122          0          0          0 
      9351       9997      10222      10122          0          0          0 
      9357       9996      10222      10122          0          0          0 
      9373       9995      10222      10122          0          0          0 
      9381       9996      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8664      10195      10222      10122       5102          0      10153 
      8509       9996      10222      10122       5106          0      10157 
      8509       9996      10222      10122       5103          0      10157 
      8501       9994      10222      10122       5099          0      10130 
      8493       9996      10222      10122       5099          0      10130 
      8483       9996      10222      10122       5099          0      10130 
      8472       9994      10222      10122       5099          0      10130 
      8477       9996      10222      10122       5099          0      10130 


Throughput: adc r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8903      10149      10222      10122       5008          0          0 
      8772       9991      10222      10122       4999          0          0 
      8778       9989      10222      10122       5001          0          0 
      8767       9989      10222      10122       5002          0          0 
      8759       9991      10222      10122       5002          0          0 
      8751       9990      10222      10122       5002          0          0 
      8739       9989      10222      10122       5002          0          0 
      8747       9991      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9212      10159      10222      10122          0          0          0 
      9068       9988      10222      10122          0          0          0 
      9072       9989      10222      10122          0          0          0 
      9060       9989      10222      10122          0          0          0 
      9048       9989      10222      10122          0          0          0 
      9036       9989      10222      10122          0          0          0 
      9034       9990      10222      10122          0          0          0 
      9044       9989      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8911      10148      10222      10122       5111          0      10154 
      8763       9992      10222      10122       5109          0      10153 
      8753       9990      10222      10122       5106          0      10153 
      8743       9989      10222      10122       5107          0      10158 
      8747       9992      10222      10122       5104          0      10127 
      8755       9990      10222      10122       5104          0      10127 
      8767       9991      10222      10122       5104          0      10127 
      8777       9991      10222      10122       5104          0      10127 


Throughput: adc r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8919      10154      10222      10122       5002          0          0 
      8775       9989      10222      10122       4999          0          0 
      8770       9990      10222      10122       5004          0          0 
      8758       9990      10222      10122       5004          0          0 
      8748       9988      10222      10122       5004          0          0 
      8740       9989      10222      10122       5004          0          0 
      8748       9989      10222      10122       5004          0          0 
      8754       9988      10222      10122       5004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8900      10174      10222      10122          0          0          0 
      8746       9990      10222      10122          0          0          0 
      8761       9989      10222      10122          0          0          0 
      8767       9988      10222      10122          0          0          0 
      8779       9989      10222      10122          0          0          0 
      8776       9989      10222      10122          0          0          0 
      8766       9988      10222      10122          0          0          0 
      8758       9989      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8634      10159      10222      10122       5103          0      10153 
      8489       9993      10222      10122       5101          0      10155 
      8479       9990      10222      10122       5101          0      10152 
      8467       9990      10222      10122       5100          0      10157 
      8475       9992      10222      10122       5097          0      10128 
      8481       9989      10222      10122       5097          0      10128 
      8484       9989      10222      10122       5097          0      10128 
      8497       9990      10222      10122       5097          0      10128 


Throughput: adc r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8634      10160      10222      10122       4998          0          0 
      8500       9989      10222      10122       5001          0          0 
      8503       9990      10222      10122       5001          0          0 
      8494       9992      10222      10122       5002          0          0 
      8485       9990      10222      10122       5002          0          0 
      8475       9989      10222      10122       5002          0          0 
      8468       9991      10222      10122       5002          0          0 
      8471       9990      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8403      10193      10222      10122          0          0          0 
      8227       9988      10222      10122          0          0          0 
      8219       9988      10222      10122          0          0          0 
      8210       9989      10222      10122          0          0          0 
      8213       9986      10222      10122          0          0          0 
      8219       9987      10222      10122          0          0          0 
      8228       9987      10222      10122          0          0          0 
      8238       9987      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8778       9997      10222      10122       5105          0      10155 
      8779       9989      10222      10122       5109          0      10155 
      8774       9990      10222      10122       5110          0      10154 
      8762       9990      10222      10122       5108          0      10159 
      8754       9990      10222      10122       5106          0      10156 
      8742       9989      10222      10122       5103          0      10127 
      8746       9989      10222      10122       5103          0      10127 
      8755       9989      10222      10122       5103          0      10127 


Throughput with memory operand: adc [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     20427      24075      10222      60122       7327       7442       7496 
     20295      23869      10222      60122       7330       7430       7537 
     20277      23839      10222      60122       7325       7425       7547 
     20235      23847      10222      60122       7331       7436       7533 
     20162      23767      10222      60122       7332       7437       7537 
     20252      23820      10222      60122       7324       7438       7565 
     20217      23768      10222      60122       7332       7437       7536 
     20170      23767      10222      60122       7332       7437       7549 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     20992      23956      10222      60122       7919      10002       7549 
     20958      23861      10222      60122       7909      10000       7543 
     20960      23893      10222      60122       7904      10000       7547 
     20905      23881      10222      60122       7911      10000       7553 
     20869      23812      10222      60122       7942      10000       7538 
     20917      23814      10222      60122       7898      10000       7538 
     20885      23811      10222      60122       7942      10000       7538 
     20845      23812      10222      60122       7898      10000       7538 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     20530      24124      10222      60122       7794       4575      40179 
     20201      23776      10222      60122       7798       4586      40160 
     20239      23866      10222      60122       7811       4559      40167 
     20183      23768      10222      60122       7790       4575      40134 
     20227      23767      10222      60122       7790       4557      40134 
     20197      23767      10222      60122       7790       4576      40134 
     20155      23768      10222      60122       7790       4557      40134 
     20180      23768      10222      60122       7790       4576      40134 


Latency with memory operand: adc [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47417      54088      10222      40126      60122       7247          0 
     47325      53987      10222      40208      60124       7244          0 
     47191      53782      10222      40146      60122       7239          0 
     47240      53921      10222      40143      60122       7249          0 
     47205      53777      10222      40127      60122       7253          0 
     47095      53765      10222      40127      60122       7250          0 
     47115      53681      10222      40126      60122       7248          0 
     47066      53716      10222      40126      60122       7248          0 


Latency: sub r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8649      10160      10222      10164      10122       2466          0 
      8501       9994      10222      10156      10122       2456          0 
      8489       9991      10222      10134      10122       2455          0 
      8482       9991      10222      10134      10122       2455          0 
      8471       9993      10222      10134      10122       2455          0 
      8471       9991      10222      10134      10122       2455          0 
      8479       9992      10222      10134      10122       2455          0 
      8491       9993      10222      10134      10122       2455          0 


Latency: sub r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8664      10215      10222      10168      10122       2463          0 
      8489       9992      10222      10156      10122       2461          0 
      8495       9989      10222      10155      10122       2464          0 
      8508       9990      10222      10129      10122       2465          0 
      8499       9991      10222      10129      10122       2465          0 
      8489       9990      10222      10129      10122       2465          0 
      8479       9990      10222      10129      10122       2465          0 
      8471       9990      10222      10129      10122       2465          0 


Latency: sub r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8630      10180      10222      10163      10122       2447          0 
      8471       9989      10222      10150      10122       2438          0 
      8483       9990      10222      10150      10122       2442          0 
      8493       9991      10222      10151      10122       2439          0 
      8499       9991      10222      10132      10122       2442          0 
      8509       9990      10222      10132      10122       2442          0 
      8499       9990      10222      10132      10122       2442          0 
      8493       9991      10222      10132      10122       2442          0 


Latency: sub r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8910      10182      10222      10156      10122       2463          0 
      8745       9989      10222      10150      10122       2460          0 
      8755       9990      10222      10153      10122       2459          0 
      8765       9990      10222      10134      10122       2467          0 
      8773       9988      10222      10134      10122       2467          0 
      8779       9988      10222      10134      10122       2467          0 
      8770       9988      10222      10134      10122       2467          0 
      8758       9988      10222      10134      10122       2467          0 


Throughput: sub r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2831       3324      10222      10122       2458       2495          0 
      2530       2976      10222      10126       2458       2493          0 
      2546       2990      10222      10126       2460       2497          0 
      2522       2967      10222      10126       2467       2505          0 
      2506       2946      10222      10126       2460       2499          0 
      2506       2950      10222      10126       2460       2499          0 
      2504       2948      10222      10126       2460       2499          0 
      2502       2947      10222      10126       2460       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3710       4358      10222      10122          0          0       2535 
      2533       2977      10222      10122          0          0       2523 
      2497       2931      10222      10122          0          0       2536 
      2475       2908      10222      10122          0          0       2529 
      2477       2909      10222      10122          0          0       2529 
      2479       2912      10222      10122          0          0       2529 
      2473       2910      10222      10122          0          0       2529 
      2472       2909      10222      10122          0          0       2529 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2760       3242      10222      10122       2614          0      10162 
      2474       2907      10222      10122       2601          0      10170 
      2534       2979      10222      10122       2611          0      10195 
      2490       2929      10222      10122       2615          0      10182 
      2472       2910      10222      10122       2605          0      10153 
      2474       2909      10222      10122       2605          0      10153 
      2476       2912      10222      10122       2605          0      10153 
      2472       2908      10222      10122       2605          0      10153 


Throughput: sub r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2803       3201      10222      10122       2454       2498          0 
      2621       2993      10222      10122       2462       2497          0 
      2617       2985      10222      10122       2457       2498          0 
      2581       2944      10222      10122       2466       2504          0 
      2599       2962      10222      10122       2468       2501          0 
      2603       2966      10222      10122       2463       2502          0 
      2597       2961      10222      10122       2463       2502          0 
      2599       2957      10222      10122       2459       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2758       3248      10222      10122          0          0       2536 
      2539       2987      10222      10122          0          0       2533 
      2520       2968      10222      10122          0          0       2528 
      2473       2914      10222      10122          0          0       2538 
      2453       2895      10222      10122          0          0       2529 
      2451       2894      10222      10122          0          0       2529 
      2451       2893      10222      10122          0          0       2529 
      2453       2895      10222      10122          0          0       2529 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2870       3267      10222      10122       2619          0      10166 
      2631       2997      10222      10122       2619          0      10180 
      2613       2979      10222      10122       2614          0      10147 
      2607       2976      10222      10122       2614          0      10147 
      2551       2907      10222      10122       2602          0      10143 
      2613       2977      10222      10122       2614          0      10147 
      2546       2908      10222      10122       2602          0      10143 
      2609       2976      10222      10122       2614          0      10147 


Throughput: sub r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2637       3101      10222      10122       2475       2504          0 
      2462       2896      10222      10122       2466       2503          0 
      2551       2999      10222      10122       2467       2497          0 
      2518       2962      10222      10122       2467       2500          0 
      2518       2966      10222      10122       2467       2500          0 
      2516       2961      10222      10122       2467       2500          0 
      2514       2961      10222      10122       2467       2500          0 
      2514       2965      10222      10122       2467       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2645       3116      10222      10122          0          0       2531 
      2545       3001      10222      10122          0          0       2529 
      2520       2963      10222      10122          0          0       2526 
      2514       2961      10222      10122          0          0       2526 
      2520       2965      10222      10122          0          0       2526 
      2518       2962      10222      10122          0          0       2526 
      2520       2962      10222      10122          0          0       2526 
      2520       2965      10222      10122          0          0       2526 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2613       3167      10222      10122       2617          0      10189 
      2454       2971      10222      10122       2611          0      10170 
      2441       2955      10222      10122       2612          0      10210 
      2470       2998      10222      10122       2618          0      10190 
      2440       2960      10222      10122       2608          0      10161 
      2441       2962      10222      10122       2608          0      10161 
      2438       2961      10222      10122       2608          0      10161 
      2437       2961      10222      10122       2608          0      10161 


Throughput: sub r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2752       3234      10222      10122       2472       2501          0 
      2543       2985      10222      10122       2469       2493          0 
      2532       2970      10222      10122       2469       2499          0 
      2518       2957      10222      10122       2467       2501          0 
      2494       2932      10222      10122       2469       2501          0 
      2494       2932      10222      10122       2469       2501          0 
      2496       2935      10222      10122       2469       2501          0 
      2500       2935      10222      10122       2469       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3108       3655      10222      10122          0          0       2533 
      2461       2896      10222      10122          0          0       2537 
      2443       2875      10222      10122          0          0       2537 
      2441       2876      10222      10122          0          0       2537 
      2439       2875      10222      10122          0          0       2537 
      2440       2872      10222      10122          0          0       2537 
      2488       2934      10222      10122          0          0       2532 
      2435       2873      10222      10122          0          0       2537 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2704       3188      10222      10122       2597          0      10163 
      2478       2917      10222      10122       2603          0      10177 
      2510       2953      10222      10122       2601          0      10161 
      2492       2934      10222      10122       2600          0      10165 
      2496       2936      10222      10122       2600          0      10165 
      2495       2932      10222      10122       2600          0      10165 
      2496       2932      10222      10122       2600          0      10165 
      2498       2936      10222      10122       2600          0      10165 


Throughput: sub r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2716       3201      10222      10122       2467       2499          0 
      2500       2947      10222      10122       2470       2499          0 
      2504       2954      10222      10122       2475       2499          0 
      2547       3002      10222      10122       2468       2500          0 
      2510       2962      10222      10122       2467       2500          0 
      2510       2963      10222      10122       2467       2500          0 
      2508       2963      10222      10122       2467       2500          0 
      2512       2961      10222      10122       2467       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2629       3189      10222      10122          0          0       2532 
      2472       2998      10222      10122          0          0       2541 
      2473       2997      10222      10122          0          0       2539 
      2417       2928      10222      10122          0          0       2540 
      2407       2917      10222      10122          0          0       2537 
      2405       2917      10222      10122          0          0       2537 
      2405       2917      10222      10122          0          0       2537 
      2409       2918      10222      10122          0          0       2537 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2684       3162      10222      10122       2609          0      10150 
      2504       2954      10222      10122       2612          0      10210 
      2516       2967      10222      10122       2612          0      10208 
      2548       3003      10222      10122       2620          0      10210 
      2514       2961      10222      10122       2608          0      10161 
      2518       2963      10222      10122       2608          0      10161 
      2516       2962      10222      10122       2608          0      10161 
      2518       2961      10222      10122       2608          0      10161 


Throughput with memory operand: sub [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8976      10257      10222      40122       4828       5037       7370 
      8783      10023      10222      40122       4855       4971       7317 
      8788      10018      10222      40122       4904       4988       7302 
      8798      10019      10222      40122       4874       4956       7328 
      8802      10015      10222      40122       4952       5012       7327 
      8792      10016      10222      40122       4882       4984       7334 
      8783      10018      10222      40122       4874       4999       7376 
      8775      10018      10222      40122       4882       4984       7334 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8721      10252      10222      40122       7507      10023       5051 
      8516      10012      10222      40122       7534      10000       4969 
      8509      10013      10222      40122       7518      10000       5053 
      8501      10014      10222      40122       7565      10000       4914 
      8491      10014      10222      40122       7506      10000       5055 
      8483      10018      10222      40122       7466      10000       4954 
      8489      10016      10222      40122       7521      10000       5070 
      8503      10017      10222      40122       7503      10000       5034 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8977      10247      10222      40122       4735       5130      20155 
      8765      10021      10222      40122       4689       5139      20177 
      8761      10017      10222      40122       4697       5167      20169 
      8769      10013      10222      40122       4739       5132      20133 
      8782      10017      10222      40122       4769       5183      20145 
      8790      10015      10222      40122       4896       5239      20141 
      8801      10018      10222      40122       4769       5183      20145 
      8792      10018      10222      40122       4896       5239      20141 


Latency with memory operand: sub [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45391      55045      10222      20137      40122      15862          0 
     45287      55030      10222      20137      40122      15905          0 
     45202      54823      10222      20136      40122      15656          0 
     45222      54936      10222      20124      40122      15776          0 
     45216      54859      10222      20124      40122      15694          0 
     45266      54969      10222      20124      40122      15895          0 
     45403      55115      10222      20124      40122      15890          0 
     45269      54936      10222      20124      40122      15776          0 


Latency: sbb r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17011      19994      10222      20154      20122       5444          0 
     16990      19993      10222      20150      20122       5450          0 
     16958      19992      10222      20149      20122       5464          0 
     16960      19993      10222      20152      20122       5439          0 
     16992      19991      10222      20150      20122       5439          0 
     17014      19990      10222      20126      20122       5470          0 
     16980      19991      10222      20130      20122       5432          0 
     16950      19991      10222      20130      20122       5432          0 


Latency: sbb r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8899      10159      10222      10165      10122       5000          0 
      8739       9990      10222      10155      10122       5002          0 
      8741       9989      10222      10157      10122       5001          0 
      8755       9990      10222      10131      10122       5002          0 
      8763       9990      10222      10131      10122       5002          0 
      8777       9991      10222      10131      10122       5002          0 
      8776       9990      10222      10131      10122       5002          0 
      8768       9990      10222      10131      10122       5002          0 


Latency: sbb r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8909      10178      10222      10166      10122       4993          0 
      8751       9988      10222      10154      10122       4998          0 
      8763       9990      10222      10157      10122       4998          0 
      8769       9988      10222      10149      10122       4994          0 
      8774       9990      10222      10126      10122       4994          0 
      8766       9992      10222      10126      10122       4994          0 
      8754       9990      10222      10126      10122       4994          0 
      8749       9990      10222      10126      10122       4994          0 


Latency: sbb r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8665      10195      10222      10153      10122       4997          0 
      8503       9990      10222      10149      10122       4994          0 
      8506       9990      10222      10156      10122       4997          0 
      8495       9990      10222      10127      10122       4996          0 
      8485       9990      10222      10127      10122       4996          0 
      8481       9992      10222      10127      10122       4996          0 
      8471       9990      10222      10127      10122       4996          0 
      8477       9990      10222      10127      10122       4996          0 


Throughput: sbb r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9220      10178      10222      12622       4992       1208          0 
      9060       9989      10222      12622       4996       1204          0 
      9070       9989      10222      12622       4993       1200          0 
      9066       9990      10222      12626       4995       1204          0 
      9059       9992      10222      12626       4996       1201          0 
      9050       9991      10222      12626       4996       1201          0 
      9036       9991      10222      12626       4996       1201          0 
      9038       9991      10222      12626       4996       1201          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8404      10193      10222      12622          0          0       1210 
      8227       9989      10222      12626          0          0       1259 
      8219       9989      10222      12626          0          0       1255 
      8212       9989      10222      12626          0          0       1255 
      8219       9988      10222      12626          0          0       1255 
      8227       9989      10222      12626          0          0       1255 
      8235       9988      10222      12626          0          0       1255 
      8240       9988      10222      12626          0          0       1255 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8410      10197      10222      12622       5112          0      12656 
      8245       9990      10222      12622       5106          0      12660 
      8243       9988      10222      12622       5105          0      12662 
      8235       9990      10222      12622       5103          0      12661 
      8226       9990      10222      12622       5100          0      12634 
      8220       9993      10222      12622       5100          0      12634 
      8211       9991      10222      12622       5100          0      12634 
      8218       9990      10222      12622       5100          0      12634 


Throughput: sbb r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8701      10222      10222      10122       4997          0          0 
      8505       9997      10222      10122       4998          0          0 
      8497       9995      10222      10122       4998          0          0 
      8489       9995      10222      10122       4998          0          0 
      8481       9997      10222      10122       4998          0          0 
      8475       9996      10222      10122       4998          0          0 
      8479       9994      10222      10122       4998          0          0 
      8491       9997      10222      10122       4998          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8916      10185      10222      10122          0          0          0 
      8760       9995      10222      10122          0          0          0 
      8773       9996      10222      10122          0          0          0 
      8779       9995      10222      10122          0          0          0 
      8780       9995      10222      10122          0          0          0 
      8772       9996      10222      10122          0          0          0 
      8761       9995      10222      10122          0          0          0 
      8749       9995      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8896      10151      10222      10122       5100          0      10156 
      8772       9998      10222      10122       5099          0      10157 
      8781       9996      10222      10122       5105          0      10155 
      8784       9997      10222      10122       5102          0      10156 
      8774       9996      10222      10122       5099          0      10130 
      8762       9994      10222      10122       5099          0      10130 
      8755       9996      10222      10122       5099          0      10130 
      8745       9996      10222      10122       5099          0      10130 


Throughput: sbb r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9188      10144      10222      10122       4995          0          0 
      9052       9989      10222      10122       4995          0          0 
      9068       9992      10222      10122       4998          0          0 
      9070       9990      10222      10122       4995          0          0 
      9058       9989      10222      10122       4997          0          0 
      9046       9990      10222      10122       4997          0          0 
      9038       9989      10222      10122       4997          0          0 
      9032       9989      10222      10122       4997          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8664      10190      10222      10122          0          0          0 
      8481       9989      10222      10122          0          0          0 
      8473       9989      10222      10122          0          0          0 
      8470       9992      10222      10122          0          0          0 
      8475       9990      10222      10122          0          0          0 
      8483       9990      10222      10122          0          0          0 
      8493       9993      10222      10122          0          0          0 
      8501       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8632      10184      10222      10122       5101          0      10152 
      8479       9990      10222      10122       5099          0      10150 
      8487       9990      10222      10122       5102          0      10157 
      8495       9990      10222      10122       5097          0      10131 
      8503       9990      10222      10122       5098          0      10131 
      8503       9990      10222      10122       5097          0      10131 
      8493       9991      10222      10122       5097          0      10131 
      8486       9993      10222      10122       5097          0      10131 


Throughput: sbb r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8640      10189      10222      10122       5000          0          0 
      8481       9989      10222      10122       5001          0          0 
      8489       9991      10222      10122       5001          0          0 
      8501       9989      10222      10122       5004          0          0 
      8507       9988      10222      10122       5004          0          0 
      8499       9992      10222      10122       5004          0          0 
      8489       9989      10222      10122       5004          0          0 
      8479       9989      10222      10122       5004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8405      10194      10222      10122          0          0          0 
      8227       9989      10222      10122          0          0          0 
      8221       9989      10222      10122          0          0          0 
      8214       9988      10222      10122          0          0          0 
      8208       9989      10222      10122          0          0          0 
      8219       9988      10222      10122          0          0          0 
      8227       9989      10222      10122          0          0          0 
      8236       9988      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8672      10189      10222      10122       5103          0      10153 
      8503       9990      10222      10122       5104          0      10153 
      8491       9989      10222      10122       5100          0      10157 
      8483       9988      10222      10122       5097          0      10128 
      8473       9990      10222      10122       5097          0      10128 
      8467       9989      10222      10122       5097          0      10128 
      8473       9988      10222      10122       5097          0      10128 
      8485       9989      10222      10122       5097          0      10128 


Throughput: sbb r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8770       9990      10222      10122       4999          0          0 
      8775       9989      10222      10122       4993          0          0 
      8778       9990      10222      10122       4997          0          0 
      8770       9989      10222      10122       4997          0          0 
      8758       9989      10222      10122       4997          0          0 
      8750       9989      10222      10122       4997          0          0 
      8742       9989      10222      10122       4997          0          0 
      8750       9989      10222      10122       4997          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8631      10148      10222      10122          0          0          0 
      8486       9990      10222      10122          0          0          0 
      8478       9992      10222      10122          0          0          0 
      8469       9987      10222      10122          0          0          0 
      8478       9989      10222      10122          0          0          0 
      8486       9991      10222      10122          0          0          0 
      8496       9988      10222      10122          0          0          0 
      8504       9988      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8670      10189      10222      10122       5107          0      10153 
      8485       9987      10222      10122       5108          0      10150 
      8481       9988      10222      10122       5108          0      10159 
      8469       9986      10222      10122       5105          0      10131 
      8467       9988      10222      10122       5105          0      10131 
      8471       9988      10222      10122       5105          0      10131 
      8481       9987      10222      10122       5105          0      10131 
      8493       9987      10222      10122       5105          0      10131 


Throughput with memory operand: sbb [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     21688      25502      10222      60122       7314       7461       7532 
     20604      24233      10222      60122       7315       7446       7591 
     20605      24293      10222      60122       7316       7463       7583 
     20566      24244      10222      60122       7321       7465       7629 
     20615      24245      10222      60122       7321       7465       7573 
     20614      24244      10222      60122       7321       7465       7628 
     20568      24244      10222      60122       7321       7465       7573 
     20570      24244      10222      60122       7321       7465       7628 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     20754      24391      10222      60122       7952      10003       7602 
     20659      24315      10222      60122       7966      10000       7579 
     20552      24238      10222      60122       7979      10000       7576 
     20582      24238      10222      60122       7959      10000       7576 
     20623      24238      10222      60122       7979      10000       7576 
     20594      24239      10222      60122       7972      10000       7576 
     20553      24239      10222      60122       7976      10000       7576 
     20582      24238      10222      60122       7972      10000       7576 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     21278      24221      10222      60122       7805       4546      40173 
     20957      23904      10222      60122       7803       4534      40163 
     20869      23842      10222      60122       7798       4594      40158 
     20891      23818      10222      60122       7805       4546      40135 
     20923      23820      10222      60122       7805       4551      40135 
     20879      23821      10222      60122       7805       4538      40135 
     20850      23821      10222      60122       7805       4556      40135 
     20846      23768      10222      60122       7790       4560      40134 


Latency with memory operand: sbb [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     50745      54165      10222      40154      60122       7246          0 
     76265      54936      10223      40490      60346       7320          0 
     52290      55777      10222      40327      60191       7333          0 
     51503      54993      10222      40149      60122       7306          0 
     85076      57815      10222      40661      60489       7381          0 
     49930      55056      10222      40150      60122       7311          0 
     49819      55028      10222      40127      60122       7306          0 
     49845      55004      10222      40126      60122       7297          0 


Latency: and r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8922      10181      10222      10156      10122       2438          0 
      8748       9994      10222      10150      10122       2443          0 
      8748       9990      10222      10134      10122       2447          0 
      8754       9990      10222      10134      10122       2447          0 
      8766       9992      10222      10134      10122       2447          0 
      8772       9990      10222      10134      10122       2447          0 
      8779       9990      10222      10134      10122       2447          0 
      8775       9992      10222      10134      10122       2447          0 


Latency: and r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8940      10190      10222      10156      10122       2461          0 
      8777       9989      10222      10152      10122       2459          0 
      8784       9989      10222      10150      10122       2460          0 
      8774       9989      10222      10155      10122       2464          0 
      8763       9989      10222      10129      10122       2465          0 
      8754       9990      10222      10129      10122       2465          0 
      8746       9990      10222      10129      10122       2465          0 
      8748       9989      10222      10129      10122       2465          0 


Latency: and r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8402      10222      10222      10151      10122       2435          0 
      8218       9990      10222      10151      10122       2439          0 
      8224       9989      10222      10132      10122       2442          0 
      8233       9992      10222      10132      10122       2442          0 
      8239       9991      10222      10132      10122       2442          0 
      8249       9990      10222      10132      10122       2442          0 
      8245       9990      10222      10132      10122       2442          0 
      8233       9993      10222      10132      10122       2442          0 


Latency: and r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8754      10022      10222      10166      10122       2434          0 
      8745       9988      10222      10156      10122       2437          0 
      8741       9992      10222      10157      10122       2437          0 
      8749       9989      10222      10133      10122       2440          0 
      8757       9990      10222      10133      10122       2440          0 
      8767       9991      10222      10133      10122       2440          0 
      8776       9990      10222      10133      10122       2440          0 
      8770       9990      10222      10133      10122       2440          0 


Throughput: and r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2859       3252      10222      10122       2455       2493          0 
      2670       3033      10222      10122       2460       2493          0 
      2623       2984      10222      10122       2456       2493          0 
      2607       2969      10222      10122       2467       2505          0 
      2593       2955      10222      10122       2460       2499          0 
      2593       2952      10222      10122       2460       2499          0 
      2589       2951      10222      10122       2460       2499          0 
      2587       2955      10222      10122       2460       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2875       3179      10222      10122          0          0       2530 
      2690       2973      10222      10122          0          0       2538 
      2702       2981      10222      10122          0          0       2541 
      2642       2913      10222      10122          0          0       2533 
      2630       2897      10222      10122          0          0       2533 
      2631       2899      10222      10122          0          0       2533 
      2629       2897      10222      10122          0          0       2533 
      2631       2897      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2829       3224      10222      10122       2610          0      10180 
      2569       2927      10222      10122       2606          0      10162 
      2553       2908      10222      10122       2605          0      10153 
      2560       2912      10222      10122       2605          0      10153 
      2554       2909      10222      10122       2605          0      10153 
      2560       2910      10222      10122       2605          0      10153 
      2559       2911      10222      10122       2605          0      10153 
      2557       2909      10222      10122       2605          0      10153 


Throughput: and r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2859       3256      10222      10122       2456       2493          0 
      2602       2968      10222      10122       2454       2496          0 
      2601       2960      10222      10122       2462       2495          0 
      2601       2963      10222      10122       2458       2501          0 
      2599       2961      10222      10122       2462       2495          0 
      2603       2962      10222      10122       2458       2501          0 
      2603       2963      10222      10122       2458       2501          0 
      2607       2961      10222      10122       2458       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2565       3020      10222      10122          0          0       2529 
      2485       2926      10222      10122          0          0       2535 
      2546       2997      10222      10122          0          0       2542 
      2533       2980      10222      10122          0          0       2535 
      2531       2977      10222      10122          0          0       2535 
      2532       2977      10222      10122          0          0       2535 
      2537       2980      10222      10122          0          0       2535 
      2535       2977      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2924       3227      10222      10122       2619          0      10176 
      2647       2920      10222      10122       2607          0      10197 
      2628       2894      10222      10122       2599          0      10159 
      2629       2895      10222      10122       2599          0      10159 
      2627       2894      10222      10122       2599          0      10159 
      2627       2895      10222      10122       2599          0      10159 
      2625       2896      10222      10122       2599          0      10159 
      2623       2894      10222      10122       2599          0      10159 


Throughput: and r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2777       3168      10222      10122       2465       2494          0 
      2682       3060      10222      10122       2454       2497          0 
      2571       2933      10222      10122       2461       2495          0 
      2633       2998      10222      10122       2459       2498          0 
      2624       2986      10222      10122       2465       2496          0 
      2591       2949      10222      10122       2470       2507          0 
      2625       2983      10222      10122       2465       2496          0 
      2595       2951      10222      10122       2470       2507          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2956       3263      10222      10122          0          0       2531 
      2716       2994      10222      10122          0          0       2541 
      2676       2949      10222      10122          0          0       2536 
      2647       2917      10222      10122          0          0       2537 
      2649       2920      10222      10122          0          0       2537 
      2644       2917      10222      10122          0          0       2537 
      2647       2915      10222      10122          0          0       2537 
      2647       2920      10222      10122          0          0       2537 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2835       3228      10222      10122       2625          0      10175 
      2629       2994      10222      10122       2617          0      10160 
      2632       2998      10222      10122       2621          0      10188 
      2531       2883      10222      10122       2607          0      10182 
      2579       2939      10222      10122       2614          0      10174 
      2560       2917      10222      10122       2607          0      10149 
      2556       2917      10222      10122       2607          0      10149 
      2558       2919      10222      10122       2607          0      10149 


Throughput: and r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2822       3214      10222      10122       2455       2489          0 
      2604       2972      10222      10122       2464       2498          0 
      2579       2942      10222      10122       2460       2493          0 
      2582       2947      10222      10122       2461       2496          0 
      2582       2949      10222      10122       2461       2497          0 
      2587       2953      10222      10122       2461       2497          0 
      2586       2947      10222      10122       2461       2497          0 
      2585       2949      10222      10122       2461       2497          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2918       3226      10222      10122          0          0       2535 
      2732       3021      10222      10122          0          0       2538 
      2685       2978      10222      10122          0          0       2540 
      2684       2968      10222      10122          0          0       2533 
      2684       2968      10222      10122          0          0       2533 
      2683       2970      10222      10122          0          0       2533 
      2686       2968      10222      10122          0          0       2533 
      2686       2965      10222      10122          0          0       2538 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2655       3124      10222      10122       2613          0      10156 
      2488       2926      10222      10122       2610          0      10166 
      2484       2921      10222      10122       2607          0      10168 
      2508       2947      10222      10122       2608          0      10165 
      2496       2935      10222      10122       2607          0      10161 
      2449       2872      10222      10122       2601          0      10141 
      2445       2872      10222      10122       2601          0      10141 
      2451       2876      10222      10122       2601          0      10141 


Throughput: and r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2914       3428      10222      10122       2453       2494          0 
      2528       2972      10222      10122       2465       2497          0 
      2540       2986      10222      10122       2460       2493          0 
      2512       2952      10222      10122       2465       2500          0 
      2539       2985      10222      10122       2460       2493          0 
      2544       2986      10222      10122       2460       2493          0 
      2512       2950      10222      10122       2465       2500          0 
      2543       2983      10222      10122       2460       2493          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2805       3202      10222      10122          0          0       2541 
      2617       2990      10222      10122          0          0       2538 
      2567       2935      10222      10122          0          0       2536 
      2621       2999      10222      10122          0          0       2535 
      2612       2986      10222      10122          0          0       2531 
      2581       2951      10222      10122          0          0       2538 
      2582       2952      10222      10122          0          0       2538 
      2613       2984      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2848       3338      10222      10122       2621          0      10176 
      2550       2991      10222      10122       2614          0      10182 
      2556       2999      10222      10122       2619          0      10174 
      2515       2951      10222      10122       2607          0      10185 
      2540       2985      10222      10122       2609          0      10157 
      2509       2951      10222      10122       2607          0      10185 
      2511       2950      10222      10122       2607          0      10185 
      2539       2985      10222      10122       2609          0      10157 


Throughput with memory operand: and [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9256      10240      10222      40122       4835       4876       7488 
      9066      10017      10222      40122       4746       4998       7312 
      9080      10021      10222      40122       4723       4984       7342 
      9092      10023      10222      40122       4722       4971       7330 
      9093      10014      10222      40122       4705       4943       7343 
      9088      10021      10222      40122       4767       4996       7328 
      9078      10017      10222      40122       4785       4997       7335 
      9066      10015      10222      40122       4781       5003       7285 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8987      10252      10222      40122       7512      10020       5030 
      8776      10024      10222      40122       7563      10000       4927 
      8764      10018      10222      40122       7513      10000       5086 
      8766      10011      10222      40122       7537      10000       4955 
      8780      10018      10222      40122       7538      10000       5017 
      8791      10015      10222      40122       7466      10000       4954 
      8796      10017      10222      40122       7552      10000       5077 
      8796      10013      10222      40122       7539      10000       5043 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8964      10247      10222      40122       4856       5043      20146 
      8773      10016      10222      40122       4832       5165      20172 
      8778      10014      10222      40122       4825       5278      20167 
      8792      10015      10222      40122       4856       5230      20171 
      8799      10015      10222      40122       4664       5158      20145 
      8794      10014      10222      40122       4802       5131      20137 
      8788      10014      10222      40122       4758       5169      20141 
      8779      10015      10222      40122       4885       5240      20141 


Latency with memory operand: and [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47723      54400      10222      20401      40130      16508          0 
     47361      54012      10222      20129      40122      16426          0 
     47524      54224      10222      20141      40122      16503          0 
     47302      53901      10222      20143      40122      16357          0 
     47387      54094      10222      20122      40122      16463          0 
     58215      56833      10223      20580      40389      16036          0 
     48266      55071      10222      20137      40122      15711          0 
     48174      54936      10222      20124      40122      15776          0 


Latency: or r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8669      10193      10222      10154      10122       2436          0 
      8487       9992      10222      10153      10122       2433          0 
      8477       9992      10222      10155      10122       2433          0 
      8471       9992      10222      10151      10122       2442          0 
      8472       9994      10222      10153      10122       2434          0 
      8479       9992      10222      10130      10122       2439          0 
      8485       9992      10222      10130      10122       2439          0 
      8495       9993      10222      10130      10122       2439          0 


Latency: or r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8489      10001      10222      10168      10122       2459          0 
      8489       9990      10222      10150      10122       2462          0 
      8501       9993      10222      10157      10122       2460          0 
      8503       9988      10222      10158      10122       2461          0 
      8505       9990      10222      10130      10122       2464          0 
      8499       9993      10222      10130      10122       2464          0 
      8491       9992      10222      10130      10122       2464          0 
      8479       9988      10222      10130      10122       2464          0 


Latency: or r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8621      10150      10222      10169      10122       2462          0 
      8494       9988      10222      10150      10122       2460          0 
      8504       9989      10222      10155      10122       2462          0 
      8504       9988      10222      10127      10122       2460          0 
      8494       9988      10222      10127      10122       2460          0 
      8488       9988      10222      10127      10122       2460          0 
      8477       9988      10222      10127      10122       2460          0 
      8468       9988      10222      10127      10122       2460          0 


Latency: or r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8933      10185      10222      10163      10122       2459          0 
      8751       9991      10222      10150      10122       2462          0 
      8746       9990      10222      10157      10122       2462          0 
      8748       9990      10222      10155      10122       2463          0 
      8760       9989      10222      10126      10122       2468          0 
      8768       9991      10222      10126      10122       2468          0 
      8776       9989      10222      10126      10122       2468          0 
      8781       9989      10222      10126      10122       2468          0 


Throughput: or r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2738       3121      10222      10122       2466       2494          0 
      2583       2947      10222      10126       2461       2495          0 
      2595       2962      10222      10126       2463       2496          0 
      2585       2951      10222      10126       2463       2497          0 
      2583       2951      10222      10126       2463       2497          0 
      2583       2952      10222      10126       2463       2497          0 
      2582       2953      10222      10126       2463       2497          0 
      2581       2951      10222      10126       2463       2497          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2841       3242      10222      10122          0          0       2532 
      2559       2917      10222      10122          0          0       2531 
      2628       2997      10222      10122          0          0       2532 
      2654       3022      10222      10122          0          0       2534 
      2639       3011      10222      10122          0          0       2540 
      2641       3011      10222      10122          0          0       2540 
      2643       3011      10222      10122          0          0       2540 
      2643       3013      10222      10122          0          0       2540 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2837       3228      10222      10122       2619          0      10155 
      2593       2952      10222      10122       2614          0      10170 
      2588       2944      10222      10122       2610          0      10173 
      2609       2968      10222      10122       2613          0      10176 
      2603       2959      10222      10122       2611          0      10169 
      2599       2956      10222      10122       2611          0      10169 
      2599       2954      10222      10122       2611          0      10169 
      2601       2959      10222      10122       2611          0      10169 


Throughput: or r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2782       3275      10222      10122       2465       2496          0 
      2549       2997      10222      10122       2468       2496          0 
      2546       2995      10222      10122       2472       2498          0 
      2524       2971      10222      10122       2471       2496          0 
      2529       2971      10222      10122       2471       2496          0 
      2530       2970      10222      10122       2471       2496          0 
      2530       2972      10222      10122       2471       2496          0 
      2527       2971      10222      10122       2471       2496          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2533       2977      10222      10122          0          0       2532 
      2546       2990      10222      10122          0          0       2534 
      2527       2970      10222      10122          0          0       2526 
      2523       2971      10222      10122          0          0       2526 
      2527       2971      10222      10122          0          0       2526 
      2525       2970      10222      10122          0          0       2526 
      2520       2970      10222      10122          0          0       2526 
      2525       2971      10222      10122          0          0       2526 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2716       3092      10222      10122       2612          0      10172 
      2629       2994      10222      10122       2612          0      10179 
      2627       2994      10222      10122       2612          0      10199 
      2607       2973      10222      10122       2608          0      10151 
      2603       2970      10222      10122       2608          0      10151 
      2601       2968      10222      10122       2608          0      10151 
      2603       2972      10222      10122       2608          0      10151 
      2601       2970      10222      10122       2608          0      10151 


Throughput: or r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2651       3216      10222      10122       2473       2491          0 
      2399       2909      10222      10122       2467       2500          0 
      2483       3009      10222      10122       2470       2495          0 
      2407       2919      10222      10122       2479       2503          0 
      2399       2907      10222      10122       2476       2499          0 
      2405       2910      10222      10122       2476       2499          0 
      2403       2908      10222      10122       2476       2499          0 
      2401       2907      10222      10122       2476       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2611       3173      10222      10122          0          0       2537 
      2443       2968      10222      10122          0          0       2542 
      2428       2949      10222      10122          0          0       2536 
      2415       2933      10222      10122          0          0       2540 
      2437       2956      10222      10122          0          0       2535 
      2409       2923      10222      10122          0          0       2535 
      2415       2922      10222      10122          0          0       2535 
      2411       2922      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2773       3161      10222      10122       2617          0      10170 
      2593       2957      10222      10122       2605          0      10180 
      2550       2906      10222      10122       2609          0      10177 
      2552       2906      10222      10122       2602          0      10185 
      2552       2906      10222      10122       2602          0      10185 
     13766       4944      10223      10327       2367          3      10438 
      3364       3849      10222      10164       2599         -1      10269 
      2547       2901      10222      10122       2607          0      10164 


Throughput: or r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2708       3195      10222      10122       2468       2501          0 
      2510       2961      10222      10122       2473       2510          0 
      2551       3009      10222      10122       2470       2497          0 
      2409       2844      10222      10122       2478       2508          0 
      2395       2827      10222      10122       2478       2509          0 
      2397       2824      10222      10122       2478       2509          0 
      2395       2822      10222      10122       2478       2509          0 
      2397       2827      10222      10122       2478       2509          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2809       3201      10222      10122          0          0       2534 
      2560       2912      10222      10122          0          0       2533 
      2639       3004      10222      10122          0          0       2532 
      2500       2844      10222      10122          0          0       2530 
      2481       2823      10222      10122          0          0       2528 
      2482       2827      10222      10122          0          0       2528 
      2482       2824      10222      10122          0          0       2528 
      2478       2823      10222      10122          0          0       2528 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2694       3177      10222      10122       2608          0      10172 
      2519       2972      10222      10122       2610          0      10176 
      2415       2844      10222      10122       2590          0      10168 
      2398       2824      10222      10122       2586          0      10157 
      2397       2824      10222      10122       2586          0      10157 
      2398       2825      10222      10122       2586          0      10157 
      2401       2825      10222      10122       2586          0      10157 
      2403       2824      10222      10122       2586          0      10157 


Throughput: or r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2849       3250      10222      10122       2469       2495          0 
      2635       3006      10222      10122       2470       2495          0 
      2645       3025      10222      10122       2471       2499          0 
      2559       2919      10222      10122       2479       2503          0 
      2544       2907      10222      10122       2476       2499          0 
      2550       2911      10222      10122       2476       2499          0 
      2550       2908      10222      10122       2476       2499          0 
      2550       2907      10222      10122       2476       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4250       5174      10222      10124          0          0       3280 
      4093       4818      10222      10122         -1          0       3236 
      4244       5002      10222      10122         -2          0       3282 
      4201       4959      10222      10122         -1          0       3230 
      4157       4916      10222      10122         -1          0       3246 
      4157       4913      10222      10122         -1          0       3245 
      4274       5035      10222      10122         -2          0       3288 
      4070       4799      10222      10122         -2          0       3279 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2742       3226      10222      10122       2627          0      10165 
      2492       2934      10222      10122       2609          0      10149 
      2551       3002      10222      10122       2615          0      10183 
      2478       2920      10222      10122       2605          0      10145 
      2480       2920      10222      10122       2605          0      10145 
      2480       2923      10222      10122       2605          0      10145 
      2494       2942      10222      10122       2615          0      10188 
      2475       2920      10222      10122       2605          0      10145 


Throughput with memory operand: or [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8969      10247      10222      40122       4691       4943       7335 
      8784      10024      10222      40122       4742       4986       7304 
      8797      10025      10222      40122       4759       4947       7313 
      8802      10022      10222      40122       4773       5009       7335 
      8802      10022      10222      40122       4764       4974       7306 
      8796      10024      10222      40122       4775       5009       7289 
      8786      10025      10222      40122       4750       4983       7347 
      8779      10023      10222      40122       4760       5004       7347 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8521      10053      10222      40122       7500      10024       5078 
      8497      10029      10222      40122       7564      10000       5046 
      8499      10019      10222      40122       7529      10000       5097 
      8507      10020      10222      40122       7527      10000       5051 
      8517      10022      10222      40122       7445      10000       4974 
      8525      10018      10222      40122       7527      10000       5051 
      8528      10023      10222      40122       7445      10000       4974 
      8513      10021      10222      40122       7535      10000       5055 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8969      10254      10222      40122       4648       5068      20160 
      8782      10022      10222      40122       4698       5174      20169 
      8789      10020      10222      40122       4781       5187      20163 
      8802      10023      10222      40122       4751       5192      20167 
      8801      10019      10222      40122       4817       5202      20137 
      8792      10021      10222      40122       4700       5153      20133 
      8782      10019      10222      40122       4714       5163      20137 
      8779      10020      10222      40122       4747       5182      20137 


Latency with memory operand: or [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51247      54665      10222      20391      40130      16573          0 
     50721      54150      10222      20128      40122      16512          0 
     50654      53987      10222      20135      40122      16438          0 
     50567      53998      10222      20145      40122      16395          0 
     50669      54025      10222      20146      40122      16322          0 
     50602      53983      10222      20124      40122      16414          0 
     50503      53913      10222      20127      40122      16381          0 
     50759      54100      10222      20122      40122      16464          0 


Latency: xor r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8762       9992      10222      10167      10122       2460          0 
      8775       9992      10222      10150      10122       2457          0 
      8777       9990      10222      10142      10122       2461          0 
      8768       9992      10222      10126      10122       2463          0 
      8760       9989      10222      10126      10122       2463          0 
      8750       9991      10222      10126      10122       2463          0 
      8738       9990      10222      10126      10122       2463          0 
      8748       9989      10222      10126      10122       2463          0 


Latency: xor r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8407      10199      10222      10154      10122       2442          0 
      8241       9991      10222      10149      10122       2427          0 
      8247       9990      10222      10157      10122       2438          0 
      8237       9990      10222      10156      10122       2435          0 
      8227       9990      10222      10130      10122       2439          0 
      8221       9991      10222      10130      10122       2439          0 
      8212       9991      10222      10130      10122       2439          0 
      8215       9990      10222      10130      10122       2439          0 


Latency: xor r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8651      10190      10222      10150      10122       2442          0 
      8471       9992      10222      10150      10122       2442          0 
      8469       9989      10222      10150      10122       2439          0 
      8475       9989      10222      10127      10122       2438          0 
      8485       9990      10222      10127      10122       2438          0 
      8489       9989      10222      10127      10122       2438          0 
      8501       9990      10222      10127      10122       2438          0 
      8500       9991      10222      10127      10122       2438          0 


Latency: xor r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9143      10410      10222      10167      10122       2442          0 
      8759       9990      10222      10149      10122       2427          0 
      8751       9991      10222      10156      10122       2435          0 
      8743       9989      10222      10130      10122       2439          0 
      8745       9991      10222      10130      10122       2439          0 
      8755       9990      10222      10130      10122       2439          0 
      8763       9990      10222      10130      10122       2439          0 
      8775       9990      10222      10130      10122       2439          0 


Throughput: xor r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2843       3236      10222      10122       2464       2493          0 
      2633       2991      10222      10122       2470       2497          0 
      2633       2993      10222      10122       2469       2501          0 
      2635       2998      10222      10122       2477       2507          0 
      2625       2986      10222      10122       2469       2499          0 
      2625       2989      10222      10122       2469       2499          0 
      2627       2987      10222      10122       2469       2499          0 
      2623       2986      10222      10122       2469       2499          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3329       3542      10222      10122          0          0       2527 
      2766       2947      10222      10122          0          0       2531 
      2772       2955      10222      10122          0          0       2529 
      2811       3001      10222      10122          0          0       2526 
      2797       2986      10222      10122          0          0       2528 
      2801       2990      10222      10122          0          0       2528 
      2795       2986      10222      10122          0          0       2528 
      2795       2987      10222      10122          0          0       2528 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2827       3227      10222      10122       2609          0      10171 
      2639       3008      10222      10122       2614          0      10184 
      2623       2988      10222      10122       2605          0      10169 
      2624       2986      10222      10122       2605          0      10169 
      2625       2987      10222      10122       2605          0      10169 
      2629       2989      10222      10122       2605          0      10169 
      2627       2986      10222      10122       2605          0      10169 
      2627       2986      10222      10122       2605          0      10169 


Throughput: xor r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2772       3259      10222      10122       2461       2497          0 
      2506       2940      10222      10122       2479       2503          0 
      2549       2995      10222      10122       2470       2497          0 
      2510       2949      10222      10122       2473       2500          0 
      2542       2994      10222      10122       2472       2498          0 
      2526       2970      10222      10122       2471       2496          0 
      2522       2970      10222      10122       2471       2496          0 
      2521       2968      10222      10122       2471       2496          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2827       3229      10222      10122          0          0       2528 
      2627       2999      10222      10122          0          0       2531 
      2615       2987      10222      10122          0          0       2534 
      2599       2970      10222      10122          0          0       2526 
      2603       2972      10222      10122          0          0       2526 
      2601       2971      10222      10122          0          0       2526 
      2605       2970      10222      10122          0          0       2526 
      2603       2971      10222      10122          0          0       2526 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2696       3175      10222      10122       2604          0      10184 
      2478       2919      10222      10122       2597          0      10166 
      2537       2990      10222      10122       2613          0      10171 
      2522       2970      10222      10122       2608          0      10151 
      2524       2970      10222      10122       2608          0      10151 
      2529       2971      10222      10122       2608          0      10151 
      2526       2971      10222      10122       2608          0      10151 
      2528       2970      10222      10122       2608          0      10151 


Throughput: xor r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2680       3157      10222      10122       2463       2499          0 
      2574       3029      10222      10122       2458       2491          0 
      2506       2951      10222      10122       2466       2493          0 
      2478       2921      10222      10122       2467       2494          0 
      2476       2922      10222      10122       2467       2494          0 
      2474       2920      10222      10122       2467       2494          0 
      2478       2921      10222      10122       2467       2494          0 
      2479       2922      10222      10122       2467       2494          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2874       3170      10222      10122          0          0       2539 
      2666       2944      10222      10122          0          0       2535 
      2671       2951      10222      10122          0          0       2537 
      2646       2921      10222      10122          0          0       2535 
      2641       2920      10222      10122          0          0       2535 
      2643       2920      10222      10122          0          0       2535 
      2639       2923      10222      10122          0          0       2535 
      2642       2920      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2683       3159      10222      10122       2608          0      10182 
      2540       2989      10222      10122       2615          0      10187 
      2482       2920      10222      10122       2609          0      10183 
      2472       2907      10222      10122       2600          0      10181 
      2472       2909      10222      10122       2600          0      10181 
      2472       2908      10222      10122       2600          0      10181 
      2476       2907      10222      10122       2600          0      10181 
      2475       2910      10222      10122       2600          0      10181 


Throughput: xor r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2869       3271      10222      10122       2453       2493          0 
      2579       2938      10222      10122       2466       2502          0 
      2648       3022      10222      10122       2461       2497          0 
      2646       3018      10222      10122       2461       2497          0 
      2644       3018      10222      10122       2461       2497          0 
      2646       3021      10222      10122       2461       2497          0 
      2614       2984      10222      10122       2467       2506          0 
      2616       2983      10222      10122       2467       2506          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2754       3246      10222      10122          0          0       2528 
      2528       2980      10222      10122          0          0       2535 
      2556       3010      10222      10122          0          0       2542 
      2537       2983      10222      10122          0          0       2542 
      2565       3018      10222      10122          0          0       2537 
      2567       3021      10222      10122          0          0       2537 
      2542       2984      10222      10122          0          0       2542 
      2568       3018      10222      10122          0          0       2537 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2536       3079      10222      10122       2614          0      10188 
      2425       2943      10222      10122       2611          0      10175 
      2482       3014      10222      10122       2616          0      10174 
      2470       3000      10222      10122       2613          0      10180 
      2425       2951      10222      10122       2608          0      10178 
      2413       2934      10222      10122       2609          0      10153 
      2409       2931      10222      10122       2609          0      10153 
      2409       2932      10222      10122       2609          0      10153 


Throughput: xor r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2758       3139      10222      10122       2460       2499          0 
      2595       2955      10222      10122       2470       2498          0 
      2521       2867      10222      10122       2467       2497          0 
      2631       2995      10222      10122       2457       2496          0 
      2649       3016      10222      10122       2463       2495          0 
      2645       3014      10222      10122       2463       2495          0 
      2607       2973      10222      10122       2457       2500          0 
      2609       2974      10222      10122       2457       2500          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2700       3077      10222      10122          0          0       2533 
      3073       3509      10222      10164          2          1       2557 
      3093       3544      10222      10124          0          0       2669 
      3537       4072      10222      10126         -1          0       2935 
      3689       4262      10222      10128          0          0       2905 
      3620       4163      10222      10122          1          0       2979 
      3360       3867      10222      10124          0          0       2544 
      3083       3533      10222      10122         -2          0       2591 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3499       4105      10222      10122       2611          0      10170 
      2494       2926      10222      10122       2604          0      10191 
      2474       2908      10222      10122       2600          0      10181 
      2476       2909      10222      10122       2600          0      10181 
      2470       2907      10222      10122       2600          0      10181 
      2473       2909      10222      10122       2600          0      10181 
      2471       2908      10222      10122       2600          0      10181 
      2470       2907      10222      10122       2600          0      10181 


Throughput with memory operand: xor [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8969      10241      10222      40122       4814       5018       7310 
      8759      10014      10222      40122       4720       4993       7309 
      8771      10017      10222      40122       4754       4968       7316 
      8781      10019      10222      40122       4829       5027       7348 
      8786      10015      10222      40122       4847       5029       7300 
      8800      10018      10222      40122       4733       4954       7355 
      8792      10015      10222      40122       4813       5010       7317 
      8786      10015      10222      40122       4780       5068       7356 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9421      10727      10222      40154       7566      10079       3752 
      8873      10114      10222      40122       7553      10029       4002 
      8889      10148      10222      40122       7527      10038       3845 
      8868      10131      10222      40122       7568      10037       3394 
      8767      10016      10222      40122       7531      10000       5106 
      8775      10018      10222      40122       7506      10000       5104 
      8788      10016      10222      40122       7497      10000       5068 
      8796      10016      10222      40122       7528      10000       5079 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9286      10238      10222      40122       4761       5156      20158 
      9099      10021      10222      40122       4746       5192      20171 
      9092      10015      10222      40122       4738       5150      20164 
      9082      10017      10222      40122       4716       5154      20164 
      9070      10014      10222      40122       4790       5212      20133 
      9058      10014      10222      40122       4696       5136      20137 
      9064      10020      10222      40122       4725       5163      20145 
      9069      10014      10222      40122       4696       5136      20137 


Latency with memory operand: xor [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46078      54197      10222      20195      40124      16428          0 
     45864      54032      10222      20138      40122      16419          0 
     46077      54218      10222      20123      40122      16481          0 
     45922      54071      10222      20126      40122      16492          0 
     45900      54043      10222      20122      40122      16428          0 
     45950      54072      10222      20126      40122      16492          0 
     45874      54042      10222      20122      40122      16428          0 
     45971      54071      10222      20126      40122      16492          0 


Latency: cmp r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2498       2850      10222      10157      10122       2520          0 
      2274       2598      10222      10168      10122       2528          0 
      2250       2565      10222      10157      10122       2531          0 
      2245       2560      10222      10157      10122       2531          0 
      2248       2561      10222      10157      10122       2531          0 
      2250       2563      10222      10157      10122       2531          0 
      2248       2561      10222      10157      10122       2531          0 
      2248       2562      10222      10157      10122       2531          0 


Latency: cmp r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2451       2796      10222      10157      10122       2523          0 
      2272       2590      10222      10162      10122       2526          0 
      2276       2594      10222      10160      10122       2525          0 
      2272       2590      10222      10161      10122       2525          0 
      2245       2556      10222      10157      10122       2529          0 
      2246       2558      10222      10153      10122       2528          0 
      2245       2557      10222      10153      10122       2528          0 
      2246       2557      10222      10153      10122       2528          0 


Latency: cmp r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2484       2831      10222      10160      10122       2523          0 
      2278       2603      10222      10161      10122       2526          0 
      2280       2605      10222      10165      10122       2526          0 
      2246       2567      10222      10157      10122       2529          0 
      2250       2568      10222      10157      10122       2529          0 
      2252       2568      10222      10157      10122       2529          0 
      2251       2568      10222      10157      10122       2529          0 
      2250       2568      10222      10157      10122       2529          0 


Latency: cmp r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2709       3094      10222      10158      10122       2516          0 
      2271       2591      10222      10163      10122       2526          0 
      2271       2594      10222      10164      10122       2526          0 
      2271       2590      10222      10165      10122       2526          0 
      2237       2556      10222      10157      10122       2529          0 
      2239       2559      10222      10157      10122       2529          0 
      2236       2554      10222      10157      10122       2529          0 
      2241       2556      10222      10157      10122       2529          0 


Throughput: cmp r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2289       2925      10222      10122       2498       2520          0 
      2207       2600      10222      10122       2528       2529          0 
      2209       2604      10222      10122       2526       2529          0 
      2181       2565      10222      10122       2530       2532          0 
      2183       2566      10222      10122       2530       2532          0 
      2181       2567      10222      10122       2530       2532          0 
      2185       2565      10222      10122       2530       2532          0 
      2185       2565      10222      10122       2530       2532          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2567       2920      10222      10122          0          0       2546 
      2282       2600      10222      10122          0          0       2533 
      2280       2600      10222      10122          0          0       2532 
      2285       2600      10222      10122          0          0       2532 
      2254       2565      10222      10122          0          0       2532 
      2248       2563      10222      10122          0          0       2532 
      2246       2564      10222      10122          0          0       2532 
      2247       2566      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2738       2914      10222      10122       2584          0      10161 
      2446       2601      10222      10122       2547          0      10175 
      2446       2603      10222      10122       2546          0      10163 
      2445       2599      10222      10122       2547          0      10170 
      2413       2565      10222      10122       2534          0      10157 
      2409       2566      10222      10122       2534          0      10157 
      2411       2565      10222      10122       2534          0      10157 
      2409       2565      10222      10122       2534          0      10157 


Throughput: cmp r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2332       2835      10222      10122       2516       2528          0 
      2153       2616      10222      10122       2527       2530          0 
      2149       2612      10222      10122       2527       2530          0 
      2153       2615      10222      10122       2527       2530          0 
      2117       2573      10222      10122       2528       2531          0 
      2118       2571      10222      10122       2528       2531          0 
      2122       2571      10222      10122       2528       2531          0 
      2123       2575      10222      10122       2528       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2490       2835      10222      10122          0          0       2532 
      2290       2610      10222      10122          0          0       2532 
      2298       2615      10222      10122          0          0       2532 
      2296       2612      10222      10122          0          0       2533 
      2256       2570      10222      10122          0          0       2531 
      2258       2571      10222      10122          0          0       2531 
      2260       2571      10222      10122          0          0       2531 
      2255       2571      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2539       2893      10222      10122       2553          0      10178 
      2292       2614      10222      10122       2545          0      10183 
      2294       2614      10222      10122       2546          0      10185 
      2294       2616      10222      10122       2546          0      10184 
      2254       2571      10222      10122       2532          0      10165 
      2254       2571      10222      10122       2532          0      10165 
      2252       2573      10222      10122       2532          0      10165 
      2250       2571      10222      10122       2532          0      10165 


Throughput: cmp r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2462       2806      10222      10122       2524       2527          0 
      2270       2594      10222      10122       2526       2530          0 
      2238       2556      10222      10122       2528       2531          0 
      2241       2560      10222      10122       2528       2531          0 
      2236       2557      10222      10122       2528       2531          0 
      2238       2556      10222      10122       2528       2531          0 
      2237       2557      10222      10122       2528       2531          0 
      2238       2556      10222      10122       2528       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2429       2771      10222      10122          0          0       2531 
      2278       2595      10222      10122          0          0       2534 
      2274       2590      10222      10122          0          0       2534 
      2273       2592      10222      10122          0          0       2533 
      2246       2559      10222      10122          0          0       2532 
      2249       2558      10222      10122          0          0       2533 
      2244       2555      10222      10122          0          0       2532 
      2248       2557      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2542       2806      10222      10122       2545          0      10160 
      2347       2591      10222      10122       2544          0      10163 
      2345       2589      10222      10122       2545          0      10165 
      2347       2596      10222      10122       2544          0      10164 
      2310       2554      10222      10122       2534          0      10157 
      2311       2557      10222      10122       2534          0      10157 
      2314       2557      10222      10122       2534          0      10157 
      2316       2557      10222      10122       2534          0      10157 


Throughput: cmp r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2436       2866      10222      10122       2515       2523          0 
      2211       2605      10222      10122       2526       2530          0 
      2210       2604      10222      10122       2526       2529          0 
      2179       2569      10222      10122       2528       2530          0 
      2179       2570      10222      10122       2528       2530          0 
      2177       2568      10222      10122       2528       2530          0 
      2179       2569      10222      10122       2528       2530          0 
      2179       2569      10222      10122       2528       2530          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2447       2884      10222      10122          0          0       2537 
      2211       2603      10222      10122          0          0       2533 
      2208       2602      10222      10122          0          0       2533 
      2210       2603      10222      10122          0          0       2532 
      2215       2602      10222      10122          0          0       2533 
      2181       2568      10222      10122          0          0       2532 
      2186       2569      10222      10122          0          0       2532 
      2183       2568      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2496       2841      10222      10122       2548          0      10156 
      2286       2604      10222      10122       2544          0      10162 
      2282       2604      10222      10122       2544          0      10162 
      2279       2600      10222      10122       2544          0      10163 
      2282       2606      10222      10122       2544          0      10165 
      2252       2569      10222      10122       2535          0      10157 
      2252       2569      10222      10122       2535          0      10157 
      2250       2570      10222      10122       2535          0      10157 


Throughput: cmp r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2533       2888      10222      10122       2524       2527          0 
      2270       2593      10222      10122       2526       2528          0 
      2272       2591      10222      10122       2526       2530          0 
      2272       2591      10222      10122       2526       2530          0 
      2248       2559      10222      10122       2529       2532          0 
      2246       2557      10222      10122       2529       2532          0 
      2246       2558      10222      10122       2529       2532          0 
      2244       2558      10222      10122       2529       2532          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2466       2815      10222      10122          0          0       2532 
      2271       2593      10222      10122          0          0       2532 
      2235       2556      10222      10122          0          0       2532 
      2235       2555      10222      10122          0          0       2532 
      2243       2559      10222      10122          0          0       2532 
      2239       2556      10222      10122          0          0       2532 
      2239       2556      10222      10122          0          0       2532 
      2240       2557      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2292       2612      10222      10122       2546          0      10157 
      2270       2592      10222      10122       2544          0      10161 
      2270       2590      10222      10122       2544          0      10161 
      2242       2556      10222      10122       2533          0      10153 
      2242       2558      10222      10122       2533          0      10153 
      2242       2557      10222      10122       2533          0      10153 
      2242       2556      10222      10122       2533          0      10153 
      2248       2558      10222      10122       2533          0      10153 


Throughput with memory operand: cmp [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4593       5244      10222      20122       2482       2495       5001 
      4419       5051      10222      20122       2469       2490       5000 
      4409       5043      10222      20122       2473       2495       5000 
      4395       5025      10222      20122       2473       2495       5000 
      4396       5023      10222      20122       2473       2495       5000 
      4401       5023      10222      20122       2473       2495       5000 
      4406       5026      10222      20122       2473       2495       5000 
      4407       5023      10222      20122       2473       2495       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4625       5268      10222      20122       5000          0       2527 
      4432       5045      10222      20122       5000          0       2521 
      4441       5055      10222      20122       5000          0       2520 
      4435       5053      10222      20122       5000          0       2517 
      4409       5029      10222      20122       5000          0       2519 
      4413       5033      10222      20122       5000          0       2517 
      4409       5030      10222      20122       5000          0       2517 
      4402       5030      10222      20122       5000          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4628       5282      10222      20122       2641          0      10164 
      4423       5046      10222      20122       2624          0      10168 
      4421       5041      10222      20122       2620          0      10165 
      4429       5046      10222      20122       2625          0      10170 
      4417       5027      10222      20122       2617          0      10142 
      4419       5024      10222      20122       2621          0      10134 
      4419       5023      10222      20122       2620          0      10134 
      4417       5027      10222      20122       2618          0      10138 


Latency with memory operand: cmp [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4616       5260      10222      10152      20122       2483          0 
      4429       5043      10222      10167      20122       2474          0 
      4433       5042      10222      10169      20122       2469          0 
      4437       5048      10222      10170      20122       2474          0 
      4431       5046      10222      10166      20122       2469          0 
      4409       5021      10222      10136      20122       2475          0 
      4405       5026      10222      10136      20122       2473          0 
      4403       5022      10222      10139      20122       2472          0 


Latency: test r8, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2464       2806      10222      10155      10122       2518          0 
      2280       2598      10222      10174      10122       2530          0 
      2274       2595      10222      10170      10122       2529          0 
      2278       2599      10222      10166      10122       2528          0 
      2276       2596      10222      10168      10122       2528          0 
      2240       2560      10222      10157      10122       2531          0 
      2245       2561      10222      10157      10122       2531          0 
      2242       2561      10222      10157      10122       2531          0 


Latency: test r16, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27955      32852      10222      10124      10122          0          0 
     27737      32669      10222      10126      10122          0          0 
     27729      32671      10222      10126      10122          0          0 
     27762      32629      10222      10122      10122          0          0 
     27703      32626      10222      10122      10122          0          0 
     27688      32626      10222      10122      10122          0          0 
     27763      32629      10222      10122      10122          0          0 
     27705      32626      10222      10122      10122          0          0 


Latency: test r32, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2603       2962      10222      10156      10122       2516          0 
      2282       2594      10222      10164      10122       2526          0 
      2284       2597      10222      10166      10122       2526          0 
      2255       2562      10222      10161      10122       2530          0 
      2252       2563      10222      10161      10122       2530          0 
      2253       2562      10222      10157      10122       2529          0 
      2252       2563      10222      10161      10122       2530          0 
      2255       2563      10222      10161      10122       2530          0 


Latency: test r64, i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2607       3070      10222      10155      10122       2510          0 
      2203       2601      10222      10160      10122       2527          0 
      2179       2574      10222      10157      10122       2529          0 
      2175       2570      10222      10157      10122       2529          0 
      2177       2571      10222      10157      10122       2529          0 
      2177       2573      10222      10157      10122       2529          0 
      2177       2572      10222      10157      10122       2529          0 
      2180       2573      10222      10157      10122       2529          0 


Throughput: test r8, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2543       2801      10222      10122       2521       2529          0 
      2361       2600      10222      10122       2528       2529          0 
      2363       2602      10222      10122       2527       2530          0 
      2360       2599      10222      10122       2527       2530          0 
      2329       2565      10222      10122       2530       2532          0 
      2328       2566      10222      10122       2530       2532          0 
      2323       2565      10222      10122       2530       2532          0 
      2324       2565      10222      10122       2530       2532          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2443       2876      10222      10122          0          0       2543 
      2207       2600      10222      10122          0          0       2535 
      2210       2599      10222      10122          0          0       2532 
      2206       2600      10222      10122          0          0       2532 
      2181       2568      10222      10122          0          0       2532 
      2175       2565      10222      10122          0          0       2532 
      2173       2563      10222      10122          0          0       2532 
      2176       2567      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2506       2862      10222      10122       2558          0      10165 
      2274       2599      10222      10122       2545          0      10165 
      2280       2604      10222      10122       2547          0      10167 
      2246       2564      10222      10122       2534          0      10157 
      2246       2565      10222      10122       2534          0      10157 
      2252       2567      10222      10122       2534          0      10157 
      2248       2564      10222      10122       2534          0      10157 
      2252       2566      10222      10122       2534          0      10157 


Throughput: test r8high, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2501       2854      10222      10122       2519       2530          0 
      2292       2611      10222      10122       2527       2530          0 
      2289       2614      10222      10122       2527       2530          0 
      2293       2617      10222      10122       2527       2530          0 
      2253       2570      10222      10122       2529       2532          0 
      2259       2572      10222      10122       2529       2532          0 
      2256       2575      10222      10122       2529       2532          0 
      2261       2572      10222      10122       2528       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2423       2853      10222      10122          0          0       2531 
      2215       2611      10222      10122          0          0       2533 
      2219       2615      10222      10122          0          0       2533 
      2185       2571      10222      10122          0          0       2531 
      2179       2570      10222      10122          0          0       2531 
      2181       2572      10222      10122          0          0       2531 
      2176       2570      10222      10122          0          0       2531 
      2175       2570      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2524       2873      10222      10122       2546          0      10176 
      2300       2612      10222      10122       2546          0      10183 
      2262       2573      10222      10122       2533          0      10169 
      2264       2574      10222      10122       2533          0      10169 
      2260       2571      10222      10122       2532          0      10165 
      2258       2570      10222      10122       2532          0      10165 
      2260       2573      10222      10122       2532          0      10165 
      2256       2571      10222      10122       2532          0      10165 


Throughput: test r16, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     29410      33548      10222      10122        200       2900          0 
     29053      33167      10222      10122        200       2900          0 
     29127      33168      10222      10122        200       2900          0 
     29065      33167      10222      10122        200       2900          0 
     29028      33126      10222      10122        200       2900          0 
     29093      33130      10222      10122        200       2900          0 
     29017      33128      10222      10122        200       2900          0 
     29037      33126      10222      10122        200       2900          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     28613      33635      10222      10122          0          0       2900 
     28129      33164      10222      10122          0          0       2900 
     28172      33163      10222      10122          0          0       2900 
     28173      33127      10222      10122          0          0       2900 
     28098      33126      10222      10122          0          0       2900 
     28143      33125      10222      10122          0          0       2900 
     28173      33126      10222      10122          0          0       2900 
     28096      33125      10222      10122          0          0       2900 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     29468      33638      10222      10122       4102          0      10124 
     29130      33167      10222      10122       4103          0      10126 
     29057      33167      10222      10122       4103          0      10126 
     29064      33165      10222      10122       4103          0      10126 
     29094      33126      10222      10122       4101          0      10122 
     29013      33127      10222      10122       4101          0      10122 
     29040      33126      10222      10122       4101          0      10122 
     29083      33125      10222      10122       4101          0      10122 


Throughput: test r32, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2676       3048      10222      10122       2511       2525          0 
      2296       2616      10222      10122       2523       2528          0 
      2288       2604      10222      10122       2525       2529          0 
      2284       2599      10222      10122       2526       2529          0 
      2254       2568      10222      10122       2529       2531          0 
      2260       2569      10222      10122       2529       2531          0 
      2257       2567      10222      10122       2529       2531          0 
      2256       2569      10222      10122       2529       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2600       3060      10222      10122          0          0       2543 
      2211       2602      10222      10122          0          0       2534 
      2215       2601      10222      10122          0          0       2534 
      2213       2599      10222      10122          0          0       2534 
      2188       2572      10222      10122          0          0       2534 
      2187       2569      10222      10122          0          0       2534 
      2185       2570      10222      10122          0          0       2534 
      2189       2574      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2789       3181      10222      10122       2570          0      10163 
      2284       2604      10222      10122       2544          0      10163 
      2285       2602      10222      10122       2545          0      10165 
      2286       2602      10222      10122       2545          0      10165 
      2256       2570      10222      10122       2534          0      10157 
      2259       2569      10222      10122       2534          0      10157 
      2258       2569      10222      10122       2534          0      10157 
      2255       2571      10222      10122       2534          0      10157 


Throughput: test r64, i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2463       2899      10222      10122       2517       2525          0 
      2214       2608      10222      10122       2527       2527          0 
      2218       2610      10222      10122       2526       2528          0 
      2214       2606      10222      10122       2526       2528          0 
      2191       2574      10222      10122       2530       2531          0 
      2191       2577      10222      10122       2530       2531          0 
      2188       2575      10222      10122       2530       2531          0 
      2187       2574      10222      10122       2530       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2545       2903      10222      10122          0          0       2537 
      2284       2607      10222      10122          0          0       2533 
      2295       2622      10222      10122          0          0       2532 
      2250       2573      10222      10122          0          0       2532 
      2254       2577      10222      10122          0          0       2532 
      2250       2574      10222      10122          0          0       2532 
      2248       2574      10222      10122          0          0       2532 
      2256       2576      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2412       2844      10222      10122       2550          0      10159 
      2212       2608      10222      10122       2543          0      10161 
      2212       2607      10222      10122       2544          0      10162 
      2214       2608      10222      10122       2545          0      10161 
      2213       2606      10222      10122       2545          0      10161 
      2186       2576      10222      10122       2535          0      10157 
      2188       2576      10222      10122       2535          0      10157 
      2187       2575      10222      10122       2535          0      10157 


Throughput with memory operand: test [m32], i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4605       5256      10222      20122       2469       2491       5000 
      4421       5043      10222      20122       2469       2494       5000 
      4409       5027      10222      20122       2473       2490       5000 
      4415       5029      10222      20122       2473       2491       5003 
      4415       5024      10222      20122       2473       2493       5000 
      4423       5029      10222      20122       2472       2491       5001 
      4419       5025      10222      20122       2473       2493       5000 
      4421       5026      10222      20122       2472       2491       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4776       5271      10222      20122       5000          0       2529 
      4564       5043      10222      20122       5000          0       2519 
      4563       5044      10222      20122       5003          0       2522 
      4544       5028      10222      20122       5003          0       2517 
      4542       5023      10222      20122       5000          0       2519 
      4546       5027      10222      20122       5003          0       2516 
      4550       5024      10222      20122       5000          0       2515 
      4556       5027      10222      20122       5003          0       2517 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4480       5276      10222      20122       2637          0      10160 
      4286       5046      10222      20122       2630          0      10170 
      4284       5043      10222      20122       2622          0      10172 
      4274       5027      10222      20122       2618          0      10145 
      4272       5025      10222      20122       2617          0      10137 
      4279       5028      10222      20122       2621          0      10145 
      4279       5027      10222      20122       2618          0      10145 
      4275       5030      10222      20122       2621          0      10145 


Latency with memory operand: test [m32], i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5483       6265      10222      10156      20122       2480          0 
      4403       5029      10222      10135      20122       2475          0 
      4405       5031      10222      10135      20122       2471          0 
      4425       5049      10222      10154      20122       2472          0 
      4417       5035      10222      10147      20122       2475          0 
      4419       5033      10222      10139      20122       2472          0 
      4417       5029      10222      10139      20122       2472          0 
      4421       5030      10222      10139      20122       2472          0 


Throughput with INDIR address mode: mov [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     82549     100219     102010     201010          0          1      50001 
     82367     100003     102010     201010          0          1      50002 
     82371     100001     102010     201010          0          1      50002 
     82436     100076     102010     201010          0          1      50003 
     82374      99999     102010     201010          0          1      50001 
     82378     100002     102010     201010          0          1      50001 
     82376     100001     102010     201010          0          1      50001 
     82380     100001     102010     201010          0          1      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90808     100209     102010     201010      50002     100000          0 
     90622     100001     102010     201010      50001     100000          0 
     90626     100004     102010     201010      50002     100000          0 
     91070     100498     102010     201010      50001     100000          0 
     91764     101268     102010     201010      50001     100000          0 
    107342     118509     102010     201205      50074     100150         37 
    111854     123506     102010     201263      50084     100166         63 
     91899     101418     102010     201010      50002     100002          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     99139     105438     102011     201307       1132          2     101435 
    120137     102726     102010     201377       1139          2     101505 
     87696     100001     102010     201010       1010          0     101045 
     87698     100001     102010     201010       1010          0     101045 
     88431     100838     102010     201010       1000          0     101014 
     87912     100245     102010     201010       1000          0     101014 
     87698      99999     102010     201010       1000          0     101014 
     87698     100000     102010     201010       1000          0     101014 


Throughput with RIP address mode: mov [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88017     100381     102010     201010          0          1      33122 
     87686     100000     102010     201010          0          1      33125 
     87690     100003     102010     201010          0          1      33125 
     87688     100003     102010     201010          0          1      33124 
     87686     100001     102010     201010          0          1      33124 
     87690     100001     102010     201010          0          1      33124 
    123884     104188     102011     201319         70         87      33023 
     88928     101411     102010     201010          0          1      33112 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88088     100460     102010     201010      33378     100000          0 
     87688     100005     102010     201010      33378     100000          0 
     87692     100006     102010     201010      33376     100000          0 
     87686     100001     102010     201010      33376     100000          0 
     87688     100004     102010     201010      33376     100000          0 
     87686     100001     102010     201010      33376     100000          0 
     87684     100003     102010     201010      33376     100000          0 
     87686     100002     102010     201010      33376     100000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88045     100406     102010     201010       1010      33503     101041 
     87694     100006     102010     201010       1010      33503     101042 
     87692     100005     102010     201010       1010      33503     101042 
     87696     100006     102010     201010       1010      33504     101045 
     87690     100001     102010     201010       1000      33502     101014 
     87689     100001     102010     201010       1000      33501     101014 
     87690     100000     102010     201010       1000      33502     101014 
     87691     100001     102010     201010       1000      33502     101014 


Throughput with ABS64 address mode: mov [m32], r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     94646     100973     102010     201010          0          1      28967 
     94696     101020     102010     201010          0          1      28819 
     94704     101019     102010     201010          0          1      28831 
     94706     101017     102010     201010          0          1      28829 
     94696     101016     102010     201010          0          1      28816 
     94658     100985     102010     201010          0          1      28825 
     94652     100985     102010     201010          0          1      28817 
     94643     100986     102010     201010          0          1      28845 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     95118     101454     102010     201010      29114     100003          0 
     94844     101169     102010     201042      28947     100018         12 
     94813     101152     102010     201042      28871     100021         12 
     95302     101679     102010     201138      29043     100110         48 
     96002     102438     102010     201266      31201     100276         96 
     95340     101725     102010     201138      29965     100147         48 
     95328     101872     102010     201138      31701     100147         50 
     94982     101327     102010     201074      28935     100052         24 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     94635     100963     102010     201010       1004      41968     101022 
     94700     101014     102010     201010       1006      42298     101031 
     94705     101016     102010     201010       1002      42333     101020 
     94694     101016     102010     201010       1002      42332     101020 
     94660     100985     102010     201010       1000      42332     101016 
     94653     100984     102010     201010       1000      42332     101016 
     94645     100985     102010     201010       1000      42332     101016 
     94644     100987     102010     201010       1000      42332     101016 


Throughput with INDIR address mode: mov r32, [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44138      50315     102010     101010          0          1      50000 
     43859      50032     102010     101010          0          1      50000 
     43879      50038     102010     101010          0          1      50000 
     43862      50018     102010     101010          0          1      50000 
     43845      50019     102010     101010          0          1      50000 
     43877      50019     102010     101010          0          1      50000 
     43835      50018     102010     101010          0          1      50000 
     43889      50017     102010     101010          0          1      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     52032      51616     102011     101211      50019          2         41 
     42524      50051     102010     101010      50001          0          0 
     42494      50033     102010     101010      50000          0          0 
     42512      50036     102010     101010      50000          0          0 
     42481      50021     102010     101010      50000          0          0 
     42502      50019     102010     101010      50000          0          0 
     42476      50017     102010     101010      50000          0          0 
     42498      50018     102010     101010      50000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44021      50258     102010     101010       1008          0     101040 
     43925      50039     102010     101010       1010          0     101053 
     43825      50038     102010     101010       1010          0     101053 
     43921      50031     102010     101010       1010          0     101049 
     43810      50018     102010     101010       1000          0     101023 
     43913      50023     102010     101010       1000          0     101024 
     43813      50019     102010     101010       1000          0     101023 
     43904      50018     102010     101010       1000          0     101023 


Throughput with RIP address mode: mov r32, [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     41566      50451     102010     101010          0          1      50000 
     41203      50040     102010     101010          0          1      50000 
     41233      50039     102010     101010          0          1      50000 
     41178      50020     102010     101010          0          1      50000 
     41227      50020     102010     101010          0          1      50000 
     41168      50020     102010     101010          0          1      50000 
     41236      50020     102010     101010          0          1      50000 
     41165      50020     102010     101010          0          1      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     46215      51001     102010     101010      50000          0          0 
     45353      50040     102010     101010      50000          0          0 
     45315      50039     102010     101010      50000          0          0 
     45359      50021     102010     101010      50000          0          0 
     45287      50022     102010     101010      50000          0          0 
     45369      50022     102010     101010      50000          0          0 
     45273      50020     102010     101010      50000          0          0 
     45373      50020     102010     101010      50000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     41554      50438     102010     101010       1005          0     101032 
     41220      50040     102010     101010       1010          0     101050 
     41214      50040     102010     101010       1010          0     101051 
     41213      50020     102010     101010       1000          0     101023 
     41190      50020     102010     101010       1000          0     101023 
     41221      50018     102010     101010       1000          0     101022 
     41182      50020     102010     101010       1000          0     101022 
     41232      50022     102010     101010       1000          0     101023 


Throughput with ABS64 address mode: mov r32, [m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    133490     102672     102010     101377         57         64      50021 
     88467     100893     102010     101010          0          1      50002 
     88574     101015     102010     101010          0          1      50003 
     88545     100984     102010     101010          0          1      50002 
     88551     100984     102010     101010          0          1      50003 
     88548     100985     102010     101010          0          1      50002 
     88550     100985     102010     101010          0          1      50003 
     88552     100985     102010     101010          0          1      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    116929     129066     102010     101022      50005          1         12 
    119673     132073     102010     101230      50020          1         79 
     95907     106018     102010     101096      50008          2         29 
     94214     103922     102010     101092      50017          1         30 
     95295     105095     102010     101130      50004          0         32 
    105237     116119     102010     101184      50009          1         58 
    103768     114783     102010     101208      50017          0         71 
     94906     104768     102010     101054      50002          2         31 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87613     107071     102010     101212       1112          0     101339 
     90446     109895     102010     101214       1111         -3     101326 
     80317      97552     102010     101055       1033          0     101076 
     90499     110558     102010     101286       1130          1     101456 
     82488     100437     102010     101093       1055          0     101170 
     84625     103508     102010     101141       1071          1     101231 
     90379     109724     102010     101209       1099          0     101309 
    389888     128063     102011     101659       1275          2     101908 


Throughput: sete r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44961      51271     102011     101011      50084          0          0 
     44728      51002     102011     101011      50107          0          0 
     44705      51005     102011     101011      50108          0          0 
     44730      50981     102011     101011      50108          0          0 
     44668      50981     102011     101011      50108          0          0 
     44742      50980     102011     101011      50108          0          0 
     44657      50980     102011     101011      50108          0          0 
     44750      50980     102011     101011      50108          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     46455      51223     102011     101011          0          0          1 
     46126      50960     102011     101011          0          0          1 
     46223      50955     102011     101011          0          0          1 
     46104      50932     102011     101011          0          0          1 
     46192      50933     102011     101011          0          0          1 
     46118      50934     102011     101011          0          0          1 
     46171      50934     102011     101011          0          0          1 
     46144      50932     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45321      51741     102011     101011      50911          0     101069 
     44730      50963     102011     101011      50860          0     101126 
     44647      50960     102011     101011      50858          0     101129 
     44676      50905     102011     101011      50833          0     101074 
     44633      50931     102011     101011      50851          0     101074 
     44657      50905     102011     101011      50833          0     101074 
     44650      50930     102011     101011      50851          0     101074 
     44639      50905     102011     101011      50833          0     101074 


Throughput: sete r8h

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     78628      54117     102011     101378      50188         63          1 
     44732      50950     102011     101011      50169          0          0 
     44885      51237     102011     101011      50168          0          0 
     44728      50950     102011     101011      50170          0          0 
     44601      50905     102011     101011      50178          0          0 
     44699      50931     102011     101011      50159          0          0 
     44637      50931     102011     101011      50159          0          0 
     44686      50932     102011     101011      50159          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     43701      51491     102011     101011          0          0          1 
     43322      50953     102011     101011          0          0          1 
     43263      50969     102011     101011          0          0          1 
     57958      56843     102012     101306          4          2         62 
     43270      50907     102011     101011          0          0          1 
     43230      50923     102011     101011          0          0          1 
     43294      50932     102011     101011          0          0          1 
     78311      53754     102011     101384          5          8         94 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45164      51452     102011     101011      50863          0     101078 
     44649      50962     102011     101011      50863          0     101131 
     44712      50948     102011     101011      50852          0     101131 
     44657      50963     102011     101011      50860          0     101126 
     44693      50941     102011     101011      50843          0     101126 
     44627      50905     102011     101011      50833          0     101074 
     44645      50904     102011     101011      50833          0     101074 
     44647      50906     102011     101011      50833          0     101074 


Latency: sete r8 / neg r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    176284     201036     202011     201040     201011      54589          0 
    175364     199989     202011     201043     201015      54568          0 
    175362     199986     202011     201024     201015      54635          0 
    175365     199987     202011     201025     201015      54595          0 
    175360     199986     202011     201025     201015      54595          0 
    175356     199986     202011     201025     201015      54595          0 
    175358     199986     202011     201025     201015      54595          0 
    175356     199986     202011     201024     201015      54635          0 


Throughput: sete, [m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     82614     100301     102011     301011      43752          0      37504 
     82420     100063     102011     301011      43750          0      37502 
     82420     100063     102011     301011      43751          0      37502 
     82392     100026     102011     301011      43752          0      37502 
     82396     100024     102011     301011      43752          0      37502 
     82394     100026     102011     301011      43752          0      37502 
     82396     100026     102011     301011      43752          0      37502 
     82398     100025     102011     301011      43752          0      37502 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85206     100304     102011     301011      49999     100003          1 
     85311     100424     102011     301011      40154     100003          1 
     85156     100243     102011     301011      39244     100002          1 
     85004     100062     102011     301011      50002     100003          1 
     84972     100024     102011     301011      50002     100003          1 
     84969     100024     102011     301011      50002     100003          1 
     84972     100025     102011     301011      50002     100003          1 
     84970     100025     102011     301011      50002     100003          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85212     100304     102011     301011      57259      12500     201035 
     85008     100064     102011     301011      57257      12500     201027 
     85767     100961     102011     301011      53138      23165     201029 
     85065     100130     102011     301011      51121      27685     201023 
     84972     100024     102011     301011      57253      12500     201023 
     84972     100024     102011     301011      57253      12500     201023 
     84974     100024     102011     301011      57253      12500     201023 
     84976     100024     102011     301011      57253      12500     201023 


Instructions with two operands



Latency: mov r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8921      10182      10222      10154      10122       2441          0 
      8763       9993      10222      10153      10122       2433          0 
      8770       9991      10222      10150      10122       2439          0 
      8780       9992      10222      10150      10122       2441          0 
      8776       9991      10222      10159      10122       2433          0 
      8767       9992      10222      10130      10122       2439          0 
      8757       9992      10222      10130      10122       2439          0 
      8749       9993      10222      10130      10122       2439          0 


Latency: mov r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8675      10190      10222      10153      10122       2442          0 
      8501       9991      10222      10151      10122       2438          0 
      8491       9990      10222      10151      10122       2442          0 
      8481       9990      10222      10154      10122       2448          0 
      8473       9990      10222      10150      10122       2432          0 
      8469       9991      10222      10132      10122       2436          0 
      8481       9990      10222      10132      10122       2436          0 
      8487       9990      10222      10132      10122       2436          0 


Latency: mov r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4721       5218      10222      10135      10122       1241       4959 
      4556       5039      10222      10164      10122       1241       4963 
      4550       5037      10222      10165      10122       1242       4964 
      4554       5041      10222      10166      10122       1243       4961 
      4557       5041      10222      10145      10122       1246       4963 
      4557       5041      10222      10145      10122       1246       4963 
      4562       5043      10222      10145      10122       1246       4963 
      4566       5041      10222      10145      10122       1246       4963 


Latency: mov r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4446       5229      10222      10139      10122       1234       4968 
      4277       5034      10222      10165      10122       1237       4962 
      4277       5034      10222      10163      10122       1235       4962 
      4273       5035      10222      10137      10122       1237       4961 
      4270       5037      10222      10137      10122       1238       4961 
      4268       5035      10222      10137      10122       1238       4961 
      4270       5036      10222      10137      10122       1238       4961 
      4272       5034      10222      10137      10122       1237       4961 


Throughput: mov r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2812       3311      10222      10122       2466       2498          0 
      2419       2843      10222      10122       2486       2515          0 
      2284       2685      10222      10122       2505       2514          0 
      2429       2857      10222      10122       2476       2503          0 
      2397       2818      10222      10122       2477       2503          0 
      2399       2818      10222      10122       2477       2503          0 
      2399       2819      10222      10122       2477       2503          0 
      2399       2819      10222      10122       2477       2503          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2642       3107      10222      10122          0          0       2539 
      2411       2836      10222      10122          0          0       2531 
      2371       2791      10222      10122          0          0       2531 
      2332       2742      10222      10122          0          0       2535 
      2334       2743      10222      10122          0          0       2535 
      2332       2742      10222      10122          0          0       2535 
      2331       2742      10222      10122          0          0       2535 
      2333       2745      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2505       2856      10222      10122       2554          0      10196 
      2507       2853      10222      10122       2597          0      10195 
      2477       2818      10222      10122       2585          0      10165 
      2475       2818      10222      10122       2585          0      10165 
      2481       2822      10222      10122       2585          0      10165 
      2479       2819      10222      10122       2585          0      10165 
      2479       2819      10222      10122       2585          0      10165 
      2483       2820      10222      10122       2585          0      10165 


Throughput: mov r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2623       3080      10222      10122       2477       2510          0 
      2433       2856      10222      10122       2482       2516          0 
      2437       2863      10222      10122       2473       2507          0 
      2338       2748      10222      10122       2505       2517          0 
      2375       2791      10222      10122       2492       2513          0 
      2336       2747      10222      10122       2497       2517          0 
      2338       2747      10222      10122       2497       2517          0 
      2336       2748      10222      10122       2497       2517          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2938       3133      10222      10122          0          0       2527 
      2617       2789      10222      10122          0          0       2523 
      2579       2748      10222      10122          0          0       2530 
      2577       2747      10222      10122          0          0       2530 
      2579       2747      10222      10122          0          0       2530 
      2585       2748      10222      10122          0          0       2530 
      2577       2747      10222      10122          0          0       2530 
      2579       2747      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2653       3133      10222      10122       2615          0      10162 
      2425       2855      10222      10122       2607          0      10202 
      2294       2703      10222      10122       2564          0      10191 
      2274       2678      10222      10122       2560          0      10149 
      2366       2783      10222      10122       2581          0      10169 
      2276       2678      10222      10122       2560          0      10149 
      2274       2679      10222      10122       2560          0      10149 
      2276       2679      10222      10122       2560          0      10149 


Throughput: mov r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2319       2814      10222      10122       1416       1537          0 
      2142       2595      10222      10122       1427       1534          0 
      2137       2589      10222      10122       1425       1534          0 
      2111       2560      10222      10122       1425       1540          0 
      2106       2558      10222      10122       1425       1540          0 
      2107       2559      10222      10122       1425       1540          0 
      2107       2560      10222      10122       1425       1540          0 
      2106       2559      10222      10122       1425       1540          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2390       2806      10222      10122          0          0       1589 
      2208       2594      10222      10122          0          0       1589 
      2206       2592      10222      10122          0          0       1598 
      2178       2559      10222      10122          0          0       1600 
      2178       2560      10222      10122          0          0       1600 
      2176       2558      10222      10122          0          0       1600 
      2176       2559      10222      10122          0          0       1600 
      2174       2560      10222      10122          0          0       1600 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2444       2790      10222      10122       1776          0      10152 
      2274       2598      10222      10122       1763          0      10163 
      2266       2590      10222      10122       1760          0      10157 
      2238       2558      10222      10122       1758          0      10149 
      2238       2560      10222      10122       1758          0      10149 
      2237       2558      10222      10122       1758          0      10149 
      2238       2557      10222      10122       1758          0      10149 
      2244       2560      10222      10122       1758          0      10149 


Throughput: mov r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2339       2836      10222      10122       1418       1528          0 
      2138       2594      10222      10122       1433       1536          0 
      2140       2598      10222      10122       1429       1536          0 
      2108       2562      10222      10122       1427       1540          0 
      2107       2562      10222      10122       1427       1540          0 
      2110       2564      10222      10122       1427       1540          0 
      2108       2562      10222      10122       1427       1540          0 
      2109       2562      10222      10122       1427       1540          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2670       2850      10222      10122          0          0       1564 
      2434       2597      10222      10122          0          0       1581 
      2401       2562      10222      10122          0          0       1584 
      2403       2561      10222      10122          0          0       1584 
      2403       2562      10222      10122          0          0       1584 
      2402       2562      10222      10122          0          0       1584 
      2411       2563      10222      10122          0          0       1584 
      2404       2560      10222      10122          0          0       1584 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2329       2831      10222      10122       1756          0      10156 
      2139       2599      10222      10122       1772          0      10162 
      2105       2562      10222      10122       1762          0      10153 
      2104       2560      10222      10122       1764          0      10149 
      2104       2562      10222      10122       1762          0      10153 
      2103       2562      10222      10122       1762          0      10153 
      2104       2562      10222      10122       1762          0      10153 
      2105       2564      10222      10122       1762          0      10153 


Throughput with memory source operand: mov r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4471       5266      10222      20122       2468       2496       5000 
      4281       5040      10222      20122       2464       2499       5000 
      4271       5024      10222      20122       2464       2489       5000 
      4271       5022      10222      20122       2464       2489       5000 
      4277       5023      10222      20122       2464       2489       5000 
      4277       5024      10222      20122       2464       2489       5000 
      4279       5021      10222      20122       2464       2489       5000 
      4279       5023      10222      20122       2464       2489       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4593       5238      10222      20122       5000          0       2524 
      4419       5048      10222      20122       5002          0       2523 
      4407       5037      10222      20122       5000          0       2520 
      4399       5024      10222      20122       5001          0       2521 
      4400       5024      10222      20122       5001          0       2520 
      4403       5025      10222      20122       5002          0       2520 
      4409       5027      10222      20122       5002          0       2523 
      4405       5022      10222      20122       5001          0       2521 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4479       5280      10222      20122       2631          0      10159 
      4281       5043      10222      20122       2632          0      10168 
      4285       5047      10222      20122       2625          0      10165 
      4268       5027      10222      20122       2625          0      10135 
      4272       5027      10222      20122       2627          0      10139 
      4276       5029      10222      20122       2627          0      10139 
      4279       5028      10222      20122       2626          0      10142 
      4281       5028      10222      20122       2626          0      10142 


Throughput with memory source operand: mov r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4792       5466      10222      20122       2476       2494       5000 
      4421       5044      10222      20122       2462       2492       5000 
      4415       5041      10222      20122       2465       2492       5003 
      4421       5052      10222      20122       2470       2495       5000 
      4405       5037      10222      20122       2463       2491       5000 
      4397       5022      10222      20122       2464       2491       5000 
      4405       5027      10222      20122       2471       2486       5000 
      4401       5022      10222      20122       2466       2487       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5104       5450      10222      20122       5000          0       2539 
      4718       5044      10222      20122       5000          0       2521 
      4714       5040      10222      20122       5001          0       2517 
      4724       5047      10222      20122       5001          0       2525 
      4730       5052      10222      20122       5001          0       2523 
      4704       5020      10222      20122       5000          0       2519 
      4710       5025      10222      20122       5000          0       2515 
      4714       5023      10222      20122       5000          0       2524 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4638       5468      10222      20122       2632          0      10183 
      4279       5044      10222      20122       2629          0      10172 
      4281       5042      10222      20122       2630          0      10173 
      4263       5021      10222      20122       2624          0      10134 
      4265       5023      10222      20122       2621          0      10130 
      4271       5022      10222      20122       2615          0      10134 
      4269       5023      10222      20122       2622          0      10134 
      4275       5022      10222      20122       2622          0      10134 


Throughput with memory source operand: mov r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5152       5884      10222      10122          0          0       5000 
      4419       5045      10222      10122          0          0       5000 
      4419       5041      10222      10122          0          0       5000 
      4407       5022      10222      10122          0          0       5000 
      4411       5026      10222      10122          0          0       5000 
      4409       5024      10222      10122          0          0       5000 
      4413       5022      10222      10122          0          0       5000 
      4415       5025      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4629       5292      10222      10122       5000          0          0 
      4407       5041      10222      10122       5000          0          0 
      4413       5038      10222      10122       5000          0          0 
      4411       5038      10222      10122       5000          0          0 
      4403       5025      10222      10122       5000          0          0 
      4405       5023      10222      10122       5000          0          0 
      4407       5023      10222      10122       5000          0          0 
      4411       5025      10222      10122       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4763       5248      10222      10122        116          0      10159 
      4564       5029      10222      10122        102          0      10136 
      4581       5049      10222      10122        112          0      10165 
      4556       5029      10222      10122        102          0      10130 
      4556       5029      10222      10122        102          0      10132 
      4552       5029      10222      10122        102          0      10134 
      4550       5029      10222      10122        102          0      10136 
      4543       5029      10222      10122        102          0      10134 


Throughput with memory source operand: mov r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4627       5443      10222      10122          0          0       5000 
      4285       5046      10222      10122          0          0       5000 
      4263       5022      10222      10122          0          0       5000 
      4261       5021      10222      10122          0          0       5000 
      4257       5023      10222      10122          0          0       5000 
      4257       5022      10222      10122          0          0       5000 
      4259       5020      10222      10122          0          0       5000 
      4258       5023      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5129       5652      10222      10122       5000          0          0 
      4574       5037      10222      10122       5000          0          0 
      4574       5038      10222      10122       5000          0          0 
      4575       5046      10222      10122       5000          0          0 
      4548       5020      10222      10122       5000          0          0 
      4548       5020      10222      10122       5000          0          0 
      4548       5023      10222      10122       5000          0          0 
      4542       5020      10222      10122       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5329       6244      10222      10128        117          1      10163 
      5015       5847      10222      10130        128          0      10164 
      4714       5511      10222      10126        117          0      10166 
      5057       5942      10222      10130        116          1      10142 
      5712       6706      10222      10170        118         -1      10247 
      5347       6264      10222      10150        127          0      10199 
      6125       7175      10222      10195        138         -2      10308 
      5962       7246      10222      10193        141         -1      10267 


Throughput with memory destination operand: mov [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8682      10211      10222      20122          0          0       3310 
      8496      10003      10222      20122          0          0       3313 
      8489      10005      10222      20122          0          0       3313 
      8478      10000      10222      20122          0          0       3315 
      8490      10000      10222      20122          0          0       3313 
      8499      10005      10222      20122          0          0       3315 
      8506      10001      10222      20122          0          0       3315 
      8513      10001      10222      20122          0          0       3315 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9813      11165      10222      20122       3339      10000          0 
      8784      10005      10222      20122       3337      10000          0 
      8772      10005      10222      20122       3339      10000          0 
      8769      10006      10222      20122       3340      10000          0 
      8751      10002      10222      20122       3338      10000          0 
      8757      10001      10222      20122       3338      10000          0 
      8767      10001      10222      20122       3340      10000          0 
      8777      10002      10222      20122       3338      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8698      10216      10222      20122        116       3356      10170 
      8512      10006      10222      20122        111       3352      10156 
      8500      10002      10222      20122        111       3351      10155 
      8490      10004      10222      20122        111       3352      10156 
      8478      10002      10222      20122        101       3351      10128 
      8484      10002      10222      20122        101       3351      10128 
      8496      10002      10222      20122        101       3351      10128 
      8498      10002      10222      20122        101       3351      10128 


Throughput with memory destination operand: mov [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8939      10207      10222      20122          0          0       3310 
      8752      10006      10222      20122          0          0       3309 
      8762      10007      10222      20122          0          0       3312 
      8774      10006      10222      20122          0          0       3312 
      8783      10006      10222      20122          0          0       3312 
      8788      10004      10222      20122          0          0       3311 
      8788      10004      10222      20122          0          0       3312 
      8775      10005      10222      20122          0          0       3311 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9545      10196      10222      20122       3340      10000          0 
      9379      10009      10222      20122       3340      10000          0 
      9391      10012      10222      20122       3341      10000          0 
      9399      10007      10222      20122       3338      10000          0 
      9393      10004      10222      20122       3340      10000          0 
      9383      10008      10222      20122       3338      10000          0 
      9375      10006      10222      20122       3340      10000          0 
      9361      10005      10222      20122       3338      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8962      10217      10222      20122        106       3353      10142 
      8771      10009      10222      20122        111       3354      10154 
      8757      10006      10222      20122        111       3354      10153 
      8749      10003      10222      20122        101       3351      10126 
      8761      10004      10222      20122        101       3352      10126 
      8771      10004      10222      20122        101       3351      10126 
      8782      10007      10222      20122        101       3352      10126 
      8788      10004      10222      20122        101       3351      10126 


Throughput with memory destination operand: mov [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8928      10180      10222      20122          0          0       3310 
      8789      10007      10222      20122          0          0       3310 
      8790      10007      10222      20122          0          0       3311 
      8778      10004      10222      20122          0          0       3313 
      8771      10005      10222      20122          0          0       3312 
      8757      10004      10222      20122          0          0       3313 
      8751      10004      10222      20122          0          0       3311 
      8759      10004      10222      20122          0          0       3313 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8994      10239      10222      20122       3339      10000          0 
      8778      10007      10222      20122       3339      10000          0 
      8770      10007      10222      20122       3339      10000          0 
      8759      10006      10222      20122       3339      10000          0 
      8755      10003      10222      20122       3339      10000          0 
      8767      10003      10222      20122       3339      10000          0 
      8777      10004      10222      20122       3338      10000          0 
      8786      10004      10222      20122       3338      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8967      10247      10222      20122        111       3354      10154 
      8769      10007      10222      20122        111       3353      10153 
      8781      10008      10222      20122        111       3352      10154 
      8784      10006      10222      20122        111       3354      10156 
      8794      10009      10222      20122        111       3355      10157 
      8779      10005      10222      20122        101       3352      10127 
      8770      10004      10222      20122        101       3353      10127 
      8760      10006      10222      20122        101       3353      10127 


Throughput with memory destination operand: mov [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10196      12023      10222      20134          6          3       2732 
     10731      12708      10222      20140         -5          5       2982 
     12183      14387      10222      20216         12         22       3029 
      8479      10001      10222      20122          0          0       3311 
      8577      10106      10222      20122          0          0       3311 
      8814      10376      10222      20122          0          0       3310 
      8824      10380      10222      20122          0          0       3318 
      8697      10217      10222      20122          0          0       3311 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9264      10227      10222      20122       3342      10000          0 
      9057      10008      10222      20122       3340      10000          0 
      9047      10006      10222      20122       3338      10000          0 
      9056      10004      10222      20122       3338      10000          0 
      9065      10004      10222      20122       3340      10000          0 
      9075      10006      10222      20122       3338      10000          0 
      9084      10004      10222      20122       3340      10000          0 
      9082      10006      10222      20122       3338      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8971      10237      10222      20122        116       3353      10166 
      8759      10007      10222      20122        111       3352      10154 
      8753      10006      10222      20122        111       3353      10157 
      8763      10008      10222      20122        111       3354      10157 
      8771      10004      10222      20122        101       3352      10126 
      8784      10005      10222      20122        101       3352      10126 
      8792      10005      10222      20122        101       3351      10126 
      8785      10005      10222      20122        101       3352      10126 


Latency with memory destination operand: mov [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8972      10216      10222      10156      20122          0          0 
      8796      10010      10222      10157      20122          0          0 
      8783      10007      10222      10157      20122          0          0 
      8770      10006      10222      10126      20122          0          0 
      8758      10004      10222      10126      20122          0          0 
      8756      10007      10222      10126      20122          0          0 
      8756      10004      10222      10126      20122          0          0 
      8770      10006      10222      10126      20122          0          0 


Latency with memory destination operand: mov [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8666      10216      10222      10155      20122          0          0 
      8481      10007      10222      10154      20122          0          0 
      8491      10007      10222      10156      20122          0          0 
      8497      10003      10222      10126      20122          0          0 
      8503      10004      10222      10128      20122          0          0 
      8513      10006      10222      10126      20122          0          0 
      8513      10003      10222      10128      20122          0          0 
      8505      10006      10222      10126      20122          0          0 


Latency with memory destination operand: mov [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8927      10205      10222      10144      20122          0          0 
      8759      10006      10222      10157      20122          0          0 
      8773      10007      10222      10157      20122          0          0 
      8780      10006      10222      10126      20122          0          0 
      8790      10006      10222      10126      20122          0          0 
      8786      10006      10222      10126      20122          0          0 
      8775      10005      10222      10126      20122          0          0 
      8770      10009      10222      10126      20122          0          0 


Latency with memory destination operand: mov [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8671      10216      10222      10142      20122          0          0 
      8501      10007      10222      10154      20122          0          0 
      8507      10005      10222      10154      20122          0          0 
      8517      10006      10222      10156      20122          0          0 
      8516      10004      10222      10126      20122          0          0 
      8507      10003      10222      10128      20122          0          0 
      8499      10004      10222      10126      20122          0          0 
      8489      10004      10222      10128      20122          0          0 


Latency: xchg r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18332      20207      10222      30161      30122       7454          0 
     18179      20035      10222      30163      30122       7453          0 
     18139      20037      10222      30164      30122       7446          0 
     18110      20024      10222      30159      30122       7451          0 
     18153      20027      10222      30137      30122       7455          0 
     18183      20030      10222      30137      30122       7455          0 
     18151      20028      10222      30137      30122       7455          0 
     18112      20027      10222      30137      30122       7455          0 


Latency: xchg r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17099      20397      10222      30673      30291       7901          0 
     16964      20057      10222      30638      30264       7927          0 
     17239      20802      10222      30720      30287       7922          0 
     17076      20089      10222      30659      30270       7788          0 
     17614      20993      10222      30730      30287       7963          0 
     16943      19983      10222      30645      30264       7745          0 
     17031      20108      10222      30630      30268       7944          0 
     17077      20358      10222      30652      30287       7944          0 


Latency: xchg r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     13136      15474      10222      30168      30122       7154          0 
     12932      15246      10222      30167      30122       7158          0 
     12892      15206      10222      30176      30122       7162          0 
     12906      15198      10222      30136      30122       7158          0 
     12928      15197      10222      30136      30122       7158          0 
     12944      15211      10222      30140      30122       7158          0 
     12916      15199      10222      30136      30122       7158          0 
     12898      15196      10222      30136      30122       7158          0 


Latency: xchg r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     13396      15269      10222      30184      30122       7492          0 
     13198      15067      10222      30173      30122       7493          0 
     13205      15087      10222      30164      30122       7490          0 
     13213      15076      10222      30161      30122       7493          0 
     13235      15078      10222      30141      30122       7496          0 
     13248      15078      10222      30141      30122       7496          0 
     13227      15080      10222      30141      30122       7496          0 
     13205      15078      10222      30141      30122       7496          0 


Throughput: xchg r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11428      13476      10222      30122       7449       7490          0 
     11301      13322      10222      30122       7443       7481          0 
     44359      15784      10222      30489       7431       7532          1 
     10936      13280      10222      30122       7268       7410          0 
     10962      13333      10222      30122       7268       7411          0 
     10954      13332      10222      30122       7268       7411          0 
     10968      13332      10222      30122       7268       7411          0 
     11039      13401      10222      30122       7267       7392          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11129      13485      10222      30122          0          0       7523 
     11003      13331      10222      30122          0          0       7530 
     11007      13357      10222      30122          0          0       7527 
     11038      13412      10222      30122          0          0       7526 
     11027      13412      10222      30122          0          0       7526 
     11036      13411      10222      30122          0          0       7526 
     11050      13412      10222      30122          0          0       7526 
     11064      13412      10222      30122          0          0       7526 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     39848      14444      10223      30345       7919          1      30554 
     13603      15544      10222      30212       7400          0      30452 
     11680      13343      10222      30122       7806          0      30163 
     11652      13303      10222      30122       7813          0      30157 
     11759      13406      10222      30122       7823          0      30157 
     11810      13445      10222      30122       7816          0      30135 
     11814      13445      10222      30122       7816          0      30135 
     11802      13448      10222      30122       7816          0      30135 


Throughput: xchg r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9119      10407      10222      30122       7342       7495          0 
      8955      10230      10222      30122       7309       7493          0 
      8949      10230      10222      30122       7301       7471          0 
      8945      10216      10222      30122       7306       7474          0 
      8935      10191      10222      30122       7317       7478          0 
      8945      10192      10222      30122       7317       7478          0 
      8953      10189      10222      30122       7317       7478          0 
      8945      10189      10222      30122       7317       7478          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9157      10426      10222      30122          0          0       7566 
      8983      10230      10222      30122          0          0       7592 
      8963      10219      10222      30122          0          0       7602 
      8943      10205      10222      30122          0          0       7608 
      8943      10214      10222      30122          0          0       7606 
      8913      10191      10222      30122          0          0       7599 
      8927      10189      10222      30122          0          0       7599 
      8933      10190      10222      30122          0          0       7599 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8848      10438      10222      30122       7708          0      30152 
      8677      10230      10222      30122       7709          0      30173 
      8679      10219      10222      30122       7715          0      30158 
      8695      10227      10222      30122       7720          0      30160 
      8695      10214      10222      30122       7720          0      30160 
      8671      10192      10222      30122       7709          0      30174 
      8659      10189      10222      30122       7709          0      30174 
      8651      10192      10222      30122       7709          0      30174 


Throughput: xchg r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8776      10667      10222      30122       7346       7477          0 
      8399      10220      10222      30122       7297       7481          0 
      8414      10229      10222      30122       7309       7472          0 
      8401      10203      10222      30122       7322       7475          0 
      8413      10203      10222      30122       7322       7475          0 
      8420      10203      10222      30122       7322       7475          0 
      8423      10203      10222      30122       7322       7475          0 
      8408      10203      10222      30122       7322       7475          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8780      10660      10222      30122          0          0       7566 
      8433      10230      10222      30122          0          0       7592 
      8444      10233      10222      30122          0          0       7611 
      8414      10206      10222      30122          0          0       7608 
      8412      10212      10222      30122          0          0       7606 
      8390      10194      10222      30122          0          0       7599 
      8376      10188      10222      30122          0          0       7599 
      8370      10188      10222      30122          0          0       7599 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9627      10621      10222      30122       7709          0      30144 
      9242      10208      10222      30122       7726          0      30158 
      9255      10230      10222      30122       7718          0      30160 
      9224      10201      10222      30122       7707          0      30140 
      9236      10201      10222      30122       7707          0      30140 
      9248      10204      10222      30122       7707          0      30140 
      9260      10201      10222      30122       7707          0      30140 
      9262      10201      10222      30122       7707          0      30140 


Throughput: xchg r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9177      10484      10222      30122       7356       7481          0 
      8986      10257      10222      30122       7326       7484          0 
      9004      10265      10222      30122       7316       7481          0 
      8991      10238      10222      30122       7311       7474          0 
      8985      10227      10222      30122       7324       7478          0 
      8959      10208      10222      30122       7339       7480          0 
      8945      10204      10222      30122       7339       7480          0 
      8937      10207      10222      30122       7339       7480          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8800      10696      10222      30122          0          0       7566 
      8412      10216      10222      30122          0          0       7602 
      8423      10216      10222      30122          0          0       7606 
      8410      10191      10222      30122          0          0       7599 
      8412      10189      10222      30122          0          0       7599 
      8407      10192      10222      30122          0          0       7599 
      8394      10189      10222      30122          0          0       7599 
      8388      10191      10222      30122          0          0       7599 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8866      10438      10222      30122       7712          0      30153 
      8684      10233      10222      30122       7709          0      30173 
      8658      10216      10222      30122       7715          0      30158 
      8654      10205      10222      30122       7719          0      30155 
      8677      10215      10222      30122       7720          0      30160 
      8663      10191      10222      30122       7709          0      30174 
      8673      10189      10222      30122       7709          0      30174 
      8675      10192      10222      30122       7709          0      30174 


Throughput with memory source operand: xchg r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    195129     229672      10222      80122      10606       9970      10911 
    194894     229394      10222      80122      10461      10013      11055 
    194844     229399      10222      80122      10480      10126      11004 
    194848     229396      10222      80122      10499       9993      10997 
    194896     229395      10222      80122      10609       9868      11008 
    194890     229398      10222      80122      10564      10060      11009 
    194834     229394      10222      80122      10591      10002      10990 
    194854     229394      10222      80122      10380       9915      11044 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    195103     229633      10222      80122       8966      29894      10843 
    194865     229396      10222      80122       9027      29882      10799 
    194830     229397      10222      80122       9006      29882      10898 
    194870     229395      10222      80122       9052      29882      10768 
    194905     229395      10222      80122       8997      29882      10688 
    194859     229395      10222      80122       8981      29882      10682 
    194828     229397      10222      80122       9007      29882      10865 
    194874     229394      10222      80122       8995      29882      10938 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    208037     229641      10222      80122      28521          0      80144 
    207887     229396      10222      80122      28826          0      80125 
    207858     229397      10222      80122      28720          0      80125 
    207830     229397      10222      80122      28754          0      80129 
    207905     229397      10222      80122      28836          0      80141 
    207811     229395      10222      80122      28669          0      80130 
    207894     229397      10222      80122      28627          0      80130 
    207843     229394      10222      80122      28715          0      80122 


Throughput with memory source operand: xchg r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    201523     229831      10222      80122      10663       9918      10968 
    201122     229397      10222      80122      10581       9820      11036 
    201199     229396      10222      80122      10423      10130      11002 
    201144     229396      10222      80122      10656       9999      11016 
    201120     229398      10222      80122      10558       9956      10990 
    201193     229396      10222      80122      10565       9785      11036 
    201144     229395      10222      80122      10481       9918      11021 
    201118     229395      10222      80122      10459      10056      10994 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    201347     229604      10222      80122       9000      29884      10778 
    201113     229398      10222      80122       8957      29882      10698 
    201186     229396      10222      80122       9047      29882      10808 
    201170     229397      10222      80122       8993      29882      10913 
    201111     229395      10222      80122       8975      29882      11019 
    201182     229395      10222      80122       9005      29882      10926 
    201170     229395      10222      80122       8997      29882      10892 
    201107     229396      10222      80122       8984      29882      10672 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    195036     229632      10222      80122      28749          0      80135 
    194858     229398      10222      80122      28796          0      80125 
    194907     229397      10222      80122      28562          0      80129 
    194879     229398      10222      80122      28696          0      80139 
    194830     229396      10222      80122      28585          0      80130 
    194862     229398      10222      80122      28822          0      80131 
    194905     229396      10222      80122      28565          0      80122 
    194871     229397      10222      80122      28791          0      80122 


Throughput with memory source operand: xchg r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    208282     229922      10222      80122      10589       9958      11013 
    207906     229402      10222      80122      10615       9928      11002 
    207835     229397      10222      80122      10592       9719      10993 
    207849     229396      10222      80122      10482       9941      10994 
    207890     229395      10222      80122      10380       9915      11004 
    207809     229398      10222      80122      10555      10032      11019 
    207906     229399      10222      80122      10649       9911      10991 
    207822     229395      10222      80122      10537       9940      11038 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    223730     238697      10222      80124       9706      26542      12440 
    223315     238195      10222      80122       9670      26528      12471 
    225590     240736      10222      80158       9750      26488      12534 
    216416     230817      10222      80122       9602      26019      12490 
    264588     239512      10223      80376       9725      26376      12510 
    220147     234919      10222      80122       9763      26242      12655 
    219884     234576      10222      80122       9778      26287      12781 
    218248     232850      10222      80124       9787      26278      12410 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    228474     235318      10222      80266      21853          1      80706 
    225532     232359      10222      80374      22020          2      81086 
    229231     236123      10222      80234      21772          3      80550 
    229540     236432      10222      80232      21853          2      80517 
    228697     235616      10222      80304      22015          5      80815 
    262398     245088      10222      80519      22166          6      80825 
    211165     225279      10222      80342      21999          2      80910 
    218851     233566      10222      80380      22079          0      81047 


Throughput with memory source operand: xchg r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    201517     229803      10222      80122      10544       9801      10997 
    201186     229397      10222      80122      10640       9795      10960 
    201109     229395      10222      80122      10542       9790      10994 
    201158     229396      10222      80122      10534      10000      11043 
    201188     229397      10222      80122      10526      10081      11026 
    201113     229400      10222      80122      10545       9923      10997 
    201158     229396      10222      80122      10571       9913      11007 
    201192     229402      10222      80122      10485      10043      11010 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    195100     229663      10222      80122       9063      29896      10751 
    194903     229397      10222      80122       8939      29882      10787 
    194858     229400      10222      80122       9020      29882      10867 
    194830     229395      10222      80122       8981      29882      10820 
    194879     229395      10222      80122       9011      29882      10811 
    194903     229398      10222      80122       8997      29882      10688 
    194850     229396      10222      80122       8981      29882      10682 
    194836     229398      10222      80122       9007      29882      10865 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    195403     229990      10222      80122      28720          0      80136 
    194880     229397      10222      80122      28764          0      80133 
    194830     229396      10222      80122      28653          0      80129 
    194856     229395      10222      80122      28807          0      80122 
    194902     229396      10222      80122      28752          0      80139 
    194878     229398      10222      80122      28627          0      80130 
    194828     229395      10222      80122      28715          0      80122 
    194866     229401      10222      80122      28613          0      80122 


Throughput with memory destination operand: xchg [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    195019     229616      10222      80122       7904       7281      11054 
    194879     229393      10222      80122       7960       7311      11051 
    194897     229389      10222      80122       7933       7315      11019 
    194848     229390      10222      80122       7975       7202      11040 
    221988     232246      10222      80489       8079       7280      11048 
    188976     229395      10222      80122       7925       7183      10996 
    188942     229390      10222      80122       7883       7326      11017 
    188921     229390      10222      80122       7866       7420      10989 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    194941     229452      10222      80122       8994      19903       8274 
    194883     229391      10222      80122       8970      19893       8284 
    194830     229391      10222      80122       8954      19893       8326 
    194844     229391      10222      80122       9006      19893       8213 
    194895     229393      10222      80122       9022      19893       8389 
    194877     229389      10222      80122       8986      19893       8323 
    194830     229394      10222      80122       9012      19893       8411 
    194849     229389      10222      80122       8964      19893       8363 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    201990     230402      10222      80122      26554          0      80128 
    230758     232196      10222      80489      26688          2      80845 
    205479     230259      10223      80412      26509          1      80933 
    194905     229424      10222      80122      26500          0      80130 
    194885     229394      10222      80122      26466          0      80141 
    194830     229398      10222      80122      26494          0      80149 
    194830     229391      10222      80122      26410          0      80122 
    194881     229388      10222      80122      26481          0      80122 


Throughput with memory destination operand: xchg [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    201164     229457      10222      80122       7953       7298      11066 
    201182     229391      10222      80122       7984       7357      10967 
    201162     229393      10222      80122       7917       7292      10993 
    201106     229391      10222      80122       8046       7136      11039 
    201182     229392      10222      80122       8020       7225      10985 
    201160     229392      10222      80122       8004       7207      11019 
    201108     229394      10222      80122       8001       7426      10997 
    201180     229392      10222      80122       7961       7217      11006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    195066     229649      10222      80122       8978      19904       8294 
    194899     229393      10222      80122       9013      19893       8297 
    194875     229391      10222      80122       9021      19893       8149 
    194830     229398      10222      80122       9040      19893       8342 
    194853     229393      10222      80122       9015      19893       8382 
    195018     229532      10222      80122       8964      19893       8310 
    194869     229394      10222      80122       9020      19893       8291 
    194822     229392      10222      80122       8983      19893       8247 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    196021     201874      10222      80122      21519          2      80138 
    196840     202795      10222      80122      21421          2      80155 
    197378     203344      10222      80122      21426          1      80159 
    196966     202854      10222      80122      21397          4      80142 
    197655     203602      10222      80122      21523          3      80135 
    196203     202130      10222      80122      21436          3      80128 
    230190     205296      10222      80447      21610          6      80577 
    185984     198439      10222      80122      21600          4      80139 


Throughput with memory destination operand: xchg [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    215987     230475      10222      80122       7932       7315      11023 
    215067     229395      10222      80122       7872       7353      10988 
    243315     232188      10222      80489       8091       7175      11079 
    207867     229395      10222      80122       7989       7207      10987 
    207799     229392      10222      80122       7840       7309      11037 
    207890     229393      10222      80122       7960       7355      11021 
    207805     229394      10222      80122       7901       7327      10995 
    207865     229392      10222      80122       7953       7186      11004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    195042     229638      10222      80122       8978      19903       8294 
    194890     229393      10222      80122       8965      19893       8322 
    194886     229392      10222      80122       9019      19893       8077 
    226188     232328      10222      80498       8985      19903       8429 
    188980     229391      10222      80122       9073      19893       8169 
    188962     229392      10222      80122       8994      19893       8397 
    188936     229393      10222      80122       8976      19893       8298 
    188922     229391      10222      80122       9004      19893       8193 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    189186     229659      10222      80122      26426          0      80128 
    188988     229393      10222      80122      26500          0      80140 
    188964     229393      10222      80122      26413          0      80141 
    188936     229394      10222      80122      26370          0      80130 
    188932     229392      10222      80122      26505          0      80122 
    188958     229393      10222      80122      26398          0      80122 
    188983     229391      10222      80122      26459          0      80122 
    207441     229998      10223      80432      26578          1      81072 


Throughput with memory destination operand: xchg [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    201503     229810      10222      80122       7949       7221      10932 
    238785     230214      10223      80323       8055       7398      11080 
    201114     229394      10222      80122       7886       7358      10994 
    201150     229398      10222      80122       7978       7269      10982 
    201193     229392      10222      80122       7946       7213      11019 
    201606     229953      10222      80122       7939       7370      10992 
    201362     229642      10222      80122       7901       7262      11038 
    201308     229525      10222      80122       8013       7268      11021 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    208092     229712      10222      80122       8964      19897       8365 
    207975     229494      10222      80122       9005      19893       8293 
    207948     229500      10222      80122       9035      19894       8284 
    208150     229748      10222      80122       9011      19896       8258 
    208170     229692      10222      80122       8960      19894       8271 
    208043     229657      10222      80122       9017      19893       8242 
    208206     229736      10222      80122       8983      19894       8346 
    208061     229648      10222      80122       8993      19893       8415 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    195128     229690      10222      80122      26454          0      80136 
    194889     229393      10222      80122      26548          0      80133 
    194839     229393      10222      80122      26509          0      80149 
    194837     229397      10222      80122      26445          0      80122 
    194885     229393      10222      80122      26461          0      80122 
    194883     229393      10222      80122      26571          0      80122 
    194834     229395      10222      80122      26411          0      80138 
    194837     229393      10222      80122      26442          0      80130 


Latency with memory destination operand: xchg [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    183868     183157      10222      80864      80489       5344          0 
    148303     179996      10222      80150      80122       5235          0 
    148248     179996      10222      80141      80122       5317          0 
    148226     179995      10222      80122      80122       5287          0 
    148291     179997      10222      80122      80122       5378          0 
    148287     179997      10222      80122      80122       5359          0 
    148225     179996      10222      80122      80122       5347          0 
    148251     179995      10222      80138      80122       5274          0 


Latency with memory destination operand: xchg [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    153101     180209      10222      80136      80122       5320          0 
    152876     179995      10222      80141      80122       5317          0 
    152874     179994      10222      80122      80122       5287          0 
    152921     179996      10222      80122      80122       5378          0 
    152936     179994      10222      80122      80122       5359          0 
    152895     179993      10222      80122      80122       5347          0 
    152863     179993      10222      80138      80122       5274          0 
    152895     179993      10222      80130      80122       5258          0 


Latency with memory destination operand: xchg [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    153557     180779      10222      80128      80122       5347          0 
    152929     179995      10222      80133      80122       5437          0 
    152920     179996      10222      80129      80122       5350          0 
    152877     179995      10222      80139      80122       5274          0 
    152867     179995      10222      80130      80122       5258          0 
    152913     179995      10222      80130      80122       5313          0 
    152933     179995      10222      80122      80122       5287          0 
    152897     179996      10222      80122      80122       5359          0 


Latency with memory destination operand: xchg [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    153133     180224      10222      80152      80122       5395          0 
    152915     179997      10222      80129      80122       5340          0 
    152869     179995      10222      80125      80122       5323          0 
    152883     179993      10222      80133      80122       5389          0 
    152923     179993      10222      80122      80122       5347          0 
    152929     179993      10222      80138      80122       5274          0 
    152883     179993      10222      80130      80122       5258          0 
    152866     179993      10222      80130      80122       5313          0 


Latency: add r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8668      10187      10222      10156      10122       2436          0 
      8495       9992      10222      10156      10122       2440          0 
      8489       9993      10222      10152      10122       2434          0 
      8479       9991      10222      10151      10122       2448          0 
      8471       9993      10222      10150      10122       2443          0 
      8467       9990      10222      10134      10122       2447          0 
      8477       9990      10222      10134      10122       2447          0 
      8489       9992      10222      10134      10122       2447          0 


Latency: add r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9226      10178      10222      10159      10122       2465          0 
      9046       9992      10222      10155      10122       2460          0 
      9034       9988      10222      10131      10122       2464          0 
      9038       9987      10222      10131      10122       2464          0 
      9054       9991      10222      10131      10122       2461          0 
      9060       9989      10222      10131      10122       2464          0 
      9070       9989      10222      10131      10122       2464          0 
      9074       9991      10222      10131      10122       2464          0 


Latency: add r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9223      10177      10222      10156      10122       2436          0 
      9066       9991      10222      10151      10122       2438          0 
      9068       9992      10222      10157      10122       2438          0 
      9056       9990      10222      10154      10122       2442          0 
      9048       9992      10222      10134      10122       2447          0 
      9038       9991      10222      10134      10122       2447          0 
      9032       9990      10222      10134      10122       2447          0 
      9038       9992      10222      10134      10122       2447          0 


Latency: add r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8670      10185      10222      10149      10122       2437          0 
      8493       9990      10222      10149      10122       2442          0 
      8481       9989      10222      10148      10122       2446          0 
      8477       9992      10222      10128      10122       2449          0 
      8467       9989      10222      10128      10122       2449          0 
      8471       9989      10222      10128      10122       2449          0 
      8485       9993      10222      10128      10122       2449          0 
      8491       9989      10222      10128      10122       2449          0 


Throughput: add r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2718       3102      10222      10122       2468       2501          0 
      2528       2878      10222      10122       2465       2508          0 
      2544       2900      10222      10122       2462       2506          0 
      2542       2900      10222      10122       2456       2502          0 
      2528       2882      10222      10122       2464       2501          0 
      2502       2847      10222      10122       2471       2508          0 
      2502       2848      10222      10122       2471       2508          0 
      2502       2847      10222      10122       2471       2508          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2541       2898      10222      10122          0          0       2528 
      2488       2838      10222      10122          0          0       2530 
      2475       2822      10222      10122          0          0       2530 
      2466       2818      10222      10122          0          0       2530 
      2468       2818      10222      10122          0          0       2530 
      2469       2822      10222      10122          0          0       2530 
      2470       2818      10222      10122          0          0       2530 
      2470       2819      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2495       2934      10222      10122       2565          0      10172 
      2428       2859      10222      10122       2598          0      10198 
      2406       2838      10222      10122       2600          0      10186 
      2392       2818      10222      10122       2595          0      10157 
      2388       2819      10222      10122       2595          0      10157 
      2390       2820      10222      10122       2595          0      10157 
      2388       2818      10222      10122       2595          0      10157 
      2388       2819      10222      10122       2595          0      10157 


Throughput: add r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2758       3040      10222      10122       2471       2507          0 
      2575       2845      10222      10122       2478       2514          0 
      2430       2680      10222      10122       2505       2521          0 
      2531       2796      10222      10122       2485       2507          0 
      2506       2768      10222      10122       2485       2507          0 
      2502       2766      10222      10122       2485       2507          0 
      2502       2766      10222      10122       2485       2507          0 
      2502       2767      10222      10122       2485       2507          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2741       3024      10222      10122          0          0       2527 
      2574       2841      10222      10122          0          0       2535 
      2418       2666      10222      10122          0          0       2533 
      2542       2804      10222      10122          0          0       2536 
      2512       2767      10222      10122          0          0       2531 
      2508       2764      10222      10122          0          0       2531 
      2512       2767      10222      10122          0          0       2531 
      2512       2767      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2739       3223      10222      10122       2617          0      10195 
      2355       2772      10222      10122       2584          0      10209 
      2265       2666      10222      10122       2556          0      10206 
      2386       2811      10222      10122       2590          0      10212 
      2348       2766      10222      10122       2578          0      10137 
      2348       2766      10222      10122       2578          0      10137 
      2346       2767      10222      10122       2578          0      10137 
      2346       2766      10222      10122       2578          0      10137 


Throughput: add r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2597       2875      10222      10122       2510       2524          0 
      2581       2854      10222      10122       2473       2507          0 
      2608       2886      10222      10122       2469       2502          0 
      2620       2896      10222      10122       2474       2498          0 
      2587       2859      10222      10122       2486       2505          0 
      2587       2859      10222      10122       2486       2505          0 
      2589       2862      10222      10122       2486       2505          0 
      2593       2859      10222      10122       2486       2505          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2949       3689      10222      10122          0          0       2523 
      2274       2845      10222      10122          0          0       2531 
      2316       2894      10222      10122          0          0       2534 
      2298       2873      10222      10122          0          0       2536 
      2294       2870      10222      10122          0          0       2536 
      2300       2872      10222      10122          0          0       2536 
      2296       2872      10222      10122          0          0       2536 
      2298       2871      10222      10122          0          0       2536 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2732       3116      10222      10122       2608          0      10157 
      2500       2849      10222      10122       2594          0      10185 
      2532       2887      10222      10122       2602          0      10189 
      2536       2891      10222      10122       2604          0      10176 
      2510       2860      10222      10122       2600          0      10197 
      2512       2859      10222      10122       2600          0      10197 
      2514       2859      10222      10122       2600          0      10197 
      2515       2860      10222      10122       2600          0      10197 


Throughput: add r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2534       2981      10222      10122       2486       2509          0 
      2417       2849      10222      10122       2469       2500          0 
      2383       2808      10222      10122       2483       2515          0 
      2356       2781      10222      10122       2484       2513          0 
      2356       2782      10222      10122       2484       2513          0 
      2310       2727      10222      10122       2491       2510          0 
      2355       2781      10222      10122       2484       2513          0 
      2358       2780      10222      10122       2484       2513          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2512       2782      10222      10122          0          0       2537 
      2596       2870      10222      10122          0          0       2534 
      2397       2645      10222      10122          0          0       2530 
      2379       2630      10222      10122          0          0       2530 
      2383       2629      10222      10122          0          0       2530 
      2385       2629      10222      10122          0          0       2530 
      2385       2631      10222      10122          0          0       2530 
      2385       2629      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2716       3103      10222      10122       2619          0      10170 
      2442       2787      10222      10122       2584          0      10191 
      2454       2805      10222      10122       2586          0      10193 
      2439       2790      10222      10122       2590          0      10206 
      2409       2749      10222      10122       2575          0      10157 
      2407       2748      10222      10122       2575          0      10157 
      2393       2727      10222      10122       2574          0      10181 
      2409       2749      10222      10122       2575          0      10157 


Throughput with memory source operand: add r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4495       5280      10222      20122       2453       2493       5000 
      4292       5044      10222      20122       2461       2493       5000 
      4291       5043      10222      20122       2466       2494       5000 
      4282       5038      10222      20122       2463       2486       5000 
      4266       5021      10222      20122       2472       2485       5000 
      4266       5023      10222      20122       2462       2489       5000 
      4260       5021      10222      20122       2472       2485       5000 
      4256       5021      10222      20122       2462       2489       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4461       5254      10222      20122       5001          0       2538 
      4285       5046      10222      20122       5001          0       2522 
      4285       5044      10222      20122       5002          0       2520 
      4290       5047      10222      20122       5000          0       2518 
      4273       5024      10222      20122       5000          0       2521 
      4275       5022      10222      20122       5000          0       2517 
      4275       5021      10222      20122       5000          0       2518 
      4275       5026      10222      20122       5000          0       2521 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4624       5278      10222      20122       2633          0      10159 
      4431       5054      10222      20122       2627          0      10171 
      4425       5048      10222      20122       2636          0      10168 
      4411       5027      10222      20122       2620          0      10130 
      4421       5035      10222      20122       2619          0      10143 
      4415       5026      10222      20122       2621          0      10137 
      4417       5029      10222      20122       2626          0      10141 
      4413       5029      10222      20122       2625          0      10130 


Throughput with memory source operand: add r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4658       5494      10222      20122       2453       2498       5002 
      4276       5044      10222      20122       2466       2489       5000 
      4281       5053      10222      20122       2467       2490       5001 
      4257       5025      10222      20122       2464       2490       5001 
      4257       5023      10222      20122       2466       2492       5000 
      4267       5029      10222      20122       2468       2488       5003 
      4265       5025      10222      20122       2468       2488       5003 
      4271       5026      10222      20122       2468       2488       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4793       5471      10222      20122       5001          0       2538 
      4425       5048      10222      20122       5000          0       2522 
      4419       5041      10222      20122       5000          0       2519 
      4429       5050      10222      20122       5002          0       2520 
      4413       5024      10222      20122       5000          0       2516 
      4421       5026      10222      20122       5001          0       2521 
      4417       5022      10222      20122       5000          0       2521 
      4419       5028      10222      20122       5001          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4643       5458      10222      20122       2638          0      10167 
      4288       5042      10222      20122       2632          0      10172 
      4284       5043      10222      20122       2630          0      10166 
      4268       5026      10222      20122       2624          0      10145 
      4262       5022      10222      20122       2627          0      10137 
      4264       5027      10222      20122       2625          0      10141 
      4260       5026      10222      20122       2628          0      10141 
      4262       5026      10222      20122       2628          0      10141 


Throughput with memory source operand: add r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4474       5279      10222      20122       2467       2494       5002 
      4273       5041      10222      20122       2466       2488       5001 
      4277       5040      10222      20122       2471       2492       5000 
      4281       5039      10222      20122       2472       2486       5002 
      4273       5025      10222      20122       2473       2486       5000 
      4273       5026      10222      20122       2471       2486       5001 
      4275       5026      10222      20122       2470       2484       5001 
      4277       5023      10222      20122       2472       2493       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4361       5285      10222      20122       5001          0       2523 
      4168       5047      10222      20122       5001          0       2526 
      4157       5040      10222      20122       5002          0       2520 
      4140       5022      10222      20122       5000          0       2521 
      4142       5027      10222      20122       5000          0       2519 
      4133       5022      10222      20122       5000          0       2518 
      4136       5023      10222      20122       5000          0       2521 
      4131       5024      10222      20122       5000          0       2522 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4321       5258      10222      20122       2634          0      10164 
      4146       5046      10222      20122       2631          0      10174 
      4152       5048      10222      20122       2637          0      10173 
      4153       5047      10222      20122       2629          0      10178 
      4135       5022      10222      20122       2620          0      10137 
      4138       5024      10222      20122       2621          0      10137 
      4143       5026      10222      20122       2624          0      10145 
      4144       5023      10222      20122       2621          0      10141 


Throughput with memory source operand: add r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5007       5888      10222      20122       2453       2498       5002 
      4291       5045      10222      20122       2464       2492       5000 
      4283       5039      10222      20122       2466       2485       5000 
      4289       5051      10222      20122       2467       2492       5002 
      4267       5025      10222      20122       2465       2489       5001 
      4265       5027      10222      20122       2461       2492       5003 
      4265       5028      10222      20122       2471       2491       5003 
      4257       5024      10222      20122       2464       2490       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4944       5470      10222      20122       5004          0       2526 
      4560       5043      10222      20122       5000          0       2521 
      4573       5049      10222      20122       5001          0       2520 
      4549       5025      10222      20122       5001          0       2524 
      4554       5026      10222      20122       5000          0       2516 
      4560       5027      10222      20122       5003          0       2519 
      4560       5025      10222      20122       5001          0       2519 
      4565       5028      10222      20122       5003          0       2524 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4857       5543      10222      20122       2637          0      10188 
      4413       5037      10222      20122       2633          0      10165 
      4411       5040      10222      20122       2635          0      10167 
      4413       5044      10222      20122       2627          0      10169 
      4397       5024      10222      20122       2623          0      10141 
      4401       5024      10222      20122       2622          0      10141 
      4398       5023      10222      20122       2627          0      10137 
      4399       5023      10222      20122       2627          0      10137 


Throughput with memory destination operand: add [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9006      10272      10222      40122       2521       2529       7917 
      8816      10066      10222      40122       2352       2474       8129 
      8808      10066      10222      40122       2499       2499       7920 
      8812      10068      10222      40122       2380       2452       8128 
      8824      10069      10222      40122       2498       2498       7921 
      8798      10029      10222      40122       2351       2476       8129 
      8808      10029      10222      40122       2499       2499       7921 
      8808      10028      10222      40122       2351       2476       8129 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9318      10279      10222      40122       8129      10023       2551 
      9141      10067      10222      40122       8338      10000       2501 
      9135      10066      10222      40122       8130      10000       2523 
      9122      10067      10222      40122       8340      10000       2502 
      9082      10027      10222      40122       8130      10000       2524 
      9067      10028      10222      40122       8337      10000       2501 
      9067      10029      10222      40122       8130      10000       2524 
      9080      10030      10222      40122       8337      10000       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8505      10311      10222      40122       2638       3751      20147 
      8305      10068      10222      40122       2753       3751      20138 
      8324      10100      10222      40122       3085       4401      20153 
      8255      10028      10222      40122       2750       3750      20134 
      8255      10038      10222      40122       2841       3854      20134 
      8241      10028      10222      40122       2750       3750      20134 
      8245      10028      10222      40122       2602       3751      20134 
      8253      10028      10222      40122       2750       3750      20134 


Throughput with memory destination operand: add [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9004      10252      10222      40122       4876       4974       7371 
      8800      10022      10222      40122       4877       4994       7332 
      8788      10015      10222      40122       4849       5022       7366 
      8776      10014      10222      40122       4899       4959       7300 
      8770      10017      10222      40122       4860       4980       7355 
      8758      10013      10222      40122       4918       4965       7268 
      8767      10013      10222      40122       4920       5005       7314 
      8781      10019      10222      40122       4922       4940       7278 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8662      10828      10222      40122       7499      10020       5031 
      8024      10017      10222      40122       7522      10002       5032 
      8019      10014      10222      40122       7483      10000       5049 
      8013      10019      10222      40122       7517      10003       5057 
      8008      10020      10222      40122       7516      10000       5033 
      8001      10019      10222      40122       7466      10000       4954 
      7988      10016      10222      40122       7506      10000       4964 
      7991      10017      10222      40122       7510      10000       4971 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8727      10253      10222      40122       4778       5148      20148 
      8519      10019      10222      40122       4745       5103      20167 
      8501      10010      10222      40122       4702       5147      20161 
      8497      10016      10222      40122       4753       5170      20141 
      8491      10019      10222      40122       4689       5120      20149 
      8489      10014      10222      40122       4753       5170      20141 
      8503      10020      10222      40122       4689       5120      20149 
      8511      10017      10222      40122       4753       5170      20141 


Throughput with memory destination operand: add [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8437      10250      10222      40122       2448       2401       8129 
      8280      10069      10222      40122       2497       2498       7920 
      8276      10067      10222      40122       2450       2398       8129 
      8288      10068      10222      40122       2498       2500       7920 
      8294      10067      10222      40122       2349       2475       8128 
      8272      10031      10222      40122       2499       2499       7921 
      8280      10029      10222      40122       2351       2476       8129 
      8276      10028      10222      40122       2499       2499       7921 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8993      10261      10222      40122       8131      10000       2525 
      8836      10069      10222      40122       8340      10000       2502 
      8809      10030      10222      40122       8130      10000       2524 
      8810      10028      10222      40122       8337      10000       2501 
      8806      10029      10222      40122       8130      10000       2524 
      8792      10030      10222      40122       8337      10000       2501 
      8787      10032      10222      40122       8130      10000       2524 
      8775      10030      10222      40122       8337      10000       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8711      10279      10222      40122       2639       3755      20149 
      8537      10068      10222      40122       2754       3750      20138 
      8549      10069      10222      40122       2605       3751      20138 
      8559      10068      10222      40122       2754       3750      20138 
      8535      10031      10222      40122       2602       3751      20134 
      8540      10030      10222      40122       2750       3750      20134 
      8530      10029      10222      40122       2602       3751      20134 
      8521      10030      10222      40122       2750       3750      20134 


Throughput with memory destination operand: add [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8685      10231      10222      40122       4846       4932       7388 
      8516      10020      10222      40122       4859       4970       7329 
      8527      10020      10222      40122       4856       4978       7361 
      8525      10019      10222      40122       4912       4961       7309 
      8515      10014      10222      40122       4952       5012       7327 
      8509      10018      10222      40122       4882       4984       7334 
      8499      10018      10222      40122       4874       4999       7376 
      8487      10014      10222      40122       4882       4984       7334 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9278      10244      10222      40122       7529      10023       5110 
      9054      10013      10222      40122       7484      10000       5104 
      9062      10019      10222      40122       7512      10000       5073 
      9074      10019      10222      40122       7523      10000       5079 
      9081      10017      10222      40122       7522      10000       5061 
      9091      10016      10222      40122       7477      10000       5073 
      9094      10015      10222      40122       7550      10000       5075 
      9085      10015      10222      40122       7527      10000       5063 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8728      10259      10222      40122       4744       5148      20149 
      8512      10012      10222      40122       4672       5088      20168 
      8508      10020      10222      40122       4773       5188      20168 
      8496      10018      10222      40122       4887       5240      20141 
      8490      10012      10222      40122       4793       5244      20137 
      8506      10015      10222      40122       4887       5240      20141 
      8506      10012      10222      40122       4710       5168      20133 
      8521      10014      10222      40122       4870       5175      20137 


Latency with memory destination operand: add [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48308      55057      10222      20140      40122      15952          0 
     48134      54908      10222      20136      40122      15921          0 
     48024      54785      10222      20136      40122      15846          0 
     48184      54914      10222      20134      40122      15726          0 
     48037      54839      10222      20124      40122      15846          0 
     48220      54932      10222      20124      40122      15776          0 
     48039      54839      10222      20124      40122      15846          0 
     48136      54856      10222      20124      40122      16023          0 


Latency with memory destination operand: add [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46754      55081      10222      20136      40122      15879          0 
     46683      54905      10222      20136      40122      15858          0 
     46758      55103      10222      20137      40122      15894          0 
     46707      54929      10222      20124      40122      15778          0 
     46772      55116      10222      20124      40122      15890          0 
     46705      54938      10222      20124      40122      15776          0 
     46570      54859      10222      20124      40122      15694          0 
     46707      54968      10222      20124      40122      15895          0 


Latency with memory destination operand: add [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47638      56067      10222      20134      40122      15927          0 
     46636      54897      10222      20136      40122      15752          0 
     46566      54845      10222      20137      40122      15830          0 
     46699      54931      10222      20124      40122      15778          0 
     46538      54839      10222      20124      40122      15846          0 
     46648      54857      10222      20124      40122      16023          0 
     46600      54921      10222      20126      40122      15996          0 
     46641      54856      10222      20124      40122      16023          0 


Latency with memory destination operand: add [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46895      55144      10222      20134      40122      15841          0 
     46464      54755      10222      20131      40122      15690          0 
     46688      54913      10222      20131      40122      15889          0 
     46636      54936      10222      20124      40122      15776          0 
     46622      54859      10222      20124      40122      15694          0 
     46696      54969      10222      20124      40122      15895          0 
     46802      55115      10222      20124      40122      15890          0 
     46849      55107      10222      20124      40122      15945          0 


Latency: sub r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9217      10192      10222      10151      10122       2462          0 
      9044       9990      10222      10149      10122       2465          0 
      9056       9992      10222      10152      10122       2463          0 
      9064       9991      10222      10156      10122       2461          0 
      9076       9992      10222      10155      10122       2460          0 
      9068       9992      10222      10129      10122       2466          0 
      9058       9991      10222      10130      10122       2462          0 
      9044       9991      10222      10130      10122       2462          0 


Latency: sub r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8653      10196      10222      10159      10122       2465          0 
      8487       9987      10222      10150      10122       2461          0 
      8495       9986      10222      10154      10122       2461          0 
      8505       9990      10222      10131      10122       2461          0 
      8497       9988      10222      10131      10122       2464          0 
      8489       9988      10222      10131      10122       2464          0 
      8483       9989      10222      10131      10122       2464          0 
      8473       9988      10222      10131      10122       2464          0 


Latency: sub r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8918      10183      10222      10155      10122       2462          0 
      8741       9990      10222      10147      10122       2465          0 
      8750       9993      10222      10130      10122       2465          0 
      8760       9992      10222      10130      10122       2465          0 
      8768       9991      10222      10130      10122       2465          0 
      8777       9992      10222      10130      10122       2465          0 
      8777       9992      10222      10130      10122       2465          0 
      8770       9991      10222      10130      10122       2465          0 


Latency: sub r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9228      10180      10222      10149      10122       2437          0 
      9068       9988      10222      10148      10122       2446          0 
      9070       9988      10222      10128      10122       2449          0 
      9064       9989      10222      10128      10122       2449          0 
      9052       9989      10222      10128      10122       2449          0 
      9042       9990      10222      10128      10122       2449          0 
      9034       9989      10222      10128      10122       2449          0 
      9040       9989      10222      10128      10122       2449          0 


Throughput: sub r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2564       3009      10222      10122       2481       2514          0 
      2333       2740      10222      10122       2494       2511          0 
      2415       2833      10222      10122       2482       2506          0 
      2396       2818      10222      10122       2475       2501          0 
      2398       2821      10222      10122       2475       2501          0 
      2396       2819      10222      10122       2475       2501          0 
      2394       2818      10222      10122       2475       2501          0 
      2396       2822      10222      10122       2475       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2496       2843      10222      10122          0          0       2534 
      2504       2853      10222      10122          0          0       2531 
      2518       2871      10222      10122          0          0       2531 
      2365       2692      10222      10122          0          0       2529 
      2322       2648      10222      10122          0          0       2534 
      2318       2647      10222      10122          0          0       2534 
      2316       2646      10222      10122          0          0       2534 
      2320       2646      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2726       3211      10222      10122       2611          0      10193 
      2365       2790      10222      10122       2588          0      10184 
      2241       2643      10222      10122       2557          0      10186 
      2205       2601      10222      10122       2540          0      10181 
      2404       2839      10222      10122       2599          0      10157 
      2201       2600      10222      10122       2540          0      10181 
      2203       2602      10222      10122       2540          0      10181 
      2204       2602      10222      10122       2540          0      10181 


Throughput: sub r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2750       3138      10222      10122       2469       2503          0 
      2494       2844      10222      10122       2478       2514          0 
      2455       2796      10222      10122       2485       2507          0 
      2429       2768      10222      10122       2485       2507          0 
      2427       2766      10222      10122       2485       2507          0 
      2433       2766      10222      10122       2485       2507          0 
      2431       2767      10222      10122       2485       2507          0 
      2433       2764      10222      10122       2485       2507          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2809       3103      10222      10122          0          0       2534 
      2520       2786      10222      10122          0          0       2529 
      2714       3002      10222      10154          0          0       2557 
      2524       2789      10222      10122          0          0       2535 
      2488       2750      10222      10122          0          0       2532 
      2470       2727      10222      10122          0          0       2538 
      2471       2727      10222      10122          0          0       2538 
      2494       2748      10222      10122          0          0       2532 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2890       3184      10222      10122       2565          0      10183 
      2635       2902      10222      10122       2612          0      10204 
      2601       2866      10222      10122       2598          0      10203 
      2417       2660      10222      10122       2554          0      10178 
      2393       2628      10222      10122       2543          0      10161 
      2391       2629      10222      10122       2543          0      10161 
      2387       2629      10222      10122       2543          0      10161 
      2393       2630      10222      10122       2543          0      10161 


Throughput: sub r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2568       3024      10222      10122       2499       2514          0 
      2416       2846      10222      10122       2475       2507          0 
      2417       2851      10222      10122       2475       2504          0 
      2449       2891      10222      10122       2476       2497          0 
      2423       2860      10222      10122       2486       2505          0 
      2422       2859      10222      10122       2486       2505          0 
      2423       2859      10222      10122       2486       2505          0 
      2425       2860      10222      10122       2486       2505          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2762       3045      10222      10122          0          0       2536 
      2567       2834      10222      10122          0          0       2531 
      2359       2606      10222      10122          0          0       2533 
      2538       2801      10222      10122          0          0       2533 
      2536       2800      10222      10122          0          0       2533 
      2537       2803      10222      10122          0          0       2533 
      2354       2602      10222      10122          0          0       2533 
      2533       2801      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2853       3044      10222      10122       2597          0      10204 
      2726       2911      10222      10122       2616          0      10205 
      2738       2921      10222      10122       2616          0      10169 
      2666       2842      10222      10122       2596          0      10184 
      2647       2820      10222      10122       2591          0      10161 
      2644       2818      10222      10122       2591          0      10161 
      2647       2819      10222      10122       2591          0      10161 
      2649       2819      10222      10122       2591          0      10161 


Throughput: sub r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2741       3029      10222      10122       2474       2512          0 
      2621       2898      10222      10122       2467       2508          0 
      2629       2906      10222      10122       2459       2502          0 
      2405       2661      10222      10122       2510       2519          0 
      2381       2631      10222      10122       2508       2520          0 
      2381       2629      10222      10122       2508       2520          0 
      2379       2629      10222      10122       2508       2520          0 
      2385       2631      10222      10122       2508       2520          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2736       3120      10222      10122          0          0       2532 
      2437       2776      10222      10122          0          0       2534 
      2486       2833      10222      10122          0          0       2533 
      2405       2739      10222      10122          0          0       2533 
      2456       2796      10222      10122          0          0       2529 
      2433       2768      10222      10122          0          0       2531 
      2429       2766      10222      10122          0          0       2531 
      2431       2766      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2740       3116      10222      10122       2606          0      10196 
      2440       2775      10222      10122       2584          0      10209 
      2347       2671      10222      10122       2561          0      10165 
      2457       2796      10222      10122       2583          0      10175 
      2429       2766      10222      10122       2578          0      10137 
      2427       2767      10222      10122       2578          0      10137 
      2427       2766      10222      10122       2578          0      10137 
      2427       2766      10222      10122       2578          0      10137 


Throughput with memory source operand: sub r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4497       5288      10222      20122       2468       2493       5000 
      4290       5048      10222      20122       2468       2494       5007 
      4284       5043      10222      20122       2466       2489       5003 
      4277       5038      10222      20122       2466       2492       5000 
      4263       5026      10222      20122       2465       2487       5001 
      4259       5023      10222      20122       2464       2490       5000 
      4255       5021      10222      20122       2469       2492       5000 
      4259       5023      10222      20122       2469       2492       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4496       5280      10222      20122       5000          0       2523 
      4291       5041      10222      20122       5000          0       2524 
      4290       5042      10222      20122       5000          0       2523 
      4291       5043      10222      20122       5002          0       2517 
      4271       5025      10222      20122       5002          0       2522 
      4267       5021      10222      20122       5000          0       2518 
      4263       5022      10222      20122       5001          0       2523 
      4260       5022      10222      20122       5000          0       2521 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4929       5267      10222      20122       2630          0      10157 
      4716       5040      10222      20122       2624          0      10170 
      4722       5040      10222      20122       2631          0      10166 
      4732       5049      10222      20122       2632          0      10175 
      4738       5053      10222      20122       2625          0      10185 
      4708       5020      10222      20122       2624          0      10130 
      4718       5025      10222      20122       2625          0      10141 
      4716       5021      10222      20122       2624          0      10130 


Throughput with memory source operand: sub r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4962       5478      10222      20122       2469       2496       5007 
      4564       5039      10222      20122       2462       2489       5000 
      4562       5041      10222      20122       2464       2494       5000 
      4561       5040      10222      20122       2459       2489       5000 
      4541       5025      10222      20122       2467       2490       5001 
      4552       5034      10222      20122       2464       2489       5000 
      4548       5026      10222      20122       2466       2491       5003 
      4546       5025      10222      20122       2464       2493       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4808       5476      10222      20122       5000          0       2539 
      4431       5042      10222      20122       5000          0       2519 
      4433       5045      10222      20122       5000          0       2521 
      4428       5045      10222      20122       5001          0       2522 
      4405       5024      10222      20122       5001          0       2518 
      4403       5023      10222      20122       5000          0       2517 
      4403       5029      10222      20122       5003          0       2518 
      4397       5022      10222      20122       5000          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4812       5476      10222      20122       2635          0      10181 
      4427       5042      10222      20122       2632          0      10171 
      4429       5045      10222      20122       2628          0      10165 
      4423       5046      10222      20122       2633          0      10177 
      4407       5027      10222      20122       2618          0      10145 
      4405       5024      10222      20122       2624          0      10137 
      4399       5025      10222      20122       2629          0      10141 
      4399       5027      10222      20122       2622          0      10145 


Throughput with memory source operand: sub r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4621       5260      10222      20122       2468       2489       5001 
      4409       5025      10222      20122       2466       2486       5000 
      4427       5049      10222      20122       2467       2490       5001 
      4417       5040      10222      20122       2468       2483       5000 
      4419       5045      10222      20122       2468       2491       5003 
      4411       5038      10222      20122       2473       2489       5000 
      4395       5024      10222      20122       2469       2492       5000 
      4396       5021      10222      20122       2461       2496       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4773       5266      10222      20122       5007          0       2527 
      4552       5025      10222      20122       5001          0       2524 
      4570       5045      10222      20122       5000          0       2522 
      4569       5048      10222      20122       5003          0       2520 
      4556       5040      10222      20122       5000          0       2520 
      4544       5027      10222      20122       5001          0       2522 
      4542       5027      10222      20122       5001          0       2523 
      4540       5024      10222      20122       5000          0       2525 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4939       5266      10222      20124       2637          0      10142 
      4734       5049      10222      20122       2635          0      10174 
      4734       5058      10222      20122       2632          0      10177 
      4708       5030      10222      20122       2626          0      10137 
      4708       5031      10222      20122       2629          0      10137 
      4706       5035      10222      20122       2629          0      10141 
      4706       5031      10222      20122       2622          0      10137 
      4711       5031      10222      20122       2629          0      10141 


Throughput with memory source operand: sub r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4597       5254      10222      20122       2466       2495       5001 
      4419       5045      10222      20122       2463       2487       5002 
      4425       5049      10222      20122       2467       2496       5000 
      4407       5029      10222      20122       2465       2494       5002 
      4409       5026      10222      20122       2445       2479       5002 
      4417       5028      10222      20122       2465       2491       5002 
      4415       5026      10222      20122       2468       2491       5002 
      4415       5026      10222      20122       2466       2491       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4777       5458      10222      20122       5000          0       2523 
      4411       5046      10222      20122       5001          0       2520 
      4409       5038      10222      20122       5000          0       2519 
      4401       5023      10222      20122       5000          0       2519 
      4407       5027      10222      20122       5003          0       2517 
      4407       5028      10222      20122       5003          0       2517 
      4411       5025      10222      20122       5003          0       2524 
      4409       5024      10222      20122       5000          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5775       6597      10222      20122       2631          0      10180 
      4411       5043      10222      20122       2633          0      10174 
      4419       5049      10222      20122       2631          0      10174 
      4413       5035      10222      20122       2636          0      10158 
      4403       5025      10222      20122       2621          0      10141 
      4407       5025      10222      20122       2623          0      10137 
      4407       5022      10222      20122       2622          0      10137 
      4413       5025      10222      20122       2621          0      10141 


Throughput with memory destination operand: sub [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9032      10289      10222      40122       2465       2418       8129 
      8824      10067      10222      40122       2497       2499       7920 
      8818      10067      10222      40122       2349       2475       8128 
     39966      14777      10223      40327       3081       2701       7696 
     11577      13214      10222      40208       2593       2614       7774 
      8810      10034      10222      40122       2500       2499       7921 
      8800      10034      10222      40122       2451       2399       8129 
      8788      10034      10222      40122       2500       2499       7921 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8999      10287      10222      40122       8130      10022       2552 
      8816      10071      10222      40122       8338      10000       2501 
      8830      10073      10222      40122       8130      10000       2523 
      8838      10075      10222      40122       8338      10000       2499 
      8843      10072      10222      40122       8130      10000       2525 
      8814      10034      10222      40122       8337      10000       2501 
      8802      10034      10222      40122       8130      10000       2524 
      8794      10034      10222      40122       8337      10000       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9963      10638      10222      40122       2764       3748      20137 
      9433      10065      10222      40122       2606       3751      20138 
      9447      10065      10222      40122       2754       3750      20138 
      9420      10027      10222      40122       2602       3751      20134 
      9409      10029      10222      40122       2750       3750      20134 
      9400      10030      10222      40122       2602       3751      20134 
      9387      10027      10222      40122       2752       3750      20134 
      9381      10028      10222      40122       2602       3751      20134 


Throughput with memory destination operand: sub [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8960      10239      10222      40122       4712       5003       7373 
      8765      10018      10222      40122       4734       4971       7320 
      8773      10014      10222      40122       4733       5004       7335 
      8782      10014      10222      40122       4727       4930       7319 
      8796      10019      10222      40122       4838       5043       7375 
      8797      10015      10222      40122       4824       5048       7306 
      8792      10016      10222      40122       4740       5005       7330 
      8782      10015      10222      40122       4727       4930       7319 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9441      10421      10222      40122       7573      10025       5016 
      9070      10028      10222      40122       7566      10003       5076 
      9054      10016      10222      40122       7540      10000       5055 
      9068      10018      10222      40122       7535      10000       5058 
      9080      10017      10222      40122       7496      10000       5065 
      9089      10019      10222      40122       7480      10000       5086 
      9096      10015      10222      40122       7493      10000       5071 
      9088      10017      10222      40122       7529      10000       5095 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8684      10243      10222      40122       4762       5265      20151 
      8506      10023      10222      40122       4771       5160      20183 
      8506      10016      10222      40122       4695       5148      20167 
      8512      10011      10222      40122       4833       5195      20165 
      8528      10018      10222      40122       4763       5138      20141 
      8524      10017      10222      40122       4885       5240      20141 
      8516      10016      10222      40122       4811       5237      20141 
      8502      10013      10222      40122       4739       5132      20133 


Throughput with memory destination operand: sub [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8995      10243      10222      40122       2523       2525       7920 
      8848      10070      10222      40122       2394       2431       8129 
      8840      10069      10222      40122       2498       2499       7921 
      8794      10028      10222      40122       2398       2428       8129 
      8783      10028      10222      40122       2499       2499       7921 
      8776      10030      10222      40122       2398       2428       8129 
      8784      10032      10222      40122       2499       2499       7921 
      8794      10030      10222      40122       2351       2476       8129 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8994      10250      10222      40122       8333      10022       2527 
      8828      10069      10222      40122       8130      10000       2523 
      8818      10070      10222      40122       8340      10000       2501 
      8782      10032      10222      40122       8130      10000       2524 
      8786      10029      10222      40122       8337      10000       2501 
      8797      10029      10222      40122       8130      10000       2524 
      8810      10031      10222      40122       8337      10000       2501 
      8818      10031      10222      40122       8130      10000       2524 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9028      10286      10222      40122       2643       3754      20154 
      8826      10068      10222      40122       2753       3750      20138 
      8816      10066      10222      40122       2605       3751      20138 
      8810      10067      10222      40122       2754       3750      20138 
      8784      10031      10222      40122       2602       3751      20134 
      8791      10030      10222      40122       2752       3750      20134 
      8802      10030      10222      40122       2602       3751      20134 
      8808      10028      10222      40122       2752       3750      20134 


Throughput with memory destination operand: sub [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9001      10249      10222      40122       4758       4990       7305 
      8798      10017      10222      40122       4757       4967       7317 
      8793      10021      10222      40122       4723       4945       7333 
      8780      10019      10222      40122       4713       4968       7315 
      8768      10016      10222      40122       4847       5029       7300 
      8762      10017      10222      40122       4733       4954       7355 
      8769      10013      10222      40122       4813       5010       7317 
      8775      10015      10222      40122       4726       4997       7322 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8687      10243      10222      40122       7547      10028       5113 
      8499      10025      10222      40122       7523      10000       5096 
      8497      10013      10222      40122       7492      10000       5127 
      8505      10017      10222      40122       7503      10000       5080 
      8512      10017      10222      40122       7515      10000       5102 
      8525      10016      10222      40122       7507      10000       5092 
      8523      10015      10222      40122       7523      10000       5110 
      8510      10016      10222      40122       7527      10000       5063 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8999      10259      10222      40122       4615       5109      20142 
      8780      10019      10222      40122       4682       5160      20168 
      8772      10019      10222      40122       4741       5196      20169 
      8762      10019      10222      40122       4718       5139      20163 
      8776      10020      10222      40122       4758       5189      20149 
      8779      10015      10222      40122       4706       5171      20137 
      8792      10019      10222      40122       4799       5188      20141 
      8798      10017      10222      40122       4731       5146      20137 


Latency with memory destination operand: sub [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     50132      55309      10222      20342      40128      15675          0 
     49896      55115      10222      20124      40122      15946          0 
     49999      55124      10222      20124      40122      15891          0 
     49771      54979      10222      20124      40122      15896          0 
     49784      54914      10222      20124      40122      16016          0 
     49787      54945      10222      20124      40122      15777          0 
     49742      54928      10222      20126      40122      15997          0 
     49859      54976      10222      20124      40122      15896          0 


Latency with memory destination operand: sub [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47914      54580      10222      20262      40126      16552          0 
     47179      53854      10222      20135      40122      16293          0 
     47256      53842      10222      20135      40122      16348          0 
     47393      54073      10222      20138      40122      16518          0 
     47119      53723      10222      20144      40122      16415          0 
     47325      53948      10222      20126      40122      16403          0 
     47230      53887      10222      20126      40122      16423          0 
     47528      54149      10222      20126      40122      16486          0 


Latency with memory destination operand: sub [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48584      55382      10222      20131      40122      15819          0 
     48205      55017      10222      20136      40122      15756          0 
     48229      54944      10222      20130      40122      16003          0 
     48039      54840      10222      20136      40122      15850          0 
     48376      55118      10222      20124      40122      15890          0 
     48144      54938      10222      20124      40122      15776          0 
     48116      54861      10222      20124      40122      15694          0 
     48188      54938      10222      20124      40122      15776          0 


Latency with memory destination operand: sub [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46933      55192      10222      20133      40122      15924          0 
     46580      54891      10222      20144      40122      15910          0 
     46665      54886      10222      20139      40122      15782          0 
     46625      54913      10222      20133      40122      15732          0 
     46831      55115      10222      20124      40122      15890          0 
     46677      54937      10222      20124      40122      15776          0 
     46574      54859      10222      20124      40122      15694          0 
     46733      54969      10222      20124      40122      15895          0 


Latency: adc r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8158      10201      10222      10155      10122       5002          0 
      7998       9992      10222      10156      10122       5001          0 
      8005       9990      10222      10130      10122       5002          0 
      8000       9992      10222      10130      10122       5002          0 
      7995       9990      10222      10130      10122       5002          0 
      7982       9990      10222      10130      10122       5002          0 
      7980       9992      10222      10130      10122       5002          0 
      7969       9991      10222      10130      10122       5002          0 


Latency: adc r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8392      10189      10222      10144      10122       5000          0 
      8216       9988      10222      10157      10122       4999          0 
      8209       9988      10222      10152      10122       5000          0 
      8216       9989      10222      10156      10122       5002          0 
      8226       9989      10222      10132      10122       5004          0 
      8235       9989      10222      10132      10122       5004          0 
      8239       9989      10222      10132      10122       5004          0 
      8247       9989      10222      10132      10122       5004          0 


Latency: adc r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8392      10199      10222      10155      10122       5002          0 
     38886      10859      10223      10446      10328       5133          0 
      8321      10164      10222      10153      10136       5292          0 
      8301      10134      10222      10152      10138       5179          0 
      8301      10112      10222      10163      10141       5296          0 
      8531      10375      10222      10243      10164       5017          0 
      8223       9992      10222      10127      10122       4994          0 
      8214       9991      10222      10126      10122       4998          0 


Latency: adc r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8921      10184      10222      10151      10122       5002          0 
      8763       9993      10222      10152      10122       5001          0 
      8769       9989      10222      10151      10122       5001          0 
      8777       9988      10222      10152      10122       5000          0 
      8774       9992      10222      10160      10122       5002          0 
      8762       9989      10222      10132      10122       5004          0 
      8756       9990      10222      10132      10122       5004          0 
      8744       9990      10222      10132      10122       5004          0 


Throughput: adc r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8867      11066      10222      10122       4995          0          0 
      8000       9987      10222      10122       4995          0          0 
      7995       9988      10222      10122       4997          0          0 
      7986       9989      10222      10122       4997          0          0 
      7981       9987      10222      10122       4999          0          0 
      7973       9990      10222      10122       4998          0          0 
      8347      10499      10222      10166       5093         10          0 
      8038      10108      10222      10136       5148         10          2 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8406      10194      10222      10122          0          0          0 
      8247       9990      10222      10122          0          0          0 
      8251       9989      10222      10122          0          0          0 
      8241       9989      10222      10122          0          0          0 
      8231       9989      10222      10122          0          0          0 
      8223       9989      10222      10122          0          0          0 
      8216       9989      10222      10122          0          0          0 
      8215       9989      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8671      10183      10222      10122       5102          0      10154 
      8497       9990      10222      10122       5102          0      10150 
      8489       9990      10222      10122       5101          0      10148 
      8481       9990      10222      10122       5096          0      10129 
      8471       9988      10222      10122       5096          0      10129 
      8469       9990      10222      10122       5094          0      10127 
      8481       9991      10222      10122       5096          0      10129 
      8487       9988      10222      10122       5096          0      10129 


Throughput: adc r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8907      10184      10222      10122       5000          0          0 
      8747       9989      10222      10122       4996          0          0 
      8755       9989      10222      10122       4996          0          0 
      8768       9989      10222      10122       4994          0          0 
      8778       9991      10222      10122       4997          0          0 
      8772       9989      10222      10122       4994          0          0 
      8763       9990      10222      10122       4997          0          0 
      8755       9991      10222      10122       4994          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8409      10194      10222      10122          0          0          0 
      8247       9990      10222      10122          0          0          0 
      8237       9989      10222      10122          0          0          0 
      8227       9988      10222      10122          0          0          0 
      8216       9989      10222      10122          0          0          0 
      8212       9989      10222      10122          0          0          0 
      8211       9989      10222      10122          0          0          0 
      8220       9990      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8658      10185      10222      10122       5102          0      10151 
      8494       9988      10222      10122       5101          0      10149 
      8502       9990      10222      10122       5096          0      10133 
      8496       9989      10222      10122       5095          0      10132 
      8484       9989      10222      10122       5095          0      10132 
      8477       9989      10222      10122       5096          0      10133 
      8470       9990      10222      10122       5095          0      10132 
      8470       9989      10222      10122       5095          0      10132 


Throughput: adc r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8927      10187      10222      10122       5000          0          0 
      8745       9992      10222      10122       5002          0          0 
      8741       9991      10222      10122       5001          0          0 
      8749       9990      10222      10122       5002          0          0 
      8759       9992      10222      10122       5002          0          0 
      8767       9990      10222      10122       5002          0          0 
      8773       9990      10222      10122       5002          0          0 
      8778       9992      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8393      10201      10222      10122          0          0          0 
      8212       9992      10222      10122          0          0          0 
      8205       9991      10222      10122          0          0          0 
      8212       9993      10222      10122          0          0          0 
      8218       9992      10222      10122          0          0          0 
      8228       9993      10222      10122          0          0          0 
      8236       9992      10222      10122          0          0          0 
      8240       9992      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8652      10186      10222      10122       5103          0      10155 
      8495       9992      10222      10122       5098          0      10156 
      8503       9991      10222      10122       5102          0      10156 
      8495       9992      10222      10122       5107          0      10154 
      8487       9991      10222      10122       5102          0      10156 
      8477       9990      10222      10122       5097          0      10130 
      8469       9992      10222      10122       5097          0      10130 
      8469       9990      10222      10122       5097          0      10130 


Throughput: adc r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8836      10070      10222      10133       5814          9          0 
      8794      10034      10222      10135       5141          1          1 
      8784      10051      10222      10136       5390          4          2 
      9603      10955      10222      10185       5038          7          0 
      8755       9943      10222      10122       4999         -1          0 
      8767       9945      10222      10122       5001         -1          0 
      8772       9944      10222      10122       4999         -1          0 
      8762       9944      10222      10122       4999         -1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8775       9991      10222      10126          0          0         -1 
      8792      10002      10222      10128          1          0         11 
      8822      10059      10222      10132          1          0          3 
      8800      10036      10222      10126          1          0          6 
      8762       9999      10222      10127          1          0          4 
      8788      10088      10222      10128          1          0          3 
      8788      10048      10222      10126          2          0          6 
      8784      10049      10222      10126          1          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8977      10214      10222      10122       5105          0      10148 
      8772       9989      10222      10122       5103          0      10152 
      8761       9989      10222      10122       5102          0      10157 
      8755       9989      10222      10122       5095          0      10132 
      8743       9990      10222      10122       5096          0      10133 
      8743       9990      10222      10122       5095          0      10132 
      8755       9989      10222      10122       5095          0      10132 
      8763       9989      10222      10122       5096          0      10133 


Throughput with memory source operand: adc r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9246      10219      10222      20122       5003          0       5004 
      9034       9994      10222      20122       5003          0       5003 
      9040       9995      10222      20122       5000          0       5002 
      9050       9993      10222      20122       5001          0       5004 
      9062       9994      10222      20122       5001          0       5002 
      9072       9992      10222      20122       5001          0       5002 
      9073       9994      10222      20122       5000          0       5003 
      9057       9993      10222      20122       5001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8663      10203      10222      20122       5003          0          0 
      8499       9994      10222      20122       5004          0          0 
      8505       9994      10222      20122       5002          0          0 
      8508       9994      10222      20122       5002          0          0 
      8497       9996      10222      20122       5003          0          0 
      8487       9994      10222      20122       5002          0          0 
      8479       9993      10222      20122       5003          0          0 
      8469       9994      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8977      10248      10222      20122       5110          0      10162 
      8768       9999      10222      20122       5108          0      10156 
      8782      10000      10222      20122       5108          0      10149 
      8789      10000      10222      20122       5111          0      10154 
      8785      10000      10222      20122       5106          0      10127 
      8774      10001      10222      20122       5107          0      10131 
      8762       9998      10222      20122       5105          0      10131 
      8756      10000      10222      20122       5107          0      10131 


Throughput with memory source operand: adc r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8757      10621      10222      20122       5004          0       5003 
      8231       9994      10222      20122       5000          0       5003 
      8224       9996      10222      20122       4998          0       5003 
      8214       9994      10222      20122       5003          0       5002 
      8221       9995      10222      20122       5003          0       5003 
      8228       9996      10222      20122       5003          0       5002 
      8234       9994      10222      20122       5002          0       5003 
      8242       9994      10222      20122       5003          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9145      10407      10222      20122       5001          0          0 
      8771       9996      10222      20122       5002          0          0 
      8765       9996      10222      20122       5001          0          0 
      8752       9994      10222      20122       5004          0          0 
      8745       9994      10222      20122       5002          0          0 
      8749       9994      10222      20122       5003          0          0 
      8760       9995      10222      20122       5002          0          0 
      8770       9994      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9012      10959      10222      20122       5102          0      10153 
      8219       9995      10222      20122       5101          0      10147 
      8231       9997      10222      20122       5101          0      10154 
      8238       9994      10222      20122       5102          0      10155 
      8242       9994      10222      20122       5099          0      10133 
      8256       9996      10222      20122       5098          0      10133 
      8248       9995      10222      20122       5098          0      10133 
      8237       9994      10222      20122       5098          0      10133 


Throughput with memory source operand: adc r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9903      11291      10222      20122       5003          0       5004 
      8758       9997      10222      20122       4999          0       5004 
      8746       9994      10222      20122       5001          0       5002 
      8755       9997      10222      20122       5001          0       5003 
      8760       9996      10222      20122       4999          0       5002 
      8772       9997      10222      20122       5001          0       5003 
      8780       9995      10222      20122       4999          0       5002 
      8785       9996      10222      20122       5000          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8971      10226      10222      20122       5003          0          0 
      8779       9996      10222      20122       5002          0          0 
      8777       9996      10222      20122       5002          0          0 
      8772       9996      10222      20122       5003          0          0 
      8762       9997      10222      20122       5002          0          0 
      8748       9995      10222      20122       5004          0          0 
      8746       9996      10222      20122       5002          0          0 
      8752       9996      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9379      11404      10222      20132       4757          2      10178 
      8362      10433      10222      20154       4635          2      10194 
      9221      11236      10222      20193       4409         -2      10315 
      9054      11041      10222      20171       4493          1      10245 
      8813      10730      10222      20157       4454          2      10188 
      8473      10311      10222      20135       4572          0      10131 
      9318      11309      10222      20216       4880          1      10334 
      8236       9974      10222      20122       5113          1      10145 


Throughput with memory source operand: adc r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9673      11029      10222      20122       5002          0       5004 
      8775       9995      10222      20122       4997          0       5003 
      8782       9994      10222      20122       4997          0       5002 
      8780       9996      10222      20122       4995          0       5003 
      8771       9994      10222      20122       4995          0       5002 
      8763       9996      10222      20122       4994          0       5000 
      8749       9995      10222      20122       4994          0       5001 
      8749       9995      10222      20122       4994          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8897      10819      10222      20122       5003          0          0 
      8221       9996      10222      20122       5004          0          0 
      8229       9995      10222      20122       5002          0          0 
      8234       9994      10222      20122       5003          0          0 
      8244       9994      10222      20122       5002          0          0 
      8249       9994      10222      20122       5003          0          0 
      8249       9995      10222      20122       5002          0          0 
      8239       9994      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9120      10412      10222      20122       5104          0      10153 
      8764       9995      10222      20122       5102          0      10155 
      8775       9994      10222      20122       5099          0      10133 
      8785       9994      10222      20122       5098          0      10133 
      8782       9995      10222      20122       5098          0      10133 
      8774       9994      10222      20122       5098          0      10133 
      8760       9994      10222      20122       5099          0      10133 
      8751       9994      10222      20122       5099          0      10133 


Throughput with memory destination operand: adc [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14107      15538      10222      60122      10217       8829       7393 
     13544      14936      10222      60122      10238       8428       7390 
     13627      15054      10222      60122      10170       8491       7382 
     13423      14842      10222      60122      10183       8466       7395 
     13560      14971      10222      60122      10181       8562       7370 
     13619      15014      10222      60122      10179       8506       7424 
     13592      14971      10222      60122      10181       8562       7370 
     13614      15014      10222      60122      10179       8506       7424 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13066      15393      10222      60122       7803      10005       8015 
     12925      15200      10222      60122       7780      10001       8089 
     12692      14913      10222      60122       7776      10000       7877 
     12916      15193      10222      60122       7822      10000       7977 
     12630      14881      10222      60122       7793      10000       7826 
     12618      14881      10222      60122       7797      10001       7889 
     12694      14961      10222      60122       7797      10000       7923 
     12863      15133      10222      60122       7824      10000       7871 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12979      15299      10222      60122       9923       4787      40214 
     12638      14907      10222      60122       9938       4860      40200 
     12712      14974      10222      60122       9947       4842      40214 
     12839      15099      10222      60122       9950       4857      40167 
     12761      14995      10222      60122       9936       4764      40164 
     12708      14951      10222      60122       9952       4844      40146 
     12892      15191      10222      60122       9962       4801      40138 
     12775      15070      10222      60122       9932       4775      40138 


Throughput with memory destination operand: adc [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12548      15233      10222      60122      10226       8434       7370 
     12562      15227      10222      60122      10207       8574       7413 
     12312      14924      10222      60122      10186       8355       7412 
     12374      15021      10222      60122      10217       8653       7380 
     12389      15064      10222      60122      10210       8573       7407 
     12346      15018      10222      60122      10200       8651       7380 
     12284      14922      10222      60122      10199       8531       7417 
     12316      14936      10222      60122      10176       8320       7378 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13443      15336      10222      60122       7834      10005       8825 
     13294      15190      10222      60122       7779      10001       8681 
     13262      15146      10222      60122       7849      10002       8667 
     13278      15138      10222      60122       7704      10002       8551 
     13038      14842      10222      60122       7769      10001       8523 
     13260      15105      10222      60122       7820      10003       8710 
     13011      14843      10222      60122       7768      10001       8523 
     13193      15073      10222      60122       7806      10002       8785 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12527      15217      10222      60122       9895       4898      40188 
     12533      15200      10222      60122       9927       4835      40181 
     12434      15064      10222      60122       9896       4863      40172 
     12418      15061      10222      60122       9901       4796      40142 
     12282      14920      10222      60122       9891       4796      40138 
     12439      15132      10222      60122       9880       4764      40140 
     12312      14962      10222      60122       9904       4791      40131 
     12468      15132      10222      60122       9880       4764      40140 


Throughput with memory destination operand: adc [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14392      15336      10222      60122      10166       9260       7388 
     14044      14993      10222      60122      10178       9160       7384 
     14234      15218      10222      60122      10153       9065       7416 
     14224      15184      10222      60122      10191       9071       7421 
     13940      14858      10222      60122      10178       9084       7406 
     14002      14912      10222      60122      10147       9113       7404 
     14044      14973      10222      60122      10141       9249       7428 
     14022      14976      10222      60122      10154       9240       7398 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13316      16145      10222      60122       7828      10009       8692 
     12339      14946      10222      60122       7742      10004       8432 
     12418      15064      10222      60122       7798      10001       8707 
     12307      14947      10222      60122       7802      10003       8519 
     12216      14858      10222      60122       7795      10002       8460 
     12401      15071      10222      60122       7811      10002       8750 
     12277      14896      10222      60122       7807      10004       8417 
     12361      14977      10222      60122       7784      10002       8496 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13154      15496      10222      60122       9944       4815      40202 
     12707      14994      10222      60122       9949       4787      40179 
     12663      14923      10222      60122       9949       4761      40146 
     12705      14953      10222      60122       9952       4844      40146 
     12645      14860      10222      60122       9922       4805      40138 
     12681      14912      10222      60122       9955       4817      40150 
     12649      14898      10222      60122       9932       4788      40130 
     12760      15051      10222      60122       9927       4774      40138 


Throughput with memory destination operand: adc [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12597      15267      10222      60122      10181       8556       7386 
     12323      14957      10222      60122      10227       8358       7416 
     12383      15053      10222      60122      10216       8386       7386 
     12322      14989      10222      60122      10195       8633       7388 
     12492      15177      10222      60122      10208       8532       7394 
     12343      14977      10222      60122      10180       8588       7420 
     12390      15014      10222      60122      10203       8503       7396 
     12307      14928      10222      60122      10181       8587       7409 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12614      15320      10222      60122       7826      10004       8598 
     12233      14838      10222      60122       7793      10007       8345 
     12534      15193      10222      60122       7818      10004       8749 
     12429      15088      10222      60122       7798      10002       8639 
     12324      14980      10222      60122       7781      10005       8763 
     12300      14968      10222      60122       7781      10004       8536 
     12410      15081      10222      60122       7873      10003       8754 
     12311      14942      10222      60122       7733      10004       8678 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13160      15492      10222      60122       9907       4811      40197 
     12780      15066      10222      60122       9898       4875      40206 
     12755      15041      10222      60122       9890       4761      40179 
     12758      15023      10222      60122       9885       4805      40130 
     12842      15100      10222      60122       9894       4799      40138 
     12788      15022      10222      60122       9885       4805      40130 
     12802      15064      10222      60122       9892       4824      40142 
     12745      15018      10222      60122       9902       4817      40134 


Latency with memory destination operand: adc [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49696      54873      10222      40144      60122      10128          0 
     49607      54755      10222      40140      60122      10136          0 
     49627      54736      10222      40145      60122      10114          0 
     49523      54709      10222      40137      60122      10131          0 
     49585      54671      10222      40127      60122      10107          0 
     49520      54698      10222      40127      60122      10121          0 
     49561      54674      10222      40126      60122      10115          0 
     49558      54684      10222      40126      60122      10115          0 


Latency with memory destination operand: adc [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46625      54938      10222      40144      60122      10133          0 
     46538      54736      10222      40140      60122      10125          0 
     46461      54728      10222      40142      60122      10132          0 
     46475      54695      10222      40127      60122      10114          0 
     46457      54678      10222      40126      60122      10116          0 
     46441      54694      10222      40126      60122      10114          0 
     46485      54678      10222      40127      60122      10116          0 
     46420      54694      10222      40127      60122      10114          0 


Latency with memory destination operand: adc [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46604      54856      10222      40145      60122      10138          0 
     46483      54710      10222      40150      60122      10138          0 
     46413      54674      10222      40126      60122      10115          0 
     46488      54684      10222      40127      60122      10115          0 
     46409      54691      10222      40126      60122      10102          0 
     46505      54690      10222      40127      60122      10113          0 
     46388      54671      10222      40126      60122      10107          0 
     46505      54689      10222      40127      60122      10113          0 


Latency with memory destination operand: adc [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46675      54896      10222      40144      60122      10134          0 
     46433      54717      10222      40141      60122      10128          0 
     46519      54707      10222      40145      60122      10123          0 
     46414      54697      10222      40127      60122      10121          0 
     46485      54672      10222      40127      60122      10115          0 
     46420      54687      10222      40126      60122      10113          0 
     46467      54673      10222      40126      60122      10115          0 
     46453      54689      10222      40127      60122      10113          0 


Latency: sbb r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9082      10346      10222      10143      10122       5004          0 
      8780       9991      10222      10156      10122       5006          0 
      8772       9990      10222      10156      10122       5002          0 
      8763       9991      10222      10156      10122       5000          0 
      8753       9992      10222      10150      10122       5001          0 
      8745       9990      10222      10130      10122       5002          0 
      8745       9992      10222      10130      10122       5002          0 
      8753       9990      10222      10130      10122       5002          0 


Latency: sbb r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8926      10179      10222      10151      10122       5002          0 
      8776       9990      10222      10152      10122       5001          0 
      8773       9988      10222      10149      10122       5002          0 
      8769       9989      10222      10132      10122       5004          0 
      8757       9990      10222      10132      10122       5004          0 
      8747       9989      10222      10132      10122       5004          0 
      8741       9989      10222      10132      10122       5004          0 
      8747       9989      10222      10132      10122       5004          0 


Latency: sbb r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9625      10621      10222      10153      10122       5000          0 
     27398      11967      10224      10657      10519       5115          0 
      9052       9990      10222      10130      10122       5002          0 
    107697      11116      10224      10665      10521       5093          0 
      9040       9990      10222      10143      10122       5001          0 
      9048       9990      10222      10143      10122       5001          0 
      9058       9990      10222      10143      10122       5001          0 
      9070       9992      10222      10140      10122       5001          0 


Latency: sbb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8491       9989      10222      10151      10122       5002          0 
      8483       9991      10222      10152      10122       5001          0 
      8477       9988      10222      10149      10122       5002          0 
      8466       9989      10222      10132      10122       5004          0 
      8471       9989      10222      10132      10122       5004          0 
      8481       9989      10222      10132      10122       5004          0 
      8491       9989      10222      10132      10122       5004          0 
      8497       9989      10222      10132      10122       5004          0 


Throughput: sbb r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8409      10197      10222      10122       4996          0          0 
      8228       9989      10222      10122       4999          0          0 
      8219       9988      10222      10122       4997          0          0 
      8212       9989      10222      10122       4999          0          0 
      8216       9990      10222      10122       4998          0          0 
      8223       9988      10222      10122       4998          0          0 
      8230       9987      10222      10122       4998          0          0 
      8240       9991      10222      10122       4999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8612      10155      10222      10122          0          0          0 
      8473       9990      10222      10122          0          0          0 
      8483       9989      10222      10122          0          0          0 
      8487       9989      10222      10122          0          0          0 
      8495       9989      10222      10122          0          0          0 
      8505       9989      10222      10122          0          0          0 
      8501       9990      10222      10122          0          0          0 
      8489       9989      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8392      10189      10222      10122       5102          0      10154 
      8238       9989      10222      10122       5101          0      10148 
      8247       9989      10222      10122       5095          0      10127 
      8249       9988      10222      10122       5096          0      10129 
      8241       9988      10222      10122       5096          0      10129 
      8229       9989      10222      10122       5095          0      10127 
      8222       9988      10222      10122       5096          0      10129 
      8214       9988      10222      10122       5096          0      10129 


Throughput: sbb r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8654      10185      10222      10122       5003          0          0 
      8477       9989      10222      10122       5001          0          0 
      8469       9992      10222      10122       5002          0          0 
      8468       9988      10222      10122       5002          0          0 
      8475       9990      10222      10122       5004          0          0 
      8485       9989      10222      10122       5004          0          0 
      8495       9989      10222      10122       5004          0          0 
      8501       9990      10222      10122       5004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9107      10910      10222      10122          3          0          4 
      8746      10313      10222      10122          1          0          5 
      8971      10601      10222      10158          1          0         15 
      8690      10256      10222      10122          2          0          3 
      9071      10725      10222      10158          4          0         18 
      8710      10276      10222      10122          4          0          7 
      8770      10345      10222      10122          4          0          4 
      8763      10320      10222      10122          4          0          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8788      10046      10222      10122       4469         -2      10170 
      8786      10028      10222      10122       4466          1      10141 
      8820      10056      10222      10122       4446         -2      10150 
      8812      10045      10222      10122       4456          1      10139 
      8814      10034      10222      10122       4457          1      10131 
      8824      10038      10222      10122       4455          0      10145 
      8880      10126      10222      10122       4447         -2      10148 
      8828      10068      10222      10122       4486         -4      10135 


Throughput: sbb r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8382      10191      10222      10122       5002          0          0 
      8213       9991      10222      10122       5002          0          0 
      8218       9989      10222      10122       5002          0          0 
      8228       9992      10222      10122       5001          0          0 
      8235       9989      10222      10122       5002          0          0 
      8243       9991      10222      10122       5002          0          0 
      8247       9989      10222      10122       5002          0          0 
      8235       9989      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9030      10322      10222      10122          0          0          0 
      8745       9992      10222      10122          0          0          0 
      8755       9990      10222      10122          0          0          0 
      8766       9992      10222      10122          0          0          0 
      8774       9992      10222      10122          0          0          0 
      8774       9992      10222      10122          0          0          0 
      8765       9990      10222      10122          0          0          0 
      8755       9990      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8961      10205      10222      10122       5109          0      10168 
      8765       9991      10222      10122       5106          0      10149 
      8755       9992      10222      10122       5107          0      10158 
      8743       9991      10222      10122       5110          0      10154 
      8745       9992      10222      10122       5104          0      10127 
      8753       9995      10222      10122       5104          0      10127 
      8763       9992      10222      10122       5104          0      10127 
      8774       9992      10222      10122       5104          0      10127 


Throughput: sbb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9236      10174      10222      10122       5002          0          0 
      9059       9988      10222      10122       5002          0          0 
      9052       9989      10222      10122       5004          0          0 
      9038       9989      10222      10122       5004          0          0 
      9034       9989      10222      10122       5004          0          0 
      9038       9989      10222      10122       5004          0          0 
      9052       9989      10222      10122       5004          0          0 
      9062       9989      10222      10122       5004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9294      10595      10222      10122          0          0          0 
      8755       9989      10222      10122          0          0          0 
      8745       9990      10222      10122          0          0          0 
      8739       9989      10222      10122          0          0          0 
      8751       9988      10222      10122          0          0          0 
      8759       9990      10222      10122          0          0          0 
      8769       9989      10222      10122          0          0          0 
      8780       9988      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8652      10184      10222      10122       5101          0      10151 
      8477       9990      10222      10122       5104          0      10157 
      8469       9988      10222      10122       5101          0      10149 
      8475       9989      10222      10122       5095          0      10132 
      8481       9989      10222      10122       5096          0      10133 
      8491       9989      10222      10122       5095          0      10132 
      8497       9989      10222      10122       5095          0      10132 
      8507       9990      10222      10122       5095          0      10132 


Throughput with memory source operand: sbb r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8669      10209      10222      20122       5002          0       5003 
      8503       9999      10222      20122       5001          0       5004 
      8511       9999      10222      20122       5001          0       5003 
      8505       9999      10222      20122       5004          0       5002 
      8495       9999      10222      20122       5002          0       5002 
      8489       9998      10222      20122       5002          0       5002 
      8480       9999      10222      20122       5002          0       5002 
      8475      10001      10222      20122       5002          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9069      10334      10222      20122       5002          0          0 
      8761       9994      10222      20122       5003          0          0 
      8753       9995      10222      20122       5005          0          0 
      8745       9994      10222      20122       5003          0          0 
      8755       9995      10222      20122       5002          0          0 
      8765       9997      10222      20122       5003          0          0 
      8773       9992      10222      20122       5001          0          0 
      8778       9994      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8659      10193      10222      20122       5113          0      10163 
      8479       9991      10222      20122       5108          0      10157 
      8471       9991      10222      20122       5102          0      10127 
      8477       9992      10222      20122       5109          0      10132 
      8485       9994      10222      20122       5102          0      10131 
      8493       9991      10222      20122       5109          0      10132 
      8506       9992      10222      20122       5107          0      10132 
      8509       9991      10222      20122       5104          0      10131 


Throughput with memory source operand: sbb r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9421      10398      10222      20122       5002          0       5004 
      9064       9994      10222      20122       4998          0       5003 
      9076       9994      10222      20122       4997          0       5002 
      9068       9996      10222      20122       4995          0       5003 
      9058       9995      10222      20122       4994          0       5001 
      9046       9994      10222      20122       4994          0       5000 
      9034       9995      10222      20122       4994          0       5001 
      9038       9994      10222      20122       4994          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9106      10400      10222      20122       5001          0          0 
      8747       9995      10222      20122       5003          0          0 
      8757       9995      10222      20122       5002          0          0 
      8763       9997      10222      20122       5002          0          0 
      8776       9996      10222      20122       5002          0          0 
      8782       9995      10222      20122       5002          0          0 
      8781       9998      10222      20122       5002          0          0 
      8771       9995      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8114      10166      10222      20122       4252          3      10149 
      8154      10205      10222      20122       4307          2      10149 
      8577      10724      10222      20122       3906          3      10152 
      8617      10779      10222      20126       3945          1      10135 
      8104      10102      10222      20122       4320          3      10146 
      8087      10104      10222      20122       4235         -2      10129 
      8105      10141      10222      20122       4257          4      10138 
      8093      10129      10222      20122       4236          0      10141 


Throughput with memory source operand: sbb r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9207      10478      10222      20122       5001          0       5002 
      8782      10000      10222      20122       4994          0       5003 
      8765       9997      10222      20122       4994          0       5003 
      8757       9997      10222      20122       4994          0       5002 
      8749      10000      10222      20122       4994          0       5003 
      8753       9997      10222      20122       4997          0       5003 
      8759       9995      10222      20122       4999          0       5002 
      8771       9999      10222      20122       4999          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8977      10230      10222      20122       5001          0          0 
      8761      10001      10222      20122       5003          0          0 
      8758      10002      10222      20122       5003          0          0 
      8750      10004      10222      20122       5004          0          0 
      8760      10002      10222      20122       5001          0          0 
      8768      10002      10222      20122       5004          0          0 
      8776      10001      10222      20122       5003          0          0 
      8787      10002      10222      20122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8927      10203      10222      20122       5103          0      10155 
      8749       9996      10222      20122       5105          0      10151 
      8758       9996      10222      20122       5096          0      10133 
      8768       9994      10222      20122       5103          0      10155 
      8778       9998      10222      20122       5103          0      10155 
      8781       9996      10222      20122       5103          0      10149 
      8771       9996      10222      20122       5098          0      10128 
      8765       9998      10222      20122       5098          0      10132 


Throughput with memory source operand: sbb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9112      10391      10222      20122       5001          0       5004 
      8775       9994      10222      20122       4996          0       5002 
      8781       9995      10222      20122       4998          0       5002 
      8778       9996      10222      20122       4996          0       5001 
      8770       9996      10222      20122       4995          0       5002 
      8760       9994      10222      20122       4995          0       5002 
      8750       9998      10222      20122       4995          0       5002 
      8750       9995      10222      20122       4995          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9989      11402      10222      20122       5004          0          0 
      8767       9994      10222      20122       5002          0          0 
      8776       9993      10222      20122       5004          0          0 
      8782       9994      10222      20122       5004          0          0 
      8774       9995      10222      20122       5005          0          0 
      8763       9994      10222      20122       5004          0          0 
      8755       9993      10222      20122       5005          0          0 
      8747       9996      10222      20122       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9113      10388      10222      20122       5110          0      10156 
      8763       9995      10222      20122       5111          0      10151 
      8749       9995      10222      20122       5107          0      10155 
      8747       9994      10222      20122       5109          0      10151 
      8755       9996      10222      20122       5106          0      10127 
      8765       9994      10222      20122       5106          0      10127 
      8772       9994      10222      20122       5106          0      10127 
      8786       9994      10222      20122       5106          0      10127 


Throughput with memory destination operand: sbb [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12614      15313      10222      60122      10192       8600       7385 
     12330      14987      10222      60122      10202       8458       7404 
     12437      15123      10222      60122      10197       8567       7412 
     12332      14973      10222      60122      10181       8562       7370 
     12384      15014      10222      60122      10179       8506       7424 
     12394      15012      10222      60122      10203       8503       7396 
     12379      15014      10222      60122      10179       8506       7424 
     12336      14983      10222      60122      10177       8482       7398 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13291      15168      10222      60122       7795      10004       8059 
     13165      15002      10222      60122       7826      10002       7987 
     13281      15113      10222      60122       7749      10000       8077 
     13170      15002      10222      60122       7770      10000       8011 
     13071      14918      10222      60122       7803      10001       7844 
     13146      15025      10222      60122       7862      10001       7995 
     13039      14879      10222      60122       7793      10000       7826 
     13184      15025      10222      60122       7862      10002       7995 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13419      15320      10222      60122       9959       4823      40172 
     13145      15016      10222      60122       9936       4789      40167 
     13014      14841      10222      60122       9936       4831      40142 
     13220      15051      10222      60122       9927       4774      40138 
     13173      14992      10222      60122       9947       4786      40142 
     13121      14959      10222      60122       9939       4806      40134 
     13049      14896      10222      60122       9934       4788      40132 
     13105      14975      10222      60122       9948       4823      40134 


Throughput with memory destination operand: sbb [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12964      15279      10222      60122      10216       8387       7371 
     12836      15106      10222      60122      10223       8509       7395 
     12779      15015      10222      60122      10223       8443       7336 
     12931      15200      10222      60122      10212       8604       7396 
     12684      14937      10222      60122      10176       8320       7378 
     12806      15101      10222      60122      10208       8594       7404 
     12741      15022      10222      60122      10217       8653       7380 
     12823      15099      10222      60122      10208       8594       7404 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13529      15449      10222      60122       7776      10002       8117 
     13179      15051      10222      60122       7789      10000       7934 
     13161      15012      10222      60122       7763      10002       7950 
     13221      15051      10222      60122       7836      10001       8030 
     13112      14928      10222      60122       7760      10002       7909 
     13166      15015      10222      60122       7772      10000       8012 
     13085      14948      10222      60122       7830      10003       8039 
     13191      15070      10222      60122       7768      10001       8080 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     14024      16017      10222      60122       9913       4814      40202 
     13239      15128      10222      60122       9925       4830      40201 
     13161      15018      10222      60122       9902       4817      40134 
     13096      14923      10222      60122       9903       4746      40138 
     13118      14936      10222      60122       9926       4885      40142 
     13172      15019      10222      60122       9887       4813      40134 
     13152      15017      10222      60122       9902       4817      40134 
     12930      14778      10222      60122       9905       4789      40134 


Throughput with memory destination operand: sbb [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13337      15221      10222      60122      10211       8633       7403 
     13332      15190      10222      60122      10221       8529       7360 
     13263      15097      10222      60122      10208       8539       7414 
     13178      15016      10222      60122      10200       8651       7380 
     13144      15001      10222      60122      10205       8552       7426 
     13070      14938      10222      60122      10176       8320       7378 
     13231      15100      10222      60122      10208       8594       7404 
     13163      14999      10222      60122      10220       8526       7373 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13465      15371      10222      60122       7838      10002       8111 
     13132      14970      10222      60122       7779      10003       7872 
     13112      14925      10222      60122       7779      10002       7934 
     13251      15096      10222      60122       7830      10002       8031 
     46388      17426      10222      60489       7865      10026       8024 
     12833      15103      10222      60122       7831      10005       8643 
     12837      15088      10222      60122       7813      10002       8737 
     12853      15129      10222      60122       7812      10004       8751 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13461      15326      10222      60122       9946       4791      40216 
     13178      15032      10222      60122       9902       4821      40165 
     13253      15135      10222      60122       9880       4764      40141 
     13013      14866      10222      60122       9886       4892      40142 
     13052      14881      10222      60122       9896       4814      40146 
     13055      14867      10222      60122       9886       4892      40142 
     13202      15029      10222      60122       9899       4715      40138 
     13092      14933      10222      60122       9901       4822      40138 


Throughput with memory destination operand: sbb [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13312      15205      10222      60122      10216       8333       7396 
     13179      15031      10222      60122      10226       8545       7400 
     13171      15002      10222      60122      10210       8416       7382 
     13365      15221      10222      60122      10206       8526       7411 
     13227      15090      10222      60122      10193       8548       7391 
     13146      15014      10222      60122      10199       8528       7389 
     13132      15002      10222      60122      10199       8533       7422 
     13142      14993      10222      60122      10205       8426       7393 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13742      15688      10222      60122       7821      10003       8627 
     13239      15085      10222      60122       7793      10002       8719 
     13225      15049      10222      60122       7796      10006       8525 
     13330      15185      10222      60122       7799      10003       8785 
     13023      14857      10222      60122       7796      10002       8445 
     13112      14979      10222      60122       7784      10002       8496 
     13114      14973      10222      60122       7800      10003       8598 
     13194      15042      10222      60122       7806      10002       8613 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12980      15295      10222      60122       9895       4823      40214 
     12676      14949      10222      60122       9890       4834      40217 
     12966      15275      10222      60122       9909       4770      40180 
     12633      14860      10222      60122       9866       4802      40138 
     12934      15197      10222      60122       9910       4750      40142 
     12653      14883      10222      60122       9873       4837      40138 
     12791      15071      10222      60122       9894       4744      40146 
     12664      14936      10222      60122       9889       4790      40138 


Latency with memory destination operand: sbb [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47165      53778      10222      40402      60130      10262          0 
     46860      53424      10222      40151      60122      10216          0 
     46870      53484      10222      40149      60122      10226          0 
     46798      53326      10222      40127      60122      10201          0 
     46852      53487      10222      40130      60122      10180          0 
     46808      53327      10222      40127      60122      10201          0 
     46854      53487      10222      40130      60122      10180          0 
     46800      53325      10222      40127      60122      10201          0 


Latency with memory destination operand: sbb [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47746      54388      10222      40281      60126      10209          0 
     46721      53338      10222      40149      60122      10238          0 
     46967      53502      10222      40144      60122      10207          0 
     46874      53501      10222      40151      60122      10236          0 
     47020      53584      10222      40146      60122      10186          0 
     46949      53553      10222      40135      60122      10145          0 
     46935      53533      10222      40127      60122      10159          0 
     47001      53565      10222      40135      60122      10145          0 


Latency with memory destination operand: sbb [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47020      53642      10222      40285      60126      10245          0 
     46927      53524      10222      40147      60122      10238          0 
     46779      53319      10222      40126      60122      10192          0 
     46812      53426      10222      40128      60122      10220          0 
     46800      53317      10222      40126      60122      10201          0 
     46709      53326      10222      40127      60122      10192          0 
     46841      53362      10222      40127      60122      10201          0 
     46873      53509      10222      40130      60122      10180          0 


Latency with memory destination operand: sbb [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48249      54987      10222      40276      60126      10153          0 
     47958      54701      10222      40137      60122      10130          0 
     47929      54672      10222      40127      60122      10115          0 
     47987      54688      10222      40126      60122      10113          0 
     47896      54672      10222      40127      60122      10115          0 
     48007      54688      10222      40127      60122      10113          0 
     47894      54673      10222      40126      60122      10115          0 
     47978      54666      10222      40122      60122      10121          0 


Latency: cmp r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2377       2802      10222      10154      10122       2521          0 
      2201       2595      10222      10168      10122       2529          0 
      2200       2597      10222      10167      10122       2528          0 
      2169       2562      10222      10157      10122       2531          0 
      2169       2560      10222      10157      10122       2531          0 
      2171       2558      10222      10157      10122       2531          0 
      2173       2562      10222      10157      10122       2531          0 
      2173       2559      10222      10157      10122       2531          0 


Latency: cmp r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2490       2940      10222      10160      10122       2474          0 
      2202       2599      10222      10168      10122       2527          0 
      2203       2601      10222      10167      10122       2526          0 
      2171       2566      10222      10157      10122       2529          0 
      2171       2564      10222      10157      10122       2529          0 
      2173       2562      10222      10157      10122       2529          0 
      2175       2565      10222      10157      10122       2529          0 
      2173       2563      10222      10157      10122       2529          0 


Latency: cmp r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2352       2766      10222      10154      10122       2521          0 
      2210       2595      10222      10168      10122       2528          0 
      2210       2599      10222      10166      10122       2528          0 
      2175       2559      10222      10157      10122       2531          0 
      2175       2560      10222      10157      10122       2531          0 
      2177       2563      10222      10157      10122       2531          0 
      2173       2559      10222      10157      10122       2531          0 
      2171       2560      10222      10157      10122       2531          0 


Latency: cmp r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2427       2947      10222      10156      10122       2467          0 
      2141       2598      10222      10165      10122       2526          0 
      2141       2599      10222      10167      10122       2526          0 
      2114       2565      10222      10157      10122       2529          0 
      2111       2563      10222      10157      10122       2529          0 
      2115       2563      10222      10157      10122       2529          0 
      2114       2565      10222      10157      10122       2529          0 
      2112       2564      10222      10157      10122       2529          0 


Throughput: cmp r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2519       3052      10222      10122       2506       2525          0 
      2146       2598      10222      10122       2526       2527          0 
      2144       2595      10222      10122       2526       2527          0 
      2146       2597      10222      10122       2526       2529          0 
      2113       2562      10222      10122       2529       2531          0 
      2114       2563      10222      10122       2529       2531          0 
      2112       2562      10222      10122       2529       2531          0 
      2113       2561      10222      10122       2529       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2482       2827      10222      10122          0          0       2539 
      2274       2598      10222      10122          0          0       2535 
      2276       2598      10222      10122          0          0       2533 
      2247       2565      10222      10122          0          0       2533 
      2244       2561      10222      10122          0          0       2533 
      2242       2562      10222      10122          0          0       2533 
      2244       2563      10222      10122          0          0       2533 
      2240       2562      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3279       3747      10222      10122       2548          0      10158 
      2270       2595      10222      10122       2548          0      10174 
      2274       2600      10222      10122       2547          0      10168 
      2240       2561      10222      10122       2535          0      10157 
      2243       2561      10222      10122       2535          0      10157 
      2244       2562      10222      10122       2535          0      10157 
      2243       2560      10222      10122       2535          0      10157 
      2248       2560      10222      10122       2535          0      10157 


Throughput: cmp r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2373       2707      10222      10122       2483       2513          0 
      2278       2596      10222      10122       2526       2526          0 
      2284       2601      10222      10122       2526       2528          0 
      2250       2563      10222      10122       2529       2530          0 
      2248       2563      10222      10122       2529       2530          0 
      2252       2565      10222      10122       2529       2530          0 
      2250       2563      10222      10122       2529       2530          0 
      2252       2564      10222      10122       2529       2530          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2577       2938      10222      10122          0          0       2550 
      2274       2594      10222      10122          0          0       2535 
      2278       2600      10222      10122          0          0       2537 
      2278       2600      10222      10122          0          0       2534 
      2245       2563      10222      10122          0          0       2534 
      2244       2563      10222      10122          0          0       2534 
      2244       2564      10222      10122          0          0       2534 
      2243       2563      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2424       2852      10222      10122       2558          0      10156 
      2206       2599      10222      10122       2544          0      10162 
      2204       2598      10222      10122       2546          0      10167 
      2175       2565      10222      10122       2535          0      10157 
      2173       2563      10222      10122       2535          0      10157 
      2175       2563      10222      10122       2535          0      10157 
      2173       2564      10222      10122       2535          0      10157 
      2169       2563      10222      10122       2535          0      10157 


Throughput: cmp r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4468       5112      10222      10122       2031       3325          0 
      4436       5067      10222      10122       1996       3383          1 
      4389       5014      10222      10122       1983       3316          2 
      4397       5018      10222      10122       2047       3309          1 
      4272       4865      10222      10122       2026       3388          2 
      4355       4984      10222      10122       1941       3303          1 
      4391       5018      10222      10122       1991       3345          1 
      4450       5092      10222      10122       1990       3345          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2663       3035      10222      10122          0          0       2534 
      2276       2595      10222      10122          0          0       2535 
      2278       2597      10222      10122          0          0       2532 
      2244       2559      10222      10122          0          0       2533 
      2246       2559      10222      10122          0          0       2533 
      2242       2560      10222      10122          0          0       2533 
      2238       2559      10222      10122          0          0       2533 
      2239       2559      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2292       2863      10222      10122       2544          0      10160 
      2268       2594      10222      10122       2544          0      10164 
      2270       2596      10222      10122       2545          0      10166 
      2270       2595      10222      10122       2545          0      10168 
      2244       2561      10222      10122       2533          0      10157 
      2242       2560      10222      10122       2533          0      10157 
      2243       2559      10222      10122       2533          0      10157 
      2246       2564      10222      10122       2533          0      10157 


Throughput: cmp r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2484       2929      10222      10122       2479       2511          0 
      2202       2596      10222      10122       2526       2526          0 
      2205       2600      10222      10122       2528       2528          0 
      2203       2600      10222      10122       2526       2528          0 
      2176       2563      10222      10122       2529       2530          0 
      2175       2563      10222      10122       2529       2530          0 
      2178       2564      10222      10122       2529       2530          0 
      2173       2563      10222      10122       2529       2530          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2489       2836      10222      10122          0          0       2542 
      2281       2598      10222      10122          0          0       2535 
      2284       2599      10222      10122          0          0       2534 
      2253       2566      10222      10122          0          0       2534 
      2255       2563      10222      10122          0          0       2534 
      2253       2563      10222      10122          0          0       2534 
      2253       2563      10222      10122          0          0       2534 
      2251       2563      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2526       2876      10222      10122       2572          0      10160 
      2280       2598      10222      10122       2544          0      10162 
      2282       2599      10222      10122       2546          0      10167 
      2284       2601      10222      10122       2545          0      10166 
      2250       2565      10222      10122       2536          0      10161 
      2250       2563      10222      10122       2535          0      10157 
      2248       2566      10222      10122       2536          0      10161 
      2243       2563      10222      10122       2535          0      10157 


Throughput with memory source operand: cmp r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4592       6465      10222      20124       2490       2514       5000 
      4433       5045      10222      20122       2470       2498       5003 
      4427       5040      10222      20122       2470       2499       5000 
      4427       5044      10222      20122       2472       2493       5000 
      4415       5033      10222      20122       2457       2482       5007 
      4403       5023      10222      20122       2461       2488       5000 
      4403       5024      10222      20122       2476       2494       5000 
      4403       5029      10222      20122       2470       2493       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4641       5277      10222      20122       5003          0       2531 
      4433       5043      10222      20122       5000          0       2514 
      4423       5037      10222      20122       5000          0       2515 
      4427       5043      10222      20122       5002          0       2520 
      4413       5027      10222      20122       5003          0       2519 
      4401       5022      10222      20122       5000          0       2513 
      4399       5022      10222      20122       5000          0       2522 
      4403       5030      10222      20122       5003          0       2512 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4669       5338      10222      20122       2635          0      10157 
      4409       5039      10222      20122       2625          0      10171 
      4417       5044      10222      20122       2624          0      10165 
      4422       5048      10222      20122       2622          0      10169 
      4415       5035      10222      20122       2624          0      10162 
      4405       5020      10222      20122       2619          0      10138 
      4411       5028      10222      20122       2615          0      10145 
      4415       5027      10222      20122       2620          0      10149 


Throughput with memory source operand: cmp r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4812       5490      10222      20122       2485       2504       5005 
      4423       5043      10222      20122       2472       2492       5001 
      4427       5038      10222      20122       2471       2492       5000 
      4437       5052      10222      20122       2476       2489       5003 
      4419       5027      10222      20122       2474       2493       5003 
      4415       5024      10222      20122       2474       2492       5000 
      4413       5023      10222      20122       2472       2493       5000 
      4409       5025      10222      20122       2472       2491       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4633       5466      10222      20122       5000          0       2531 
      4280       5050      10222      20122       5000          0       2521 
      4278       5044      10222      20122       5000          0       2519 
      4264       5028      10222      20122       5000          0       2518 
      4270       5031      10222      20122       5001          0       2518 
      4274       5028      10222      20122       5000          0       2517 
      4282       5038      10222      20122       5005          0       2522 
      4281       5032      10222      20122       5003          0       2517 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4818       5313      10222      20122       2647          0      10180 
      4574       5042      10222      20122       2626          0      10164 
      4585       5050      10222      20122       2622          0      10165 
      4567       5032      10222      20122       2618          0      10141 
      4562       5031      10222      20122       2615          0      10145 
      4564       5034      10222      20122       2618          0      10145 
      4557       5031      10222      20122       2615          0      10145 
      4558       5033      10222      20122       2618          0      10145 


Throughput with memory source operand: cmp r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4921       5260      10222      20122       2484       2504       5000 
      4722       5050      10222      20122       2476       2487       5002 
      4714       5043      10222      20122       2474       2499       5003 
      4726       5050      10222      20122       2471       2496       5000 
      4706       5023      10222      20122       2473       2498       5000 
      4710       5027      10222      20122       2476       2495       5001 
      4716       5029      10222      20122       2473       2492       5003 
      4716       5024      10222      20122       2473       2496       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4607       5262      10222      20122       5000          0       2534 
      4407       5037      10222      20122       5000          0       2518 
      4419       5052      10222      20122       5004          0       2520 
      4395       5027      10222      20122       5001          0       2515 
      4392       5025      10222      20122       5000          0       2518 
      4405       5029      10222      20122       5003          0       2523 
      4399       5023      10222      20122       5000          0       2518 
      4399       5022      10222      20122       5000          0       2515 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4822       5495      10222      20122       2645          0      10162 
      4429       5040      10222      20122       2622          0      10165 
      4431       5045      10222      20122       2617          0      10176 
      4415       5029      10222      20122       2615          0      10141 
      4406       5024      10222      20122       2622          0      10139 
      4403       5023      10222      20122       2617          0      10137 
      4406       5026      10222      20122       2622          0      10139 
      4405       5029      10222      20122       2613          0      10145 


Throughput with memory source operand: cmp r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5588       6595      10222      20122       2488       2504       5000 
      4276       5043      10222      20122       2474       2496       5000 
      4280       5044      10222      20122       2473       2495       5000 
      4278       5040      10222      20122       2484       2490       5001 
      4287       5048      10222      20122       2473       2481       5003 
      4271       5025      10222      20122       2476       2491       5003 
      4278       5028      10222      20122       2473       2484       5005 
      4280       5027      10222      20122       2476       2491       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4832       5497      10222      20122       5001          0       2518 
      4425       5037      10222      20122       5000          0       2519 
      4425       5042      10222      20122       5000          0       2513 
      4417       5035      10222      20122       5000          0       2513 
      4403       5025      10222      20122       5001          0       2514 
      4401       5027      10222      20122       5003          0       2520 
      4403       5028      10222      20122       5005          0       2522 
      4399       5026      10222      20122       5003          0       2517 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4802       5487      10222      20122       2640          0      10164 
      4417       5051      10222      20122       2617          0      10171 
      4417       5051      10222      20122       2625          0      10167 
      4413       5043      10222      20122       2623          0      10164 
      4427       5056      10222      20122       2630          0      10174 
      4411       5031      10222      20122       2618          0      10145 
      4409       5031      10222      20122       2620          0      10145 
      4419       5034      10222      20122       2626          0      10145 


Throughput with memory destination operand: cmp [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4958       5287      10222      20122       2488       2502       5004 
      4734       5049      10222      20122       2473       2495       5002 
      4716       5030      10222      20122       2474       2496       5000 
      4706       5027      10222      20122       2474       2499       5000 
      4707       5028      10222      20122       2474       2496       5000 
      4707       5030      10222      20122       2477       2497       5000 
      4716       5032      10222      20122       2477       2497       5000 
      4714       5029      10222      20122       2477       2497       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4962       5646      10222      20122       5000          0       2526 
      4433       5042      10222      20122       5000          0       2520 
      4427       5039      10222      20122       5000          0       2516 
      4437       5052      10222      20122       5003          0       2521 
      4407       5023      10222      20122       5000          0       2514 
      4409       5025      10222      20122       5001          0       2521 
      4407       5026      10222      20122       5001          0       2521 
      4399       5023      10222      20122       5000          0       2514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4594       5237      10222      20122       2623          0      10150 
      4422       5042      10222      20122       2624          0      10174 
      4400       5021      10222      20122       2618          0      10130 
      4398       5021      10222      20122       2616          0      10130 
      4396       5021      10222      20122       2613          0      10130 
      4393       5021      10222      20122       2618          0      10130 
      4398       5021      10222      20122       2616          0      10130 
      4394       5021      10222      20122       2613          0      10130 


Throughput with memory destination operand: cmp [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4441       5233      10222      20122       2473       2497       5002 
      4286       5045      10222      20122       2469       2493       5000 
      4282       5041      10222      20122       2469       2497       5000 
      4288       5047      10222      20122       2474       2493       5000 
      4276       5026      10222      20122       2475       2492       5001 
      4279       5027      10222      20122       2473       2495       5001 
      4285       5029      10222      20122       2475       2495       5001 
      4282       5029      10222      20122       2473       2492       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4605       5262      10222      20122       5001          0       2522 
      4417       5050      10222      20122       5001          0       2520 
      4424       5059      10222      20122       5003          0       2521 
      4401       5033      10222      20122       5000          0       2514 
      4409       5038      10222      20122       5005          0       2514 
      4409       5035      10222      20122       5003          0       2520 
      4413       5037      10222      20122       5001          0       2514 
      4413       5036      10222      20122       5003          0       2513 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4647       5289      10222      20122       2644          0      10171 
      4431       5047      10222      20122       2619          0      10167 
      4427       5046      10222      20122       2617          0      10167 
      4431       5052      10222      20122       2618          0      10166 
      4419       5045      10222      20122       2623          0      10162 
      4409       5035      10222      20122       2626          0      10145 
      4407       5038      10222      20122       2620          0      10145 
      4405       5032      10222      20122       2613          0      10141 


Throughput with memory destination operand: cmp [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4597       5082      10222      20122       2482       2518       5000 
      4562       5045      10222      20122       2469       2499       5005 
      4565       5045      10222      20122       2470       2497       5000 
      4563       5041      10222      20122       2476       2491       5002 
      4554       5027      10222      20122       2473       2493       5002 
      4554       5028      10222      20122       2476       2492       5001 
      4558       5027      10222      20122       2473       2493       5002 
      4556       5025      10222      20122       2477       2492       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4504       5298      10222      20122       5000          0       2529 
      4290       5049      10222      20122       5000          0       2520 
      4282       5046      10222      20122       5000          0       2520 
      4281       5045      10222      20122       5002          0       2520 
      4259       5025      10222      20122       5000          0       2519 
      4259       5026      10222      20122       5000          0       2515 
      4255       5024      10222      20122       5000          0       2520 
      4263       5027      10222      20122       5002          0       2516 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4619       5269      10222      20122       2641          0      10156 
      4428       5052      10222      20122       2625          0      10169 
      4421       5045      10222      20122       2627          0      10167 
      4401       5027      10222      20122       2612          0      10140 
      4401       5029      10222      20122       2619          0      10143 
      4397       5025      10222      20122       2615          0      10136 
      4397       5028      10222      20122       2619          0      10143 
      4399       5025      10222      20122       2615          0      10136 


Throughput with memory destination operand: cmp [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4497       5280      10222      20122       2480       2505       5000 
      4294       5046      10222      20122       2471       2493       5000 
      4289       5046      10222      20122       2471       2490       5003 
      4269       5023      10222      20122       2472       2493       5000 
      4274       5033      10222      20122       2473       2496       5005 
      4266       5028      10222      20122       2472       2491       5003 
      4266       5024      10222      20122       2472       2493       5000 
      4264       5029      10222      20122       2473       2495       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4772       5263      10222      20122       5000          0       2530 
      4575       5049      10222      20122       5002          0       2517 
      4570       5048      10222      20122       5000          0       2522 
      4568       5042      10222      20122       5000          0       2519 
      4551       5030      10222      20122       5003          0       2513 
      4543       5026      10222      20122       5000          0       2514 
      4540       5023      10222      20122       5000          0       2514 
      4540       5024      10222      20122       5000          0       2514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4477       5099      10222      20122       2643          0      10183 
      4429       5047      10222      20122       2625          0      10167 
      4427       5045      10222      20122       2621          0      10176 
      4419       5044      10222      20122       2631          0      10167 
      4409       5029      10222      20122       2619          0      10145 
      4403       5027      10222      20122       2612          0      10141 
      4399       5026      10222      20122       2615          0      10141 
      4395       5026      10222      20122       2615          0      10141 


Latency with memory destination operand: cmp [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5100       5437      10222      10169      20122       2489          0 
      4735       5045      10222      10170      20122       2473          0 
      4737       5045      10222      10172      20122       2475          0 
      4727       5037      10222      10161      20122       2473          0 
      4735       5046      10222      10168      20122       2476          0 
      4714       5025      10222      10141      20122       2473          0 
      4709       5024      10222      10137      20122       2475          0 
      4705       5025      10222      10137      20122       2475          0 


Latency with memory destination operand: cmp [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4475       5270      10222      10157      20122       2485          0 
      4278       5042      10222      10165      20122       2476          0 
      4280       5043      10222      10175      20122       2469          0 
      4279       5048      10222      10171      20122       2472          0 
      4269       5037      10222      10166      20122       2471          0 
      4251       5020      10222      10135      20122       2476          0 
      4263       5027      10222      10139      20122       2474          0 
      4263       5023      10222      10139      20122       2474          0 


Latency with memory destination operand: cmp [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4479       5278      10222      10165      20122       2485          0 
      4288       5047      10222      10171      20122       2474          0 
      4290       5048      10222      10174      20122       2472          0 
      4272       5023      10222      10137      20122       2473          0 
      4274       5024      10222      10137      20122       2470          0 
      4273       5025      10222      10137      20122       2470          0 
      4271       5025      10222      10141      20122       2474          0 
      4269       5024      10222      10137      20122       2468          0 


Latency with memory destination operand: cmp [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4451       5247      10222      10162      20122       2476          0 
      4286       5050      10222      10178      20122       2480          0 
      4280       5038      10222      10166      20122       2471          0 
      4270       5021      10222      10135      20122       2476          0 
      4270       5022      10222      10139      20122       2474          0 
      4274       5021      10222      10135      20122       2471          0 
      4274       5026      10222      10139      20122       2474          0 
      4271       5020      10222      10135      20122       2471          0 


Latency: and r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9100      10371      10222      10143      10122       2437          0 
      8757       9991      10222      10156      10122       2440          0 
      8747       9992      10222      10154      10122       2442          0 
      8743       9992      10222      10134      10122       2447          0 
      8754       9990      10222      10134      10122       2447          0 
      8762       9990      10222      10134      10122       2447          0 
      8770       9992      10222      10134      10122       2447          0 
      8783       9990      10222      10134      10122       2447          0 


Latency: and r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8951      10185      10222      10142      10122       2458          0 
      8773       9990      10222      10154      10122       2459          0 
      8759       9989      10222      10154      10122       2458          0 
      8753       9989      10222      10151      10122       2467          0 
      8743       9990      10222      10133      10122       2468          0 
      8741       9993      10222      10133      10122       2468          0 
      8753       9991      10222      10133      10122       2468          0 
      8761       9988      10222      10127      10122       2465          0 


Latency: and r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9492      10141      10222      10157      10122       2463          0 
      9346       9992      10222      10156      10122       2463          0 
      9354       9992      10222      10147      10122       2465          0 
      9362       9992      10222      10130      10122       2465          0 
      9375       9991      10222      10130      10122       2465          0 
      9387       9992      10222      10130      10122       2465          0 
      9379       9993      10222      10130      10122       2465          0 
      9369       9991      10222      10130      10122       2465          0 


Latency: and r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8653      10192      10222      10149      10122       2437          0 
      8489       9990      10222      10155      10122       2437          0 
      8497       9989      10222      10148      10122       2446          0 
      8506       9992      10222      10128      10122       2449          0 
      8497       9989      10222      10128      10122       2449          0 
      8485       9989      10222      10128      10122       2449          0 
      8477       9990      10222      10128      10122       2449          0 
      8465       9989      10222      10128      10122       2449          0 


Throughput: and r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2750       3030      10222      10122       2481       2509          0 
      2450       2701      10222      10122       2500       2513          0 
      2577       2841      10222      10122       2480       2506          0 
      2557       2818      10222      10122       2475       2501          0 
      2556       2818      10222      10122       2475       2501          0 
      2557       2821      10222      10122       2475       2501          0 
      2554       2818      10222      10122       2475       2501          0 
      2553       2818      10222      10122       2475       2501          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2674       3048      10222      10122          0          0       2527 
      2516       2862      10222      10122          0          0       2536 
      2512       2859      10222      10122          0          0       2534 
      2496       2841      10222      10122          0          0       2536 
      2476       2818      10222      10122          0          0       2530 
      2474       2818      10222      10122          0          0       2530 
      2474       2821      10222      10122          0          0       2530 
      2472       2818      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2696       3070      10222      10122       2591          0      10168 
      2401       2735      10222      10122       2571          0      10195 
      2377       2705      10222      10122       2567          0      10188 
      2490       2837      10222      10122       2598          0      10172 
      2472       2818      10222      10122       2595          0      10157 
      2472       2821      10222      10122       2595          0      10157 
      2472       2818      10222      10122       2595          0      10157 
      2468       2818      10222      10122       2595          0      10157 


Throughput: and r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2534       2984      10222      10122       2480       2506          0 
      2371       2797      10222      10122       2485       2507          0 
      2347       2767      10222      10122       2485       2507          0 
      2347       2766      10222      10122       2485       2507          0 
      2349       2764      10222      10122       2485       2507          0 
      2349       2767      10222      10122       2485       2507          0 
      2347       2766      10222      10122       2485       2507          0 
      2351       2766      10222      10122       2485       2507          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2811       3005      10222      10122          0          0       2527 
      2664       2841      10222      10122          0          0       2535 
      2653       2830      10222      10122          0          0       2533 
      2629       2804      10222      10122          0          0       2536 
      2595       2766      10222      10122          0          0       2531 
      2597       2764      10222      10122          0          0       2531 
      2599       2767      10222      10122          0          0       2531 
      2599       2767      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2685       3061      10222      10122       2597          0      10171 
      2552       2910      10222      10122       2605          0      10168 
      2560       2916      10222      10122       2611          0      10181 
      2546       2902      10222      10122       2605          0      10157 
      2545       2904      10222      10122       2605          0      10157 
      2523       2881      10222      10122       2603          0      10169 
      2540       2902      10222      10122       2605          0      10157 
      2528       2885      10222      10122       2603          0      10169 


Throughput: and r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2496       3036      10222      10122       2485       2504          0 
      2346       2855      10222      10122       2473       2507          0 
      2341       2845      10222      10122       2475       2507          0 
      2228       2708      10222      10122       2502       2513          0 
      2378       2891      10222      10122       2476       2497          0 
      2354       2859      10222      10122       2486       2505          0 
      2356       2862      10222      10122       2486       2505          0 
      2357       2859      10222      10122       2486       2505          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2452       2888      10222      10122          0          0       2531 
      2424       2854      10222      10122          0          0       2541 
      2419       2848      10222      10122          0          0       2531 
      2453       2887      10222      10122          0          0       2531 
      2460       2889      10222      10122          0          0       2527 
      2435       2863      10222      10122          0          0       2535 
      2429       2859      10222      10122          0          0       2535 
      2427       2859      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2585       3052      10222      10122       2604          0      10195 
      2439       2880      10222      10122       2607          0      10207 
      2403       2832      10222      10122       2598          0      10197 
      2373       2802      10222      10122       2583          0      10177 
      2375       2805      10222      10122       2583          0      10177 
      2377       2803      10222      10122       2583          0      10177 
      2379       2802      10222      10122       2583          0      10177 
      2212       2606      10222      10122       2543          0      10181 


Throughput: and r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2690       3060      10222      10122       2485       2508          0 
      2502       2845      10222      10122       2469       2500          0 
      2500       2845      10222      10122       2468       2500          0 
      2431       2767      10222      10122       2483       2507          0 
      2403       2740      10222      10122       2490       2511          0 
      2389       2725      10222      10122       2491       2510          0 
      2441       2783      10222      10122       2484       2513          0 
      2435       2780      10222      10122       2484       2513          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2573       2838      10222      10122          0          0       2536 
      2512       2774      10222      10122          0          0       2534 
      2579       2846      10222      10122          0          0       2534 
      2484       2742      10222      10122          0          0       2533 
      2530       2796      10222      10122          0          0       2529 
      2502       2765      10222      10122          0          0       2531 
      2500       2768      10222      10122          0          0       2531 
      2500       2766      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2617       3085      10222      10122       2603          0      10171 
      2413       2842      10222      10122       2595          0      10206 
      2407       2834      10222      10122       2595          0      10193 
      2375       2796      10222      10122       2583          0      10175 
      2351       2765      10222      10122       2578          0      10137 
      2356       2769      10222      10122       2578          0      10137 
      2352       2766      10222      10122       2578          0      10137 
      2354       2765      10222      10122       2578          0      10137 


Throughput with memory source operand: and r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4471       5256      10222      20122       2457       2493       5000 
      4287       5044      10222      20122       2462       2492       5000 
      4281       5043      10222      20122       2465       2490       5001 
      4278       5043      10222      20122       2463       2496       5000 
      4278       5046      10222      20122       2469       2488       5000 
      4258       5023      10222      20122       2469       2488       5000 
      4261       5024      10222      20122       2471       2490       5001 
      4261       5019      10222      20122       2466       2486       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4485       5280      10222      20122       5000          0       2526 
      4288       5044      10222      20122       5000          0       2521 
      4294       5052      10222      20122       5001          0       2524 
      4279       5031      10222      20122       5001          0       2519 
      4284       5030      10222      20122       5001          0       2522 
      4282       5029      10222      20122       5000          0       2524 
      4282       5034      10222      20122       5005          0       2519 
      4276       5029      10222      20122       5000          0       2522 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4591       5239      10222      20122       2635          0      10160 
      4417       5045      10222      20122       2629          0      10172 
      4413       5041      10222      20122       2631          0      10166 
      4411       5039      10222      20122       2627          0      10166 
      4395       5019      10222      20122       2624          0      10130 
      4405       5023      10222      20122       2629          0      10138 
      4407       5023      10222      20122       2618          0      10143 
      4403       5020      10222      20122       2619          0      10130 


Throughput with memory source operand: and r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4955       5660      10222      20122       2456       2506       5000 
      4430       5056      10222      20122       2470       2491       5002 
      4429       5054      10222      20122       2469       2489       5001 
      4423       5042      10222      20122       2463       2491       5000 
      4415       5029      10222      20122       2467       2491       5000 
      4419       5030      10222      20122       2467       2491       5000 
      4421       5031      10222      20122       2466       2489       5001 
      4419       5032      10222      20122       2462       2492       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5169       5904      10222      20122       5000          0       2524 
      4413       5048      10222      20122       5000          0       2523 
      4417       5045      10222      20122       5000          0       2519 
      4396       5024      10222      20122       5001          0       2522 
      4405       5025      10222      20122       5000          0       2518 
      4404       5023      10222      20122       5000          0       2520 
      4409       5025      10222      20122       5001          0       2522 
      4409       5024      10222      20122       5000          0       2520 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5055       5938      10222      20122       2626          0      10146 
      4298       5046      10222      20122       2631          0      10169 
      4306       5050      10222      20122       2627          0      10165 
      4289       5041      10222      20122       2628          0      10167 
      4298       5050      10222      20122       2630          0      10181 
      4270       5026      10222      20122       2632          0      10141 
      4272       5027      10222      20122       2621          0      10145 
      4270       5028      10222      20122       2622          0      10141 


Throughput with memory source operand: and r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4489       5297      10222      20122       2471       2496       5000 
      4254       5024      10222      20122       2466       2492       5000 
      4278       5049      10222      20122       2468       2492       5001 
      4278       5043      10222      20122       2468       2491       5000 
      4264       5026      10222      20122       2462       2489       5000 
      4270       5028      10222      20122       2468       2486       5001 
      4268       5023      10222      20122       2459       2493       5000 
      4270       5023      10222      20122       2462       2489       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4461       5389      10222      20122       5000          0       2526 
      4429       5054      10222      20122       5001          0       2524 
      4430       5060      10222      20122       5000          0       2525 
      4408       5034      10222      20122       5003          0       2519 
      4404       5032      10222      20122       5000          0       2518 
      4404       5034      10222      20122       5001          0       2519 
      4402       5031      10222      20122       5000          0       2521 
      4404       5032      10222      20122       5001          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5083       5810      10222      20122       2665          0      10156 
      4413       5040      10222      20122       2630          0      10165 
      4419       5043      10222      20122       2627          0      10168 
      4409       5031      10222      20122       2628          0      10151 
      4407       5025      10222      20122       2622          0      10141 
      4415       5033      10222      20122       2628          0      10151 
      4415       5024      10222      20122       2622          0      10141 
      4413       5024      10222      20122       2622          0      10141 


Throughput with memory source operand: and r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4826       5515      10222      20122       2456       2499       5002 
      4415       5046      10222      20122       2465       2489       5000 
      4415       5041      10222      20122       2466       2494       5000 
      4423       5044      10222      20122       2469       2492       5000 
      4411       5031      10222      20122       2471       2491       5003 
      4415       5026      10222      20122       2465       2494       5001 
      4413       5025      10222      20122       2465       2489       5001 
      4423       5029      10222      20122       2465       2489       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4786       5474      10222      20122       5000          0       2536 
      4415       5046      10222      20122       5000          0       2522 
      4419       5041      10222      20122       5000          0       2521 
      4419       5041      10222      20122       5000          0       2518 
      4407       5024      10222      20122       5001          0       2518 
      4409       5025      10222      20122       5001          0       2522 
      4413       5024      10222      20122       5000          0       2521 
      4419       5025      10222      20122       5001          0       2522 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4966       5658      10222      20122       2631          0      10165 
      4433       5049      10222      20122       2629          0      10173 
      4443       5054      10222      20122       2630          0      10173 
      4423       5038      10222      20122       2632          0      10162 
      4411       5025      10222      20122       2628          0      10141 
      4411       5029      10222      20122       2624          0      10145 
      4402       5022      10222      20122       2627          0      10137 
      4401       5026      10222      20122       2625          0      10141 


Throughput with memory destination operand: and [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9173      10474      10222      40122       2511       2515       7921 
      8812      10072      10222      40122       2352       2477       8129 
      8818      10073      10222      40122       2499       2500       7920 
      8828      10074      10222      40122       2355       2471       8129 
      8804      10032      10222      40122       2500       2499       7921 
      8816      10034      10222      40122       2399       2428       8129 
      8816      10034      10222      40122       2500       2499       7921 
      8805      10034      10222      40122       2352       2476       8129 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8992      10255      10222      40122       8136      10025       2553 
      8820      10070      10222      40122       8338      10000       2501 
      8810      10069      10222      40122       8130      10000       2501 
      8784      10028      10222      40122       8337      10000       2501 
      8795      10030      10222      40122       8130      10000       2524 
      8800      10028      10222      40122       8337      10000       2501 
      8808      10028      10222      40122       8130      10000       2524 
      8810      10029      10222      40122       8337      10000       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8743      10290      10222      40122       2760       3747      20138 
      8562      10070      10222      40122       2606       3751      20142 
      8541      10029      10222      40122       2750       3750      20134 
      8535      10029      10222      40122       2602       3751      20134 
      8527      10029      10222      40122       2750       3750      20134 
      8516      10029      10222      40122       2602       3751      20134 
      8511      10028      10222      40122       2750       3750      20134 
      8502      10029      10222      40122       2602       3751      20134 


Throughput with memory destination operand: and [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8970      10223      10222      40122       4878       4996       7357 
      8783      10021      10222      40122       4857       4941       7322 
      8772      10017      10222      40122       4885       4995       7363 
      8758      10014      10222      40122       4845       4975       7325 
      8766      10014      10222      40122       4884       4965       7346 
      8769      10013      10222      40122       4864       4953       7348 
      8785      10014      10222      40122       4909       5000       7322 
      8796      10017      10222      40122       4943       5009       7311 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8974      10250      10222      40122       7503      10008       5081 
      8763      10016      10222      40122       7505      10000       5050 
      8777      10021      10222      40122       7484      10002       5072 
      8788      10023      10222      40122       7500      10000       5118 
      8790      10015      10222      40122       7502      10000       5094 
      8805      10021      10222      40122       7495      10000       5121 
      8794      10018      10222      40122       7515      10000       5063 
      8785      10017      10222      40122       7500      10000       5086 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8983      10259      10222      40122       4704       5152      20168 
      8766      10021      10222      40122       4753       5250      20167 
      8765      10012      10222      40122       4681       5118      20159 
      8781      10016      10222      40122       4873       5241      20169 
      8788      10016      10222      40122       4688       5144      20145 
      8798      10013      10222      40122       4752       5179      20141 
      8797      10019      10222      40122       4769       5183      20145 
      8786      10018      10222      40122       4896       5239      20141 


Throughput with memory destination operand: and [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8692      10247      10222      40122       2449       2401       8129 
      8538      10072      10222      40122       2499       2499       7920 
      8547      10075      10222      40122       2357       2469       8129 
      8521      10034      10222      40122       2500       2499       7921 
      8532      10037      10222      40122       2399       2428       8129 
      8540      10035      10222      40122       2500       2499       7921 
      8542      10036      10222      40122       2352       2476       8129 
      8529      10034      10222      40122       2500       2499       7921 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8990      10249      10222      40122       8129      10023       2551 
      8838      10067      10222      40122       8338      10000       2499 
      8844      10067      10222      40122       8131      10000       2525 
      8810      10029      10222      40122       8337      10000       2501 
      8800      10030      10222      40122       8130      10000       2524 
      8789      10028      10222      40122       8337      10000       2501 
      8782      10028      10222      40122       8130      10000       2524 
      8776      10029      10222      40122       8337      10000       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9016      10305      10222      40122       2773       3747      20140 
      8815      10069      10222      40122       2609       3751      20140 
      8820      10067      10222      40122       2756       3750      20138 
      8801      10031      10222      40122       2602       3751      20134 
      8808      10030      10222      40122       2750       3750      20134 
      8812      10030      10222      40122       2602       3751      20134 
      8804      10028      10222      40122       2750       3750      20134 
      8795      10030      10222      40122       2602       3751      20134 


Throughput with memory destination operand: and [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8984      10244      10222      40122       4671       4981       7362 
      8774      10019      10222      40122       4726       4940       7340 
      8766      10019      10222      40122       4726       4966       7321 
      8766      10016      10222      40122       4730       4977       7314 
      8770      10016      10222      40122       4777       5040       7308 
      8783      10018      10222      40122       4764       4990       7339 
      8786      10011      10222      40122       4760       4982       7326 
      8800      10017      10222      40122       4764       4990       7339 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8988      10243      10222      40122       7552      10008       5056 
      8800      10019      10222      40122       7480      10001       5104 
      8796      10016      10222      40122       7440      10000       5052 
      8791      10014      10222      40122       7475      10000       5115 
      8782      10016      10222      40122       7529      10000       5095 
      8774      10017      10222      40122       7536      10000       5077 
      8757      10012      10222      40122       7441      10000       5072 
      8769      10017      10222      40122       7516      10000       5105 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8977      10253      10222      40122       4742       5163      20168 
      8765      10016      10222      40122       4771       5156      20167 
      8777      10023      10222      40122       4752       5178      20162 
      8784      10020      10222      40122       4783       5176      20166 
      8790      10017      10222      40122       4797       5193      20160 
      8803      10020      10222      40122       4744       5205      20137 
      8798      10017      10222      40122       4774       5139      20137 
      8786      10015      10222      40122       4743       5151      20141 


Latency with memory destination operand: and [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48065      54759      10222      20396      40130      16440          0 
     79405      57119      10222      20680      40498      16391          0 
     66194      55728      10223      20605      40398      16287          0 
     46511      54797      10222      20124      40122      15895          0 
     46864      55132      10222      20133      40122      15999          0 
     46544      54861      10222      20124      40122      15694          0 
     46709      54938      10222      20124      40122      15776          0 
     55575      55840      10223      20591      40386      16138          0 


Latency with memory destination operand: and [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47807      54476      10222      20389      40130      16416          0 
     47343      54010      10222      20140      40122      16460          0 
     47344      53988      10222      20138      40122      16444          0 
     47539      54189      10222      20138      40122      16466          0 
     47438      54138      10222      20122      40122      16282          0 
     47516      54134      10222      20126      40122      16419          0 
     47274      53967      10222      20127      40122      16512          0 
     47318      53906      10222      20126      40122      16510          0 


Latency with memory destination operand: and [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47579      54213      10222      20193      40124      16495          0 
     47412      54117      10222      20141      40122      16474          0 
     47466      54112      10222      20137      40122      16418          0 
     47430      54093      10222      20143      40122      16394          0 
     47345      54022      10222      20126      40122      16504          0 
     47248      53843      10222      20122      40122      16318          0 
     47401      54112      10222      20122      40122      16411          0 
     47500      54119      10222      20122      40122      16376          0 


Latency with memory destination operand: and [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48473      55221      10222      20133      40122      15744          0 
     48079      54881      10222      20134      40122      15704          0 
     48358      55115      10222      20124      40122      15890          0 
     48158      54929      10222      20124      40122      15778          0 
     48314      55115      10222      20124      40122      15890          0 
     48356      55108      10222      20124      40122      15945          0 
     48285      55115      10222      20124      40122      15890          0 
     48372      55107      10222      20124      40122      15945          0 


Latency: or r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8896      10155      10222      10154      10122       2436          0 
      8766       9992      10222      10153      10122       2433          0 
      8774       9994      10222      10153      10122       2434          0 
      8780       9995      10222      10130      10122       2439          0 
      8773       9992      10222      10130      10122       2439          0 
      8763       9992      10222      10130      10122       2439          0 
      8755       9994      10222      10130      10122       2439          0 
      8745       9992      10222      10130      10122       2439          0 


Latency: or r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8638      10163      10222      10155      10122       2464          0 
      8481       9991      10222      10156      10122       2464          0 
      8471       9989      10222      10156      10122       2463          0 
      8467       9988      10222      10155      10122       2460          0 
      8473       9989      10222      10155      10122       2462          0 
      8487       9992      10222      10133      10122       2465          0 
      8489       9988      10222      10134      10122       2466          0 
      8503       9990      10222      10133      10122       2465          0 


Latency: or r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8882      10149      10222      10163      10122       2465          0 
      8743       9992      10222      10130      10122       2463          0 
      8753       9992      10222      10130      10122       2461          0 
      8763       9995      10222      10130      10122       2463          0 
      8776       9992      10222      10130      10122       2461          0 
      8780       9992      10222      10130      10122       2463          0 
      8771       9994      10222      10130      10122       2461          0 
      8763       9993      10222      10130      10122       2463          0 


Latency: or r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9226      10169      10222      10152      10122       2442          0 
      9051       9989      10222      10156      10122       2431          0 
      9041       9990      10222      10132      10122       2436          0 
      9036       9990      10222      10132      10122       2436          0 
      9035       9992      10222      10132      10122       2436          0 
      9045       9990      10222      10132      10122       2436          0 
      9055       9989      10222      10134      10122       2436          0 
      9071       9992      10222      10132      10122       2436          0 


Throughput: or r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2698       3076      10222      10122       2471       2500          0 
      2518       2873      10222      10122       2470       2507          0 
      2526       2882      10222      10122       2471       2503          0 
      2439       2784      10222      10122       2488       2509          0 
      2407       2744      10222      10122       2496       2516          0 
      2406       2742      10222      10122       2496       2516          0 
      2399       2743      10222      10122       2496       2516          0 
      2397       2742      10222      10122       2496       2516          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3327       3800      10222      10122          0          0       2535 
      2530       2893      10222      10122          0          0       2536 
      2452       2802      10222      10122          0          0       2530 
      2350       2682      10222      10122          0          0       2535 
      2316       2644      10222      10122          0          0       2535 
      2512       2871      10222      10122          0          0       2533 
      2320       2643      10222      10122          0          0       2535 
      2316       2644      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3640       4154      10222      10122       2615          0      10145 
      2491       2843      10222      10122       2601          0      10206 
      2357       2696      10222      10122       2559          0      10209 
      2486       2846      10222      10122       2593          0      10194 
      2468       2822      10222      10122       2585          0      10165 
      2466       2818      10222      10122       2585          0      10165 
      2468       2818      10222      10122       2585          0      10165 
      2472       2822      10222      10122       2585          0      10165 


Throughput: or r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2609       2968      10222      10122       2497       2513          0 
      2514       2860      10222      10122       2473       2508          0 
      2451       2786      10222      10122       2494       2513          0 
      2413       2747      10222      10122       2497       2517          0 
      2417       2748      10222      10122       2497       2517          0 
      2413       2747      10222      10122       2497       2517          0 
      2411       2747      10222      10122       2497       2517          0 
      2417       2748      10222      10122       2497       2517          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2621       2985      10222      10122          0          0       2536 
      2480       2829      10222      10122          0          0       2530 
      2369       2703      10222      10122          0          0       2531 
      2341       2673      10222      10122          0          0       2531 
      2344       2672      10222      10122          0          0       2531 
      2340       2674      10222      10122          0          0       2531 
      2341       2674      10222      10122          0          0       2531 
      2339       2673      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2672       3041      10222      10122       2597          0      10197 
      2450       2789      10222      10122       2583          0      10209 
      2566       2921      10222      10122       2612          0      10175 
      2451       2787      10222      10122       2592          0      10188 
      2415       2747      10222      10122       2582          0      10193 
      2417       2749      10222      10122       2582          0      10193 
      2411       2747      10222      10122       2582          0      10193 
      2410       2747      10222      10122       2582          0      10193 


Throughput: or r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2689       3158      10222      10122       2454       2503          0 
      2461       2892      10222      10122       2468       2501          0 
      2410       2832      10222      10122       2474       2503          0 
      2285       2686      10222      10122       2503       2519          0 
      2445       2873      10222      10122       2469       2507          0 
      2257       2658      10222      10122       2500       2519          0 
      2445       2877      10222      10122       2469       2507          0 
      2259       2658      10222      10122       2500       2519          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2608       3071      10222      10122          0          0       2538 
      2227       2629      10222      10122          0          0       2536 
      2411       2844      10222      10122          0          0       2535 
      2331       2747      10222      10122          0          0       2531 
      2287       2698      10222      10122          0          0       2536 
      2289       2700      10222      10122          0          0       2536 
      2285       2697      10222      10122          0          0       2536 
      2289       2698      10222      10122          0          0       2536 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2853       3039      10222      10122       2606          0      10196 
      2577       2747      10222      10122       2577          0      10175 
      2531       2700      10222      10122       2565          0      10185 
      2530       2697      10222      10122       2565          0      10185 
      2534       2696      10222      10122       2565          0      10185 
      2541       2701      10222      10122       2565          0      10185 
      2536       2696      10222      10122       2565          0      10185 
      2536       2696      10222      10122       2565          0      10185 


Throughput: or r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2700       3076      10222      10122       2474       2504          0 
      2479       2822      10222      10122       2477       2505          0 
      2534       2886      10222      10122       2473       2502          0 
      2500       2852      10222      10122       2471       2506          0 
      2472       2819      10222      10122       2472       2507          0 
      2472       2820      10222      10122       2472       2507          0 
      2471       2821      10222      10122       2472       2507          0 
      2470       2821      10222      10122       2472       2507          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2717       3105      10222      10122          0          0       2528 
      2521       2877      10222      10122          0          0       2534 
      2368       2702      10222      10122          0          0       2531 
      2346       2674      10222      10122          0          0       2531 
      2347       2673      10222      10122          0          0       2531 
      2348       2675      10222      10122          0          0       2531 
      2344       2673      10222      10122          0          0       2531 
      2349       2672      10222      10122          0          0       2531 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2691       3070      10222      10122       2603          0      10164 
      2498       2854      10222      10122       2609          0      10199 
      2474       2824      10222      10122       2602          0      10181 
      2395       3675      10223      10323       2658          2      10422 
      2471       2819      10222      10122       2602          0      10181 
      2476       2823      10222      10122       2602          0      10181 
      2471       2817      10222      10122       2594          0      10181 
      2478       2819      10222      10122       2602          0      10181 


Throughput with memory source operand: or r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4637       5279      10222      20122       2473       2489       5000 
      4437       5050      10222      20122       2466       2486       5001 
      4420       5029      10222      20122       2468       2484       5000 
      4421       5028      10222      20122       2467       2491       5000 
      4415       5029      10222      20122       2468       2484       5000 
      4418       5031      10222      20122       2466       2489       5002 
      4421       5032      10222      20122       2466       2489       5002 
      4413       5031      10222      20122       2466       2489       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4618       5263      10222      20122       5000          0       2527 
      4427       5044      10222      20122       5002          0       2525 
      4419       5044      10222      20122       5001          0       2522 
      4411       5039      10222      20122       5000          0       2520 
      4393       5018      10222      20122       5000          0       2518 
      4393       5020      10222      20122       5000          0       2518 
      4395       5019      10222      20122       5000          0       2524 
      4395       5019      10222      20122       5000          0       2518 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4921       5249      10222      20122       2636          0      10152 
      4730       5044      10222      20122       2626          0      10174 
      4730       5041      10222      20122       2629          0      10169 
      4718       5024      10222      20122       2632          0      10135 
      4720       5021      10222      20122       2621          0      10135 
      4726       5026      10222      20122       2625          0      10143 
      4720       5024      10222      20122       2620          0      10130 
      4714       5021      10222      20122       2620          0      10138 


Throughput with memory source operand: or r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5030       5734      10222      20122       2419       2461       5000 
      4425       5044      10222      20122       2469       2487       5000 
      4415       5042      10222      20122       2470       2494       5000 
      4417       5042      10222      20122       2464       2490       5000 
      4397       5021      10222      20122       2469       2488       5000 
      4393       5019      10222      20122       2465       2486       5000 
      4397       5021      10222      20122       2464       2492       5000 
      4401       5019      10222      20122       2468       2492       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4986       5689      10222      20122       5001          0       2543 
      4423       5041      10222      20122       5000          0       2523 
      4425       5042      10222      20122       5002          0       2514 
      4431       5042      10222      20122       5000          0       2521 
      4413       5021      10222      20122       5000          0       2519 
      4415       5021      10222      20122       5000          0       2518 
      4411       5023      10222      20122       5000          0       2518 
      4406       5021      10222      20122       5000          0       2521 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4813       5481      10222      20122       2633          0      10181 
      4423       5040      10222      20122       2623          0      10168 
      4424       5042      10222      20122       2631          0      10171 
      4421       5044      10222      20122       2625          0      10164 
      4401       5022      10222      20122       2623          0      10134 
      4399       5021      10222      20122       2617          0      10134 
      4397       5025      10222      20122       2627          0      10138 
      4393       5022      10222      20122       2618          0      10134 


Throughput with memory source operand: or r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4496       5281      10222      20122       2472       2496       5000 
      4287       5039      10222      20122       2460       2489       5000 
      4276       5025      10222      20122       2465       2490       5000 
      4276       5024      10222      20122       2465       2488       5001 
      4270       5022      10222      20122       2465       2493       5000 
      4270       5024      10222      20122       2463       2486       5000 
      4264       5023      10222      20122       2469       2494       5000 
      4264       5025      10222      20122       2467       2485       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4599       5247      10222      20122       5000          0       2523 
      4419       5038      10222      20122       5000          0       2521 
      4413       5024      10222      20122       5000          0       2522 
      4409       5024      10222      20122       5000          0       2525 
      4411       5022      10222      20122       5000          0       2522 
      4411       5028      10222      20122       5000          0       2538 
      4407       5024      10222      20122       5000          0       2525 
      4403       5024      10222      20122       5000          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4431       5056      10222      20122       2662          0      10157 
      4403       5021      10222      20122       2621          0      10136 
      4423       5046      10222      20122       2625          0      10171 
      4423       5041      10222      20122       2627          0      10168 
      4409       5025      10222      20122       2617          0      10140 
      4413       5026      10222      20122       2621          0      10139 
      4419       5024      10222      20122       2620          0      10130 
      4419       5024      10222      20122       2621          0      10138 


Throughput with memory source operand: or r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4671       5499      10222      20122       2455       2491       5000 
      4286       5040      10222      20122       2470       2490       5000 
      4290       5040      10222      20122       2468       2487       5000 
      4300       5048      10222      20122       2462       2490       5001 
      4275       5023      10222      20122       2468       2491       5000 
      4272       5024      10222      20122       2471       2486       5000 
      4272       5024      10222      20122       2466       2487       5000 
      4268       5022      10222      20122       2469       2485       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4791       5474      10222      20122       5000          0       2540 
      4423       5048      10222      20122       5001          0       2525 
      4404       5022      10222      20122       5000          0       2519 
      4407       5022      10222      20122       5000          0       2526 
      4409       5022      10222      20122       5000          0       2519 
      4413       5021      10222      20122       5000          0       2526 
      4421       5026      10222      20122       5000          0       2519 
      4411       5021      10222      20122       5000          0       2518 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4825       5492      10222      20122       2636          0      10179 
      4429       5042      10222      20122       2627          0      10167 
      4427       5042      10222      20122       2624          0      10172 
      4429       5050      10222      20122       2627          0      10175 
      4423       5046      10222      20122       2634          0      10175 
      4401       5024      10222      20122       2625          0      10138 
      4399       5027      10222      20122       2625          0      10134 
      4396       5022      10222      20122       2625          0      10138 


Throughput with memory destination operand: or [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9054      10332      10222      40122       2521       2524       7919 
      8834      10072      10222      40122       2351       2477       8129 
      8845      10074      10222      40122       2499       2498       7921 
      8820      10034      10222      40122       2352       2476       8129 
      8808      10033      10222      40122       2500       2499       7921 
      8800      10033      10222      40122       2352       2476       8129 
      8790      10035      10222      40122       2500       2499       7921 
      8784      10036      10222      40122       2352       2476       8129 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8824      10066      10222      40122       8339      10010       2523 
      8834      10065      10222      40122       8130      10000       2508 
      8848      10069      10222      40122       8340      10000       2501 
      8810      10030      10222      40122       8130      10000       2524 
      8796      10028      10222      40122       8337      10000       2501 
      8786      10029      10222      40122       8130      10000       2524 
      8779      10028      10222      40122       8337      10000       2501 
      8775      10028      10222      40122       8130      10000       2524 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9488      10448      10222      40122       2640       3753      20151 
      9139      10068      10222      40122       2754       3750      20138 
      9093      10029      10222      40122       2602       3751      20134 
      9077      10028      10222      40122       2750       3750      20134 
      9072      10027      10222      40122       2602       3751      20134 
      9068      10029      10222      40122       2751       3750      20134 
      9080      10029      10222      40122       2602       3751      20134 
      9089      10029      10222      40122       2751       3750      20134 


Throughput with memory destination operand: or [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8674      10209      10222      40122       4883       4963       7357 
      8504      10024      10222      40122       4852       4984       7347 
      8492      10021      10222      40122       4885       4938       7346 
      8502      10021      10222      40122       4867       4964       7330 
      8500      10013      10222      40122       4920       5005       7314 
      8514      10016      10222      40122       4952       4967       7252 
      8522      10012      10222      40122       4851       4985       7336 
      8522      10013      10222      40122       4918       4965       7268 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8755      10311      10222      40122       7525      10025       5076 
      8520      10022      10222      40122       7529      10004       5021 
      8529      10021      10222      40122       7504      10004       5064 
      8525      10021      10222      40122       7535      10000       5089 
      8511      10018      10222      40122       7521      10002       5056 
      8503      10015      10222      40122       7509      10000       5076 
      8491      10013      10222      40122       7516      10000       5091 
      8487      10015      10222      40122       7509      10000       5076 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8723      10255      10222      40122       4789       5141      20166 
      8522      10015      10222      40122       4820       5213      20137 
      8518      10018      10222      40122       4726       5157      20141 
      8507      10015      10222      40122       4803       5197      20137 
      8508      10023      10222      40122       4685       5176      20153 
      8491      10015      10222      40122       4714       5188      20137 
      8499      10021      10222      40122       4685       5176      20153 
      8499      10015      10222      40122       4714       5188      20137 


Throughput with memory destination operand: or [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8477      10285      10222      40122       2373       2503       8126 
      8291      10068      10222      40122       2497       2498       7920 
      8280      10069      10222      40122       2361       2463       8128 
      8273      10069      10222      40122       2498       2498       7921 
      8247      10030      10222      40122       2351       2476       8129 
      8253      10031      10222      40122       2499       2499       7921 
      8263      10032      10222      40122       2450       2399       8129 
      8269      10029      10222      40122       2499       2499       7921 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8471      10285      10222      40122       8335      10022       2527 
      8281      10067      10222      40122       8130      10000       2523 
      8275      10067      10222      40122       8338      10000       2500 
      8281      10070      10222      40122       8130      10000       2525 
      8257      10031      10222      40122       8337      10000       2501 
      8263      10030      10222      40122       8130      10000       2524 
      8275      10031      10222      40122       8337      10000       2501 
      8279      10030      10222      40122       8130      10000       2524 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9628      10265      10222      40122       2773       3750      20140 
      9428      10067      10222      40122       2606       3751      20138 
      9425      10068      10222      40122       2754       3750      20138 
      9385      10030      10222      40122       2602       3751      20134 
      9397      10031      10222      40122       2751       3750      20134 
      9408      10031      10222      40122       2602       3751      20134 
      9417      10029      10222      40122       2751       3750      20134 
      9422      10031      10222      40122       2602       3751      20134 


Throughput with memory destination operand: or [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9904      11312      10222      40122       4741       4995       7394 
      8767      10019      10222      40122       4757       4997       7325 
      8777      10016      10222      40122       4742       4959       7330 
      8784      10016      10222      40122       4720       4940       7348 
      8792      10016      10222      40122       4738       4967       7328 
      8803      10015      10222      40122       4780       5068       7356 
      8796      10020      10222      40122       4741       4945       7284 
      8788      10018      10222      40122       4795       5007       7310 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8992      10237      10222      40122       7510      10009       5122 
      8800      10016      10222      40122       7506      10000       5106 
      8792      10018      10222      40122       7517      10000       5082 
      8785      10019      10222      40122       7484      10000       5076 
      8767      10014      10222      40122       7517      10000       5074 
      8765      10020      10222      40122       7522      10000       5109 
      8768      10014      10222      40122       7557      10000       5116 
      8780      10019      10222      40122       7496      10000       5108 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9483      11154      10222      40122       4786       5197      20170 
      8511      10021      10222      40122       4682       5130      20162 
      8501      10021      10222      40122       4752       5214      20165 
      8495      10021      10222      40122       4736       5174      20168 
      8499      10021      10222      40122       4697       5136      20137 
      8511      10025      10222      40122       4699       5122      20141 
      8513      10021      10222      40122       4697       5136      20137 
      8527      10025      10222      40122       4712       5208      20141 


Latency with memory destination operand: or [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47700      54453      10222      20328      40128      16438          0 
     47325      53919      10222      20137      40122      16389          0 
     47365      54054      10222      20143      40122      16461          0 
     47426      54064      10222      20122      40122      16431          0 
     47322      53962      10222      20122      40122      16460          0 
     47415      54101      10222      20122      40122      16464          0 
     47393      54001      10222      20122      40122      16353          0 
     47389      54101      10222      20122      40122      16464          0 


Latency with memory destination operand: or [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46308      54459      10222      20388      40130      16468          0 
     45743      53912      10222      20139      40122      16449          0 
     45898      53975      10222      20140      40122      16389          0 
     45742      53899      10222      20139      40122      16368          0 
     45690      53741      10222      20122      40122      16464          0 
     45900      54065      10222      20126      40122      16560          0 
     45870      53983      10222      20126      40122      16561          0 
     45995      54148      10222      20126      40122      16486          0 


Latency with memory destination operand: or [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49472      54545      10222      20390      40130      16316          0 
     48564      53636      10222      20137      40122      16420          0 
     49035      54101      10222      20137      40122      16476          0 
     48984      54049      10222      20142      40122      16390          0 
     48850      53952      10222      20126      40122      16353          0 
     49179      54224      10222      20123      40122      16482          0 
     48951      54079      10222      20126      40122      16493          0 
     49016      54050      10222      20122      40122      16429          0 


Latency with memory destination operand: or [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47605      54274      10222      20271      40126      16324          0 
     47422      54116      10222      20140      40122      16353          0 
     47355      53953      10222      20143      40122      16479          0 
     47216      53904      10222      20126      40122      16510          0 
     47371      53965      10222      20127      40122      16512          0 
     47250      53938      10222      20122      40122      16431          0 
     47361      53969      10222      20127      40122      16512          0 
     47280      53941      10222      20126      40122      16411          0 


Latency: xor r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8958      10221      10222      10165      10122       2463          0 
      8766       9992      10222      10157      10122       2469          0 
      8774       9991      10222      10151      10122       2461          0 
      8775       9991      10222      10157      10122       2459          0 
      8767       9992      10222      10130      10122       2461          0 
      8757       9991      10222      10130      10122       2463          0 
      8743       9991      10222      10130      10122       2461          0 
      8739       9992      10222      10130      10122       2461          0 


Latency: xor r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8636      10154      10222      10146      10122       2461          0 
      8487       9988      10222      10155      10122       2459          0 
      8475       9988      10222      10155      10122       2464          0 
      8469       9991      10222      10157      10122       2461          0 
      8469       9988      10222      10132      10122       2466          0 
      8477       9989      10222      10132      10122       2466          0 
      8487       9989      10222      10132      10122       2466          0 
      8497       9989      10222      10132      10122       2466          0 


Latency: xor r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8663      10191      10222      10163      10122       2461          0 
      8499       9991      10222      10148      10122       2466          0 
      8503       9994      10222      10155      10122       2463          0 
      8495       9992      10222      10152      10122       2464          0 
      8485       9991      10222      10130      10122       2464          0 
      8477       9992      10222      10130      10122       2464          0 
      8466       9991      10222      10130      10122       2464          0 
      8473       9991      10222      10130      10122       2464          0 


Latency: xor r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     12777      10824      10222      10152      10122       2445          0 
     11813       9989      10222      10155      10122       2438          0 
     11831       9992      10222      10157      10122       2437          0 
     11821       9989      10222      10139      10122       2439          0 
     11805       9989      10222      10134      10122       2436          0 
     11793       9992      10222      10132      10122       2436          0 
     11787       9990      10222      10132      10122       2436          0 
     11803       9989      10222      10134      10122       2436          0 


Throughput: xor r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2528       2888      10222      10122       2510       2520          0 
      2332       2666      10222      10122       2513       2522          0 
      2360       2689      10222      10122       2503       2516          0 
      2518       2870      10222      10122       2462       2504          0 
      2320       2644      10222      10122       2511       2521          0 
      2326       2648      10222      10122       2511       2521          0 
      2324       2644      10222      10122       2511       2521          0 
      2321       2644      10222      10122       2511       2521          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2877       3282      10222      10122          0          0       2537 
      2504       2856      10222      10122          0          0       2535 
      2472       2819      10222      10122          0          0       2536 
      2466       2818      10222      10122          0          0       2536 
      2468       2820      10222      10122          0          0       2536 
      2468       2818      10222      10122          0          0       2536 
      2465       2818      10222      10122          0          0       2536 
      2468       2820      10222      10122          0          0       2536 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2693       3077      10222      10122       2611          0      10160 
      2453       2801      10222      10122       2595          0      10178 
      2445       2794      10222      10122       2592          0      10186 
      2407       2748      10222      10122       2583          0      10180 
      2369       2708      10222      10122       2570          0      10180 
      2325       2656      10222      10122       2557          0      10181 
      2325       2656      10222      10122       2557          0      10181 
      2422       2764      10222      10122       2573          0      10177 


Throughput: xor r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2680       3051      10222      10122       2484       2506          0 
      2538       2893      10222      10122       2477       2506          0 
      2512       2864      10222      10122       2473       2506          0 
      2474       2822      10222      10122       2472       2507          0 
      2472       2819      10222      10122       2472       2507          0 
      2473       2821      10222      10122       2472       2507          0 
      2474       2825      10222      10122       2472       2507          0 
      2466       2817      10222      10122       2479       2511          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2706       3085      10222      10122          0          0       2536 
      2352       2680      10222      10122          0          0       2533 
      2496       2851      10222      10122          0          0       2529 
      2469       2817      10222      10122          0          0       2538 
      2466       2816      10222      10122          0          0       2538 
      2468       2817      10222      10122          0          0       2538 
      2467       2817      10222      10122          0          0       2538 
      2468       2816      10222      10122          0          0       2538 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2749       3230      10222      10122       2621          0      10193 
      2351       2764      10222      10122       2585          0      10193 
      2327       2731      10222      10122       2574          0      10181 
      2183       2567      10222      10122       2535          0      10169 
      2187       2564      10222      10122       2535          0      10169 
      2325       2732      10222      10122       2574          0      10181 
      2323       2728      10222      10122       2574          0      10181 
      2322       2728      10222      10122       2574          0      10181 


Throughput: xor r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2916       3111      10222      10122       2466       2504          0 
      2651       2826      10222      10122       2470       2506          0 
      2650       2829      10222      10122       2476       2506          0 
      2659       2837      10222      10122       2474       2501          0 
      2647       2827      10222      10122       2476       2506          0 
      2646       2829      10222      10122       2476       2506          0 
      2649       2830      10222      10122       2476       2506          0 
      2644       2829      10222      10122       2476       2506          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2627       3089      10222      10122          0          0       2539 
      2467       2903      10222      10122          0          0       2537 
      2340       2752      10222      10122          0          0       2534 
      2292       2698      10222      10122          0          0       2536 
      2290       2697      10222      10122          0          0       2536 
      2292       2700      10222      10122          0          0       2536 
      2286       2697      10222      10122          0          0       2536 
      2290       2698      10222      10122          0          0       2536 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2674       3049      10222      10122       2606          0      10196 
      2525       2881      10222      10122       2605          0      10204 
      2411       2754      10222      10122       2579          0      10182 
      2363       2697      10222      10122       2565          0      10185 
      2364       2697      10222      10122       2565          0      10185 
      2363       2700      10222      10122       2565          0      10185 
      2359       2697      10222      10122       2565          0      10185 
      2361       2697      10222      10122       2565          0      10185 


Throughput: xor r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4368       5325      10222      10124       2733       2832          2 
      4200       5122      10222      10122       2789       2783          3 
      4090       4971      10222      10122       2722       2860         -1 
      4120       5002      10222      10122       2730       2794          0 
      2973       3602      10222      10147       2478       2568         -1 
      2951       3542      10222      10126       2600       2735         -1 
      3573       4306      10222      10124       2459       2755          0 
      3602       4335      10222      10124       2638       2794          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2596       3058      10222      10122          0          0       2531 
      2424       2857      10222      10122          0          0       2533 
      2392       2820      10222      10122          0          0       2530 
      2366       2789      10222      10122          0          0       2523 
      2333       2748      10222      10122          0          0       2530 
      2331       2748      10222      10122          0          0       2530 
      2331       2747      10222      10122          0          0       2530 
      2335       2749      10222      10122          0          0       2530 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2566       2924      10222      10122       2570          0      10175 
      2432       2775      10222      10122       2592          0      10179 
      2452       2798      10222      10122       2593          0      10176 
      2346       2677      10222      10122       2560          0      10149 
      2349       2680      10222      10122       2560          0      10149 
      2440       2785      10222      10122       2581          0      10169 
      2347       2678      10222      10122       2560          0      10149 
      2352       2678      10222      10122       2560          0      10149 


Throughput with memory source operand: xor r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6514       7676      10222      20122       2643       2931       5006 
      5725       6748      10222      20122       2713       2778       5004 
      5798       6849      10222      20122       2780       3000       5005 
      5443       6420      10222      20122       2545       2798       5008 
      5636       6652      10222      20122       2622       2832       5003 
      5806       6850      10222      20122       2681       2921       5007 
      5551       6529      10222      20122       2451       3168       5007 
      5910       6984      10222      20122       2660       2971       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4775       5263      10222      20122       5000          0       2525 
      4570       5039      10222      20122       5000          0       2520 
      4548       5019      10222      20122       5000          0       2524 
      4549       5023      10222      20122       5000          0       2518 
      4545       5023      10222      20122       5000          0       2520 
      4541       5020      10222      20122       5000          0       2524 
      4542       5024      10222      20122       5000          0       2518 
      4548       5022      10222      20122       5000          0       2520 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4612       5249      10222      20122       2630          0      10158 
      4430       5048      10222      20122       2634          0      10165 
      4416       5030      10222      20122       2631          0      10135 
      4406       5028      10222      20122       2620          0      10134 
      4408       5028      10222      20122       2627          0      10130 
      4404       5032      10222      20122       2628          0      10143 
      4404       5030      10222      20122       2624          0      10143 
      4400       5031      10222      20122       2624          0      10138 


Throughput with memory source operand: xor r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4796       5460      10222      20122       2468       2494       5000 
      4429       5043      10222      20122       2465       2491       5002 
      4438       5047      10222      20122       2465       2487       5000 
      4427       5041      10222      20122       2468       2492       5000 
      4405       5019      10222      20122       2468       2491       5000 
      4408       5023      10222      20122       2469       2491       5000 
      4403       5019      10222      20122       2469       2491       5000 
      4396       5021      10222      20122       2469       2493       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4620       5444      10222      20122       5005          0       2522 
      4288       5049      10222      20122       5005          0       2519 
      4267       5022      10222      20122       5000          0       2518 
      4269       5025      10222      20122       5000          0       2521 
      4271       5022      10222      20122       5000          0       2521 
      4269       5019      10222      20122       5000          0       2518 
      4276       5024      10222      20122       5000          0       2519 
      4270       5020      10222      20122       5000          0       2518 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4625       5457      10222      20122       2631          0      10181 
      4273       5041      10222      20122       2631          0      10166 
      4277       5045      10222      20122       2628          0      10175 
      4261       5021      10222      20122       2622          0      10130 
      4267       5020      10222      20122       2622          0      10130 
      4267       5023      10222      20122       2615          0      10134 
      4269       5023      10222      20122       2624          0      10134 
      4269       5022      10222      20122       2615          0      10134 


Throughput with memory source operand: xor r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4804       5486      10222      20122       2474       2491       5000 
      4396       5028      10222      20122       2472       2492       5000 
      4413       5041      10222      20122       2468       2488       5002 
      4415       5037      10222      20122       2466       2488       5000 
      4407       5026      10222      20122       2471       2490       5000 
      4405       5021      10222      20122       2469       2492       5000 
      4413       5026      10222      20122       2470       2492       5002 
      4415       5026      10222      20122       2467       2491       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4775       5274      10222      20122       5002          0       2525 
      4564       5041      10222      20122       5000          0       2520 
      4567       5050      10222      20122       5001          0       2523 
      4572       5057      10222      20122       5001          0       2526 
      4544       5030      10222      20122       5000          0       2523 
      4546       5027      10222      20122       5000          0       2520 
      4558       5038      10222      20122       5000          0       2526 
      4551       5024      10222      20122       5000          0       2519 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4631       5286      10222      20122       2638          0      10169 
      4428       5052      10222      20122       2631          0      10173 
      4425       5049      10222      20122       2632          0      10175 
      4415       5029      10222      20122       2629          0      10130 
      4421       5030      10222      20122       2631          0      10138 
      4421       5031      10222      20122       2625          0      10144 
      4417       5029      10222      20122       2620          0      10134 
      4417       5029      10222      20122       2628          0      10134 


Throughput with memory source operand: xor r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5121       6020      10222      20122       2468       2497       5002 
      4286       5040      10222      20122       2470       2490       5000 
      4290       5040      10222      20122       2468       2487       5000 
      4302       5054      10222      20122       2475       2487       5001 
      4275       5024      10222      20122       2471       2486       5000 
      4267       5021      10222      20122       2466       2487       5000 
      4269       5025      10222      20122       2468       2492       5000 
      4263       5022      10222      20122       2466       2487       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4882       5577      10222      20122       5001          0       2525 
      4412       5042      10222      20122       5000          0       2518 
      4416       5042      10222      20122       5002          0       2520 
      4414       5040      10222      20122       5000          0       2518 
      4404       5022      10222      20122       5000          0       2522 
      4408       5022      10222      20122       5000          0       2524 
      4410       5022      10222      20122       5000          0       2524 
      4412       5024      10222      20122       5000          0       2518 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4893       5572      10222      20122       2626          0      10168 
      4425       5040      10222      20122       2621          0      10168 
      4419       5038      10222      20122       2629          0      10163 
      4420       5043      10222      20122       2635          0      10173 
      4425       5050      10222      20122       2627          0      10175 
      4399       5021      10222      20122       2630          0      10134 
      4395       5022      10222      20122       2617          0      10134 
      4391       5022      10222      20122       2630          0      10134 


Throughput with memory destination operand: xor [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8725      10260      10222      40122       2366       2495       8128 
      8570      10070      10222      40122       2498       2498       7921 
      8528      10028      10222      40122       2351       2476       8129 
      8525      10028      10222      40122       2499       2499       7921 
      8511      10027      10222      40122       2351       2476       8129 
      8503      10029      10222      40122       2499       2499       7921 
      8503      10028      10222      40122       2351       2476       8129 
      8511      10029      10222      40122       2499       2499       7921 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9325      10268      10222      40122       8130      10024       2552 
      9136      10069      10222      40122       8338      10000       2501 
      9125      10067      10222      40122       8130      10000       2525 
      9118      10067      10222      40122       8340      10000       2502 
      9071      10030      10222      40122       8130      10000       2524 
      9079      10027      10222      40122       8337      10000       2501 
      9084      10028      10222      40122       8130      10000       2500 
      9098      10027      10222      40122       8337      10000       2501 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9000      10280      10222      40122       2635       3755      20148 
      8822      10067      10222      40122       2752       3750      20138 
      8834      10068      10222      40122       2605       3751      20138 
      8842      10066      10222      40122       2754       3750      20138 
      8816      10030      10222      40122       2602       3751      20134 
      8800      10029      10222      40122       2751       3750      20134 
      8796      10027      10222      40122       2602       3751      20134 
      8783      10030      10222      40122       2751       3750      20134 


Throughput with memory destination operand: xor [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8709      10244      10222      40122       4821       5061       7367 
      8511      10019      10222      40122       4739       4951       7326 
      8497      10014      10222      40122       4758       4995       7341 
      8487      10014      10222      40122       4777       5040       7308 
      8495      10019      10222      40122       4742       5012       7327 
      8503      10017      10222      40122       4813       5026       7311 
      8509      10015      10222      40122       4763       5016       7307 
      8519      10012      10222      40122       4828       5000       7302 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9337      10985      10222      40122       7558      10013       4022 
      8596      10125      10222      40122       7559      10013       3862 
      8539      10064      10222      40122       7560      10010       4062 
      8531      10065      10222      40122       7549      10006       4269 
      8542      10070      10222      40122       7566      10007       3567 
      8580      10103      10222      40122       7539      10026       3613 
     11229      13219      10222      40149       7709      10211       3443 
     15763      19221      10222      40199       7816      10197       3072 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8724      10277      10222      40122       4715       5111      20154 
      8492      10015      10222      40122       4724       5192      20162 
      8492      10015      10222      40122       4735       5193      20161 
      8502      10018      10222      40122       4749       5172      20141 
      8512      10015      10222      40122       4750       5189      20141 
      8518      10014      10222      40122       4778       5147      20133 
      8529      10015      10222      40122       4721       5222      20141 
      8518      10015      10222      40122       4789       5168      20133 


Throughput with memory destination operand: xor [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8741      10286      10222      40122       2514       2522       7922 
      8564      10067      10222      40122       2350       2477       8129 
      8571      10069      10222      40122       2499       2499       7920 
      8565      10067      10222      40122       2350       2475       8128 
      8557      10071      10222      40122       2498       2498       7921 
      8511      10028      10222      40122       2450       2399       8129 
      8505      10030      10222      40122       2499       2499       7921 
      8503      10029      10222      40122       2351       2476       8129 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9030      10284      10222      40122       8333      10024       2529 
      8844      10067      10222      40122       8130      10000       2525 
      8804      10028      10222      40122       8337      10000       2501 
      8796      10030      10222      40122       8130      10000       2500 
      8788      10032      10222      40122       8337      10000       2501 
      8777      10030      10222      40122       8130      10000       2524 
      8779      10030      10222      40122       8337      10000       2501 
      8784      10029      10222      40122       8130      10000       2524 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9006      10262      10222      40122       2781       3757      20148 
      8830      10075      10222      40122       2608       3751      20138 
      8820      10073      10222      40122       2753       3750      20138 
      8814      10075      10222      40122       2606       3751      20138 
      8816      10073      10222      40122       2755       3750      20138 
      8789      10036      10222      40122       2603       3751      20134 
      8800      10036      10222      40122       2752       3750      20134 
      8811      10036      10222      40122       2603       3751      20134 


Throughput with memory destination operand: xor [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9012      10293      10222      40122       4787       4995       7337 
      8778      10015      10222      40122       4755       4971       7308 
      8794      10021      10222      40122       4716       4928       7346 
      8796      10013      10222      40122       4712       4971       7349 
      8796      10019      10222      40122       4766       4990       7352 
      8789      10017      10222      40122       4740       4976       7329 
      8774      10015      10222      40122       4783       4963       7334 
      8762      10015      10222      40122       4754       5005       7308 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8939      10219      10222      40122       7549      10028       5071 
      8769      10016      10222      40122       7522      10000       5071 
      8782      10022      10222      40122       7521      10000       5063 
      8788      10020      10222      40122       7480      10000       5092 
      8805      10022      10222      40122       7534      10000       5074 
      8802      10016      10222      40122       7480      10000       5077 
      8790      10015      10222      40122       7548      10000       5062 
      8783      10018      10222      40122       7533      10000       5086 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8956      10235      10222      40122       4701       5148      20151 
      8779      10022      10222      40122       4744       5183      20177 
      8785      10020      10222      40122       4686       5155      20172 
      8790      10017      10222      40122       4776       5171      20137 
      8806      10019      10222      40122       4798       5193      20145 
      8802      10021      10222      40122       4732       5163      20145 
      8786      10013      10222      40122       4682       5156      20137 
      8781      10017      10222      40122       4768       5174      20141 


Latency with memory destination operand: xor [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     48453      55235      10222      20138      40122      15923          0 
     48015      54754      10222      20138      40122      15903          0 
     48180      54980      10222      20136      40122      15927          0 
     48216      54938      10222      20124      40122      15776          0 
     48055      54862      10222      20124      40122      15694          0 
     48222      54938      10222      20124      40122      15776          0 
     48043      54839      10222      20124      40122      15846          0 
     48194      54932      10222      20124      40122      15776          0 


Latency with memory destination operand: xor [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46964      55232      10222      20138      40122      16076          0 
     46505      54804      10222      20141      40122      15939          0 
     46663      54875      10222      20138      40122      15844          0 
     46614      54930      10222      20124      40122      15776          0 
     46859      55115      10222      20124      40122      15890          0 
     46641      54937      10222      20124      40122      15776          0 
     46613      54860      10222      20124      40122      15694          0 
     46707      54969      10222      20124      40122      15895          0 


Latency with memory destination operand: xor [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47664      54355      10222      20393      40130      16431          0 
     47302      53975      10222      20122      40122      16393          0 
     47500      54131      10222      20126      40122      16397          0 
     47282      53977      10222      20122      40122      16393          0 
     47413      54015      10222      20122      40122      16421          0 
     47260      53952      10222      20126      40122      16403          0 
     47399      54015      10222      20122      40122      16421          0 
     47371      54055      10222      20126      40122      16562          0 


Latency with memory destination operand: xor [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     47659      54294      10222      20191      40124      16469          0 
     47301      53998      10222      20131      40122      16489          0 
     47442      54044      10222      20141      40122      16441          0 
     47436      54140      10222      20134      40122      16367          0 
     47458      54095      10222      20122      40122      16463          0 
     47276      53919      10222      20127      40122      16383          0 
     47415      54093      10222      20122      40122      16463          0 
     47462      54089      10222      20123      40122      16419          0 


Latency: test r8,r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2304       2801      10222      10159      10122       2515          0 
      2128       2595      10222      10163      10122       2528          0 
      2129       2595      10222      10168      10122       2528          0 
      2103       2561      10222      10157      10122       2531          0 
      2100       2560      10222      10157      10122       2531          0 
      2101       2559      10222      10157      10122       2531          0 
      2104       2561      10222      10157      10122       2531          0 
      2104       2559      10222      10157      10122       2531          0 


Latency: test r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2567       2925      10222      10160      10122       2477          0 
      2284       2601      10222      10164      10122       2526          0 
      2280       2600      10222      10167      10122       2526          0 
      2249       2563      10222      10161      10122       2530          0 
      2252       2565      10222      10157      10122       2529          0 
      2255       2565      10222      10161      10122       2530          0 
      2256       2566      10222      10161      10122       2530          0 
      2258       2567      10222      10161      10122       2530          0 


Latency: test r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2586       2945      10222      10156      10122       2519          0 
      2276       2597      10222      10163      10122       2528          0 
      2276       2595      10222      10168      10122       2528          0 
      2243       2560      10222      10157      10122       2531          0 
      2246       2564      10222      10157      10122       2531          0 
      2244       2559      10222      10157      10122       2531          0 
      2243       2561      10222      10157      10122       2531          0 
      2240       2561      10222      10157      10122       2531          0 


Latency: test r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      2502       2953      10222      10156      10122       2473          0 
      2202       2599      10222      10162      10122       2526          0 
      2201       2599      10222      10165      10122       2526          0 
      2203       2598      10222      10164      10122       2526          0 
      2175       2565      10222      10161      10122       2530          0 
      2177       2564      10222      10157      10122       2529          0 
      2175       2565      10222      10161      10122       2530          0 
      2179       2565      10222      10161      10122       2530          0 


Throughput: test r8,r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2405       2825      10222      10122       2515       2527          0 
      2207       2594      10222      10122       2526       2527          0 
      2208       2597      10222      10122       2526       2529          0 
      2210       2600      10222      10122       2526       2529          0 
      2181       2562      10222      10122       2529       2531          0 
      2183       2560      10222      10122       2529       2531          0 
      2181       2563      10222      10122       2529       2531          0 
      2183       2561      10222      10122       2529       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2448       2787      10222      10122          0          0       2539 
      2286       2599      10222      10122          0          0       2534 
      2282       2597      10222      10122          0          0       2533 
      2252       2563      10222      10122          0          0       2533 
      2250       2563      10222      10122          0          0       2533 
      2248       2561      10222      10122          0          0       2533 
      2252       2564      10222      10122          0          0       2533 
      2245       2561      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2980       3406      10222      10122       2187          0      10152 
      2530       2884      10222      10124       2495         -1      10187 
      2853       3292      10222      10124       2179          0      10165 
      2941       3404      10222      10124       2018         -2      10152 
      2920       3372      10222      10124       2304         -1      10157 
      2706       3100      10222      10124       2417         -3      10160 
      2500       2843      10222      10122       2545          0      10186 
      2627       3004      10222      10126       2539          0      10167 


Throughput: test r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2476       2913      10222      10122       2483       2513          0 
      2208       2598      10222      10122       2526       2528          0 
      2177       2565      10222      10122       2529       2530          0 
      2177       2567      10222      10122       2529       2530          0 
      2177       2566      10222      10122       2530       2531          0 
      2175       2566      10222      10122       2530       2531          0 
      2175       2569      10222      10122       2530       2531          0 
      2173       2564      10222      10122       2530       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2436       2855      10222      10122          0          0       2540 
      2215       2597      10222      10122          0          0       2535 
      2216       2599      10222      10122          0          0       2534 
      2214       2601      10222      10122          0          0       2534 
      2184       2563      10222      10122          0          0       2534 
      2180       2564      10222      10122          0          0       2535 
      2180       2564      10222      10122          0          0       2534 
      2183       2566      10222      10122          0          0       2535 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3071       3638      10222      10130       2287          2      10144 
      3517       4171      10222      10124       1904         -1      10157 
      3361       4027      10222      10126       1892         -1      10163 
      2974       3515      10222      10127       2359          1      10148 
      2792       3311      10222      10124       2360          0      10127 
      3914       4664      10222      10130       2083          0      10147 
      2581       3068      10222      10122       2337          1      10152 
      2863       3386      10222      10124       1729          0      10161 


Throughput: test r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2557       3006      10222      10122       2518       2526          0 
      2207       2595      10222      10122       2529       2528          0 
      2206       2595      10222      10122       2529       2528          0 
      2212       2599      10222      10122       2528       2529          0 
      2205       2594      10222      10122       2528       2529          0 
      2173       2559      10222      10122       2531       2531          0 
      2175       2561      10222      10122       2531       2531          0 
      2173       2559      10222      10122       2531       2531          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2383       2799      10222      10122          0          0       2534 
      2211       2593      10222      10122          0          0       2534 
      2209       2596      10222      10122          0          0       2532 
      2175       2559      10222      10122          0          0       2533 
      2177       2559      10222      10122          0          0       2533 
      2177       2561      10222      10122          0          0       2533 
      2175       2559      10222      10122          0          0       2533 
      2175       2560      10222      10122          0          0       2533 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2940       3705      10222      10124       2351          0      10165 
      3571       4212      10222      10125       1857          0      10169 
      2678       3206      10222      10125       2321          0      10144 
      2458       2893      10222      10123       2450         -1      10173 
      2849       3379      10222      10126       2313          0      10167 
      2780       3290      10222      10124       2280          0      10174 
      2950       3500      10222      10152       2353          0      10219 
      3225       3815      10222      10175       1997          0      10287 


Throughput: test r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2535       2898      10222      10122       2471       2509          0 
      2274       2600      10222      10122       2528       2528          0 
      2277       2601      10222      10122       2528       2528          0 
      2278       2599      10222      10122       2526       2528          0 
      2276       2598      10222      10122       2526       2528          0 
      2243       2563      10222      10122       2529       2530          0 
      2250       2566      10222      10122       2529       2530          0 
      2249       2563      10222      10122       2529       2530          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2944       3356      10222      10122          0          0       2555 
      2274       2595      10222      10122          0          0       2535 
      2278       2602      10222      10122          0          0       2534 
      2242       2563      10222      10122          0          0       2534 
      2246       2564      10222      10122          0          0       2534 
      2242       2565      10222      10122          0          0       2534 
      2237       2563      10222      10122          0          0       2534 
      2240       2562      10222      10122          0          0       2534 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2565       2921      10222      10122       2592          0      10158 
      2284       2603      10222      10122       2547          0      10173 
      2276       2598      10222      10122       2546          0      10167 
      2245       2563      10222      10122       2535          0      10157 
      2244       2564      10222      10122       2535          0      10157 
      2244       2564      10222      10122       2535          0      10157 
      2240       2563      10222      10122       2535          0      10157 
      2242       2564      10222      10122       2535          0      10157 


Throughput with memory source operand: test r8,[m8]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4464       5088      10222      20122       2488       2503       5002 
      4435       5058      10222      20122       2472       2494       5000 
      4425       5050      10222      20122       2468       2496       5000 
      4409       5033      10222      20122       2475       2493       5003 
      4407       5036      10222      20122       2475       2493       5003 
      4400       5028      10222      20122       2478       2493       5000 
      4401       5026      10222      20122       2475       2497       5000 
      4413       5036      10222      20122       2475       2493       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4487       5285      10222      20122       5000          0       2533 
      4277       5044      10222      20122       5000          0       2522 
      4261       5023      10222      20122       5000          0       2520 
      4265       5028      10222      20122       5005          0       2521 
      4261       5022      10222      20122       5000          0       2519 
      4263       5022      10222      20122       5000          0       2520 
      4269       5026      10222      20122       5003          0       2519 
      4267       5023      10222      20122       5000          0       2515 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5327       6281      10222      20122       2635          0      10163 
      4269       5039      10222      20122       2621          0      10166 
      4253       5019      10222      20122       2611          0      10130 
      4261       5027      10222      20122       2615          0      10145 
      4266       5026      10222      20122       2615          0      10145 
      4262       5021      10222      20122       2616          0      10138 
      4262       5022      10222      20122       2611          0      10130 
      4272       5026      10222      20122       2620          0      10149 


Throughput with memory source operand: test r16,[m16]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4694       5529      10222      20122       2486       2505       5000 
      4275       5039      10222      20122       2474       2495       5000 
      4269       5034      10222      20122       2472       2494       5000 
      4273       5046      10222      20122       2471       2487       5003 
      4259       5026      10222      20122       2473       2492       5003 
      4259       5024      10222      20122       2475       2495       5001 
      4265       5025      10222      20122       2473       2492       5003 
      4265       5021      10222      20122       2474       2492       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4652       5482      10222      20122       5000          0       2523 
      4284       5050      10222      20122       5002          0       2515 
      4285       5046      10222      20122       5001          0       2515 
      4281       5043      10222      20122       5000          0       2519 
      4271       5025      10222      20122       5001          0       2514 
      4277       5028      10222      20122       5003          0       2520 
      4273       5024      10222      20122       5000          0       2519 
      4279       5023      10222      20122       5000          0       2517 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4822       5510      10222      20123       2620          0      10146 
      4414       5045      10222      20122       2622          0      10167 
      4410       5038      10222      20122       2623          0      10164 
      4404       5027      10222      20122       2614          0      10145 
      4404       5024      10222      20122       2622          0      10137 
      4406       5023      10222      20122       2618          0      10137 
      4418       5033      10222      20122       2622          0      10149 
      4409       5024      10222      20122       2622          0      10137 


Throughput with memory source operand: test r32,[m32]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4443       5243      10222      20122       2488       2508       5000 
      4264       5029      10222      20122       2477       2490       5003 
      4274       5039      10222      20122       2468       2494       5000 
      4266       5026      10222      20122       2473       2496       5000 
      4272       5028      10222      20122       2473       2492       5003 
      4270       5025      10222      20122       2471       2493       5000 
      4272       5029      10222      20122       2473       2492       5003 
      4271       5022      10222      20122       2471       2493       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4520       5318      10222      20122       5000          0       2536 
      4285       5045      10222      20122       5002          0       2521 
      4263       5022      10222      20122       5000          0       2514 
      4267       5029      10222      20122       5003          0       2523 
      4261       5026      10222      20122       5001          0       2515 
      4263       5029      10222      20122       5003          0       2523 
      4261       5027      10222      20122       5001          0       2515 
      4261       5026      10222      20122       5003          0       2523 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4320       5091      10222      20122       2648          0      10166 
      4288       5051      10222      20122       2628          0      10177 
      4290       5052      10222      20122       2621          0      10181 
      4272       5023      10222      20122       2614          0      10134 
      4273       5023      10222      20122       2614          0      10134 
      4275       5026      10222      20122       2614          0      10134 
      4279       5023      10222      20122       2614          0      10134 
      4273       5023      10222      20122       2614          0      10134 


Throughput with memory source operand: test r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4683       5508      10222      20122       2494       2502       5003 
      4282       5042      10222      20122       2476       2493       5000 
      4279       5043      10222      20122       2478       2487       5000 
      4271       5036      10222      20122       2472       2492       5000 
      4257       5025      10222      20122       2474       2492       5000 
      4263       5026      10222      20122       2476       2491       5003 
      4263       5029      10222      20122       2473       2484       5005 
      4265       5027      10222      20122       2476       2491       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4548       5514      10222      20122       5003          0       2530 
      4158       5042      10222      20122       5000          0       2519 
      4159       5043      10222      20122       5000          0       2518 
      4151       5036      10222      20122       5000          0       2522 
      4140       5024      10222      20122       5000          0       2517 
      4142       5029      10222      20122       5003          0       2517 
      4133       5023      10222      20122       5000          0       2517 
      4136       5027      10222      20122       5003          0       2520 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4673       5512      10222      20122       2644          0      10196 
      4276       5046      10222      20122       2624          0      10175 
      4280       5048      10222      20122       2623          0      10179 
      4260       5024      10222      20122       2618          0      10137 
      4266       5025      10222      20122       2612          0      10141 
      4266       5026      10222      20122       2617          0      10141 
      4270       5026      10222      20122       2619          0      10145 
      4272       5022      10222      20122       2618          0      10137 


Throughput with memory destination operand: test [m8],r8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4657       5295      10222      20122       2480       2503       5002 
      4423       5039      10222      20122       2472       2492       5000 
      4433       5048      10222      20122       2473       2496       5003 
      4401       5019      10222      20122       2473       2499       5000 
      4401       5020      10222      20122       2473       2499       5000 
      4401       5020      10222      20122       2474       2492       5000 
      4397       5024      10222      20122       2476       2497       5000 
      4391       5019      10222      20122       2475       2491       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4763       5268      10222      20122       5000          0       2530 
      4559       5037      10222      20122       5000          0       2520 
      4567       5045      10222      20122       5000          0       2516 
      4562       5036      10222      20122       5000          0       2515 
      4556       5024      10222      20122       5000          0       2519 
      4561       5024      10222      20122       5000          0       2514 
      4561       5026      10222      20122       5001          0       2521 
      4560       5027      10222      20122       5001          0       2521 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4597       5249      10222      20122       2633          0      10159 
      4412       5042      10222      20122       2624          0      10175 
      4411       5044      10222      20122       2618          0      10166 
      4409       5038      10222      20122       2623          0      10165 
      4403       5023      10222      20122       2609          0      10134 
      4403       5025      10222      20122       2614          0      10130 
      4409       5024      10222      20122       2609          0      10134 
      4407       5022      10222      20122       2614          0      10130 


Throughput with memory destination operand: test [m16],r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4637       5279      10222      20122       2482       2504       5000 
      4434       5044      10222      20122       2472       2491       5000 
      4419       5031      10222      20122       2473       2496       5005 
      4417       5028      10222      20122       2472       2491       5003 
      4407       5026      10222      20122       2472       2493       5000 
      4409       5028      10222      20122       2472       2491       5003 
      4403       5023      10222      20122       2472       2493       5000 
      4407       5032      10222      20122       2473       2496       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4470       5101      10222      20122       5000          0       2529 
      4429       5051      10222      20122       5000          0       2515 
      4421       5049      10222      20122       5000          0       2513 
      4419       5047      10222      20122       5000          0       2514 
      4400       5030      10222      20122       5000          0       2514 
      4409       5035      10222      20122       5003          0       2513 
      4409       5029      10222      20122       5000          0       2514 
      4415       5038      10222      20122       5005          0       2514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4706       5541      10222      20122       2621          0      10180 
      4282       5044      10222      20122       2628          0      10170 
      4283       5046      10222      20122       2624          0      10175 
      4265       5031      10222      20122       2618          0      10149 
      4263       5030      10222      20122       2625          0      10145 
      4263       5030      10222      20122       2614          0      10145 
      4265       5028      10222      20122       2614          0      10145 
      4269       5029      10222      20122       2625          0      10145 


Throughput with memory destination operand: test [m32],r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4445       5228      10222      20122       2473       2497       5000 
      4290       5045      10222      20122       2480       2490       5000 
      4287       5038      10222      20122       2479       2490       5000 
      4294       5048      10222      20122       2471       2492       5000 
      4272       5027      10222      20122       2474       2496       5001 
      4268       5027      10222      20122       2473       2493       5002 
      4266       5028      10222      20122       2477       2492       5000 
      4266       5028      10222      20122       2473       2493       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4331       5101      10222      20122       5000          0       2532 
      4287       5053      10222      20122       5000          0       2521 
      4275       5043      10222      20122       5000          0       2517 
      4283       5059      10222      20122       5003          0       2522 
      4263       5033      10222      20122       5002          0       2516 
      4267       5030      10222      20122       5000          0       2517 
      4269       5031      10222      20122       5000          0       2521 
      4275       5033      10222      20122       5001          0       2517 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4477       5273      10222      20122       2638          0      10146 
      4287       5045      10222      20122       2624          0      10172 
      4273       5029      10222      20122       2616          0      10141 
      4275       5028      10222      20122       2619          0      10143 
      4276       5024      10222      20122       2615          0      10136 
      4280       5027      10222      20122       2615          0      10136 
      4274       5024      10222      20122       2612          0      10132 
      4270       5024      10222      20122       2615          0      10136 


Throughput with memory destination operand: test [m64],r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4643       5285      10222      20122       2479       2506       5001 
      4435       5049      10222      20122       2477       2488       5000 
      4425       5039      10222      20122       2470       2493       5000 
      4413       5030      10222      20122       2472       2491       5003 
      4409       5030      10222      20122       2476       2491       5003 
      4403       5025      10222      20122       2475       2497       5000 
      4402       5028      10222      20122       2475       2492       5001 
      4401       5027      10222      20122       2473       2495       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4592       5239      10222      20122       5000          0       2516 
      4424       5049      10222      20122       5002          0       2516 
      4427       5047      10222      20122       5000          0       2513 
      4423       5038      10222      20122       5000          0       2514 
      4413       5024      10222      20122       5000          0       2514 
      4417       5032      10222      20122       5003          0       2513 
      4417       5028      10222      20122       5003          0       2517 
      4407       5024      10222      20122       5000          0       2514 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4677       5502      10222      20122       2663          0      10141 
      4289       5040      10222      20122       2619          0      10164 
      4280       5028      10222      20122       2615          0      10141 
      4276       5026      10222      20122       2615          0      10141 
      4277       5027      10222      20122       2615          0      10141 
      4273       5027      10222      20122       2617          0      10141 
      4269       5028      10222      20122       2619          0      10145 
      4269       5029      10222      20122       2619          0      10145 


Latency with memory destination operand: test [m8],r8

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5623       6619      10222      10268      20171       2481          0 
      4522       5314      10222      10174      20124       2478          0 
      5376       6342      10222      10275      20168       2532          0 
      5007       5876      10222      10207      20150       2578          0 
      6080       7192      10222      10154      20130       2861          0 
      5352       6315      10222      10142      20131       2554          0 
      5739       6762      10222      10255      20169       2579          0 
      4258       5059      10222      10156      20122       2479          0 


Latency with memory destination operand: test [m16],r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4483       5279      10222      10162      20122       2479          0 
      4284       5040      10222      10164      20122       2474          0 
      4284       5038      10222      10166      20122       2470          0 
      4275       5025      10222      10139      20122       2473          0 
      4273       5023      10222      10139      20122       2474          0 
      4275       5020      10222      10135      20122       2471          0 
      4278       5024      10222      10135      20122       2471          0 
      4272       5022      10222      10139      20122       2473          0 


Latency with memory destination operand: test [m32],r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4428       5222      10222      10169      20122       2481          0 
      4275       5042      10222      10164      20122       2476          0 
      4269       5038      10222      10163      20122       2468          0 
      4257       5024      10222      10137      20122       2468          0 
      4261       5025      10222      10137      20122       2473          0 
      4261       5024      10222      10137      20122       2476          0 
      4265       5024      10222      10137      20122       2476          0 
      4269       5027      10222      10141      20122       2474          0 


Latency with memory destination operand: test [m64],r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4671       5316      10222      10176      20122       2487          0 
      4428       5043      10222      10166      20122       2477          0 
      4434       5053      10222      10177      20122       2474          0 
      4408       5028      10222      10139      20122       2475          0 
      4406       5025      10222      10135      20122       2472          0 
      4406       5028      10222      10139      20122       2475          0 
      4400       5025      10222      10135      20122       2474          0 
      4400       5027      10222      10139      20122       2475          0 




Latency: cmove r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8917      10173      10222      10136      10122       5000          0 
      8749       9990      10222      10152      10122       5003          0 
      8743       9991      10222      10153      10122       5002          0 
      8751       9990      10222      10156      10122       5003          0 
      8761       9990      10222      10134      10122       5003          0 
      8771       9990      10222      10134      10122       5003          0 
      8782       9990      10222      10134      10122       5003          0 
      8776       9989      10222      10134      10122       5003          0 


Latency: cmove r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8951      10188      10222      10138      10122       5003          0 
      8770       9988      10222      10151      10122       5003          0 
      8764       9987      10222      10154      10122       5001          0 
      8749       9988      10222      10154      10122       5001          0 
      8741       9988      10222      10150      10122       5002          0 
      8739       9988      10222      10134      10122       5003          0 
      8750       9988      10222      10134      10122       5003          0 
      8760       9988      10222      10134      10122       5003          0 


Latency: cmove r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8685      10219      10222      10138      10122       4990          0 
      8497       9989      10222      10151      10122       4997          0 
      8509       9991      10222      10153      10122       4999          0 
      8499       9989      10222      10134      10122       4999          0 
      8489       9989      10222      10134      10122       4999          0 
      8481       9992      10222      10134      10122       4999          0 
      8471       9989      10222      10134      10122       4999          0 
      8471       9989      10222      10134      10122       4999          0 


Throughput: cmove r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4616       5595      10222      10122       4976          0          0 
      4308       5220      10222      10122       4998          0          0 
      4300       5216      10222      10122       4999          0          0 
      4274       5188      10222      10122       4999          0          0 
      4274       5188      10222      10122       4999          0          0 
      4267       5187      10222      10122       4999          0          0 
      4269       5188      10222      10122       4999          0          0 
      4262       5187      10222      10122       4999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4851       5528      10222      10122          0          0          0 
      4589       5223      10222      10122          0          0          0 
      4588       5221      10222      10122          0          0          0 
      4558       5188      10222      10122          0          0          0 
      4556       5187      10222      10122          0          0          0 
      4551       5188      10222      10122          0          0          0 
      4548       5188      10222      10122          0          0          0 
      4542       5187      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4978       5481      10222      10122       5124          0      10190 
      4743       5220      10222      10122       5121          0      10238 
      4742       5224      10222      10122       5122          0      10238 
      4738       5223      10222      10122       5122          0      10243 
      4712       5194      10222      10122       5113          0      10185 
      4708       5194      10222      10122       5113          0      10185 
      4703       5194      10222      10122       5113          0      10185 
      4704       5197      10222      10122       5113          0      10185 


Throughput: cmove r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4794       5461      10222      10122       4991          0          0 
      4591       5225      10222      10122       4998          0          0 
      4583       5216      10222      10122       4999          0          0 
      4559       5185      10222      10122       4999          0          0 
      4557       5188      10222      10122       4999          0          0 
      4552       5185      10222      10122       4999          0          0 
      4552       5186      10222      10122       4999          0          0 
      4550       5188      10222      10122       4999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5830       6652      10222      10122          0          0          0 
      4573       5223      10222      10122          0          0          0 
      4573       5224      10222      10122          0          0          0 
      4571       5225      10222      10122          0          0          0 
      4550       5195      10222      10122          0          0          0 
      4548       5191      10222      10122          0          0          0 
      4552       5191      10222      10122          0          0          0 
      4558       5194      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4659       5475      10222      10122       5126          0      10189 
      4443       5227      10222      10122       5122          0      10250 
      4435       5218      10222      10122       5121          0      10251 
      4433       5223      10222      10122       5122          0      10254 
      4405       5189      10222      10122       5112          0      10185 
      4401       5188      10222      10122       5112          0      10185 
      4401       5192      10222      10122       5112          0      10185 
      4397       5189      10222      10122       5112          0      10185 


Throughput: cmove r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4647       5480      10222      10122       4990          0          0 
      4423       5220      10222      10122       4999          0          0 
      4429       5220      10222      10122       4998          0          0 
      4419       5206      10222      10122       4997          0          0 
      4421       5205      10222      10122       4997          0          0 
      4423       5202      10222      10122       4999          0          0 
      4411       5188      10222      10122       4999          0          0 
      4437       5216      10222      10122       4999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4673       5502      10222      10122          0          0          0 
      4437       5221      10222      10122          0          0          0 
      4413       5187      10222      10122          0          0          0 
      4413       5187      10222      10122          0          0          0 
      4421       5190      10222      10122          0          0          0 
      4415       5188      10222      10122          0          0          0 
      4411       5187      10222      10122          0          0          0 
      4411       5188      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4881       5577      10222      10122       5136          0      10191 
      4568       5222      10222      10122       5123          0      10242 
      4568       5217      10222      10122       5121          0      10246 
      4540       5187      10222      10122       5112          0      10185 
      4545       5190      10222      10122       5112          0      10185 
      4548       5188      10222      10122       5112          0      10185 
      4548       5187      10222      10122       5112          0      10185 
      4558       5190      10222      10122       5112          0      10185 


Throughput with memory source operand: cmove 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4786       5622      10222      20122       5005          0       5029 
      4455       5239      10222      20122       5003          0       5027 
      4455       5240      10222      20122       5002          0       5027 
      4444       5234      10222      20122       5003          0       5016 
      4415       5203      10222      20122       5005          0       5029 
      4405       5197      10222      20122       5006          0       5029 
      4404       5196      10222      20122       5005          0       5030 
      4409       5200      10222      20122       5006          0       5029 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5041       5935      10222      20122       5029          0          0 
      4453       5238      10222      20122       5030          0          0 
      4462       5245      10222      20122       5028          0          0 
      4459       5238      10222      20122       5015          0          0 
      4427       5198      10222      20122       5029          0          0 
      4425       5200      10222      20122       5030          0          0 
      4423       5199      10222      20122       5029          0          0 
      4419       5200      10222      20122       5029          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4820       5493      10222      20122       5108          0      10189 
      4596       5241      10222      20122       5118          0      10246 
      4594       5241      10222      20122       5116          0      10250 
      4593       5242      10222      20122       5115          0      10253 
      4585       5235      10222      20122       5117          0      10237 
      4551       5199      10222      20122       5105          0      10181 
      4552       5199      10222      20122       5106          0      10185 
      4554       5200      10222      20122       5105          0      10181 


Latency: imul r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25601      30187      10222      10133      10122          0          0 
     25489      29990      10222      10132      10122          0          0 
     25507      29988      10222      10140      10122          0          0 
     25439      29988      10222      10122      10122          0          0 
     25467      29990      10222      10122      10122          0          0 
     25519      29988      10222      10122      10122          0          0 
     25459      29988      10222      10122      10122          0          0 
     25447      29990      10222      10122      10122          0          0 


Latency: imul r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25631      30217      10222      10143      10122          0          0 
     25507      29987      10222      10139      10122          0          0 
     25487      29987      10222      10136      10122          0          0 
     25431      29987      10222      10124      10122          0          0 
     25485      29989      10222      10124      10122          0          0 
     25509      29987      10222      10128      10122          0          0 
     25435      29987      10222      10124      10122          0          0 
     25469      29989      10222      10124      10122          0          0 


Latency: imul r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26486      30204      10222      10145      10122          0          0 
     26337      29987      10222      10139      10122          0          0 
     26266      29988      10222      10138      10122          0          0 
     26290      29989      10222      10122      10122          0          0 
     26339      29988      10222      10122      10122          0          0 
     26278      29988      10222      10122      10122          0          0 
     26272      29991      10222      10122      10122          0          0 
     26339      29989      10222      10122      10122          0          0 


Throughput: imul r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8945      10180      10222      10122          0      10000          0 
      8772       9989      10222      10122          0      10000          0 
      8759       9991      10222      10122          0      10000          0 
      8755       9993      10222      10122          0      10000          0 
      8745       9991      10222      10122          0      10000          0 
      8743       9991      10222      10122          0      10000          0 
      8754       9992      10222      10122          0      10000          0 
      8763       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8641      10191      10222      10122          0          0          0 
      8480       9992      10222      10122          0          0          0 
      8486       9992      10222      10122          0          0          0 
      8498       9991      10222      10122          0          0          0 
      8506       9991      10222      10122          0          0          0 
      8504       9991      10222      10122          0          0          0 
      8496       9991      10222      10122          0          0          0 
      8486       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8919      10180      10222      10122        110          0      10148 
      8745       9991      10222      10122        111          0      10154 
      8749       9993      10222      10122        101          0      10131 
      8757       9991      10222      10122        100          0      10130 
      8766       9991      10222      10122        101          0      10131 
      8776       9992      10222      10122        101          0      10131 
      8782       9991      10222      10122        101          0      10131 
      8769       9991      10222      10122        101          0      10131 


Throughput: imul r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8669      10189      10222      10122          0      10000          0 
      8499       9990      10222      10122          0      10000          0 
      8489       9991      10222      10122          0      10000          0 
      8479       9989      10222      10122          0      10000          0 
      8471       9991      10222      10122          0      10000          0 
      8461       9991      10222      10122          0      10000          0 
      8471       9991      10222      10122          0      10000          0 
      8481       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9038      10619      10222      10122          0          0          0 
      8493       9990      10222      10122          0          0          0 
      8483       9990      10222      10122          0          0          0 
      8471       9991      10222      10122          0          0          0 
      8465       9991      10222      10122          0          0          0 
      8473       9991      10222      10122          0          0          0 
      8479       9991      10222      10122          0          0          0 
      8491       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9220      10179      10222      10122        112          0      10155 
      9040       9995      10222      10122        110          0      10156 
      9032       9992      10222      10122        110          0      10154 
      9042       9991      10222      10122        110          0      10147 
      9056       9992      10222      10122        110          0      10155 
      9062       9991      10222      10122        102          0      10129 
      9070       9991      10222      10122        101          0      10129 
      9068       9994      10222      10122        102          0      10129 


Throughput: imul r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8818      10627      10222      10122          0      10000          0 
      8493       9992      10222      10122          0      10000          0 
      8503       9991      10222      10122          0      10000          0 
      8505       9992      10222      10122          0      10000          0 
      8501       9992      10222      10122          0      10000          0 
      8493       9992      10222      10122          0      10000          0 
      8483       9992      10222      10122          0      10000          0 
      8475       9992      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8912      10184      10222      10122          0          0          0 
      8745       9988      10222      10122          0          0          0 
      8753       9990      10222      10122          0          0          0 
      8763       9991      10222      10122          0          0          0 
      8771       9990      10222      10122          0          0          0 
      8778       9990      10222      10122          0          0          0 
      8768       9990      10222      10122          0          0          0 
      8758       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8614      10153      10222      10122        111          0      10150 
      8483       9991      10222      10122        110          0      10153 
      8489       9990      10222      10122        110          0      10155 
      8501       9989      10222      10122        110          0      10157 
      8511       9990      10222      10122        101          0      10131 
      8501       9992      10222      10122        102          0      10127 
      8493       9991      10222      10122        102          0      10127 
      8485       9991      10222      10122        102          0      10127 


Throughput with memory source operand: imul 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9464      10431      10222      20122          0      10011       5002 
      9056       9995      10222      20122          0      10000       5002 
      9048       9999      10222      20122          0      10000       5004 
      9040       9998      10222      20122          0      10000       5002 
      9048       9996      10222      20122          0      10000       5002 
      9058       9999      10222      20122          0      10000       5002 
      9068       9997      10222      20122          0      10000       5002 
      9078       9997      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9460      10427      10222      20122       5004          0          0 
      9077       9995      10222      20122       5001          0          0 
      9066       9997      10222      20122       5004          0          0 
      9058       9997      10222      20122       5002          0          0 
      9048       9995      10222      20122       5002          0          0 
      9036       9996      10222      20122       5002          0          0 
      9044       9997      10222      20122       5002          0          0 
      9057       9997      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8846      10425      10222      20122        109          0      10148 
      8493       9997      10222      20122        110          0      10149 
      8503       9997      10222      20122        109          0      10146 
      8510       9997      10222      20122        110          0      10147 
      8507       9997      10222      20122        110          0      10147 
      8499       9997      10222      20122        101          0      10127 
      8489       9997      10222      20122        100          0      10126 
      8481       9997      10222      20122        100          0      10126 


Latency: bsf r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26436      30178      10222      10136      10122          0          0 
     26337      29989      10222      10137      10122          0          0 
     26289      29988      10222      10122      10122          0          0 
     26259      29989      10222      10122      10122          0          0 
     26333      29988      10222      10122      10122          0          0 
     26300      29988      10222      10122      10122          0          0 
     26254      29988      10222      10122      10122          0          0 
     26323      29990      10222      10122      10122          0          0 


Latency: bsf r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26422      30179      10222      10135      10122          0          0 
     26321      29988      10222      10135      10122          0          0 
     26315      29989      10222      10131      10122          0          0 
     26252      29988      10222      10129      10122          0          0 
     26309      29988      10222      10124      10122          0          0 
     26331      29990      10222      10124      10122          0          0 
     26256      29988      10222      10124      10122          0          0 
     26296      29988      10222      10124      10122          0          0 


Latency: bsf r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26166      30823      10222      10138      10122          0          0 
     25442      29988      10222      10132      10122          0          0 
     25511      29988      10222      10139      10122          0          0 
     25477      29988      10222      10137      10122          0          0 
     25434      29987      10222      10127      10122          0          0 
     25497      29987      10222      10127      10122          0          0 
     25499      29989      10222      10127      10122          0          0 
     25436      29989      10222      10127      10122          0          0 


Throughput: bsf r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8675      10190      10222      10122          0      10000          0 
      8495       9991      10222      10122          0      10000          0 
      8489       9990      10222      10122          0      10000          0 
      8480       9991      10222      10122          0      10000          0 
      8471       9991      10222      10122          0      10000          0 
      8477       9991      10222      10122          0      10000          0 
      8483       9991      10222      10122          0      10000          0 
      8493       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8649      10185      10222      10122          0          0          0 
      8474       9992      10222      10122          0          0          0 
      8469       9991      10222      10122          0          0          0 
      8477       9992      10222      10122          0          0          0 
      8487       9992      10222      10122          0          0          0 
      8497       9992      10222      10122          0          0          0 
      8505       9992      10222      10122          0          0          0 
      8505       9992      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8949      10190      10222      10122        105          0      10139 
      8761       9989      10222      10122        109          0      10146 
      8755       9989      10222      10122        111          0      10158 
      8743       9990      10222      10122        101          0      10131 
      8747       9990      10222      10122        102          0      10127 
      8755       9990      10222      10122        102          0      10127 
      8765       9990      10222      10122        101          0      10126 
      8773       9989      10222      10122        100          0      10130 


Throughput: bsf r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8921      10161      10222      10122          0      10000          0 
      8781       9991      10222      10122          0      10000          0 
      8772       9990      10222      10122          0      10000          0 
      8760       9994      10222      10122          0      10000          0 
      8754       9991      10222      10122          0      10000          0 
      8740       9990      10222      10122          0      10000          0 
      8746       9993      10222      10122          0      10000          0 
      8756       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8489      10173      10222      10122          0          0          0 
      8493       9991      10222      10122          0          0          0 
      8505       9992      10222      10122          0          0          0 
      8501       9991      10222      10122          0          0          0 
      8495       9991      10222      10122          0          0          0 
      8481       9990      10222      10122          0          0          0 
      8476       9993      10222      10122          0          0          0 
      8469       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8916      10178      10222      10122        111          0      10156 
      8747       9993      10222      10122        109          0      10154 
      8753       9994      10222      10122        109          0      10156 
      8759       9992      10222      10122        102          0      10129 
      8769       9991      10222      10122        100          0      10128 
      8781       9992      10222      10122        102          0      10129 
      8778       9991      10222      10122        102          0      10129 
      8770       9992      10222      10122        102          0      10129 


Throughput: bsf r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8918      10184      10222      10122          0      10000          0 
      8745       9992      10222      10122          0      10000          0 
      8751       9992      10222      10122          0      10000          0 
      8761       9993      10222      10122          0      10000          0 
      8771       9992      10222      10122          0      10000          0 
      8780       9992      10222      10122          0      10000          0 
      8776       9994      10222      10122          0      10000          0 
      8767       9992      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8650      10193      10222      10122          0          0          0 
      8488       9991      10222      10122          0          0          0 
      8499       9991      10222      10122          0          0          0 
      8501       9990      10222      10122          0          0          0 
      8507       9993      10222      10122          0          0          0 
      8495       9992      10222      10122          0          0          0 
      8485       9992      10222      10122          0          0          0 
      8477       9992      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9236      10180      10222      10122        112          0      10149 
      9076       9991      10222      10122        111          0      10154 
      9068       9992      10222      10122        100          0      10130 
      9058       9991      10222      10122        100          0      10130 
      9044       9991      10222      10122        101          0      10131 
      9036       9991      10222      10122        100          0      10130 
      9038       9991      10222      10122        100          0      10130 
      9045       9991      10222      10122        101          0      10131 


Throughput with memory source operand: bsf 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9004      10247      10222      20122          0      10011       5002 
      8773       9998      10222      20122          0      10000       5003 
      8767      10000      10222      20122          0      10000       5002 
      8756       9999      10222      20122          0      10000       5002 
      8749       9998      10222      20122          0      10000       5002 
      8758       9999      10222      20122          0      10000       5002 
      8770       9998      10222      20122          0      10000       5002 
      8778       9997      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8853      10397      10222      20122       5003          0          0 
      8501       9997      10222      20122       5003          0          0 
      8494       9997      10222      20122       5003          0          0 
      8484       9997      10222      20122       5002          0          0 
      8476       9997      10222      20122       5002          0          0 
      8478       9997      10222      20122       5002          0          0 
      8488       9997      10222      20122       5002          0          0 
      8496       9997      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9751      11121      10222      20122        113          0      10160 
      8757       9999      10222      20122        110          0      10152 
      8745       9995      10222      20122        111          0      10158 
      8751       9995      10222      20122        100          0      10130 
      8761       9998      10222      20122        100          0      10130 
      8771       9995      10222      20122        100          0      10130 
      8780       9995      10222      20122        102          0      10131 
      8784       9998      10222      20122        100          0      10130 


Latency: bsr r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25661      30189      10222      10138      10122          0          0 
     25433      29989      10222      10139      10122          0          0 
     25489      29988      10222      10137      10122          0          0 
     25507      29988      10222      10126      10122          0          0 
     25441      29991      10222      10127      10122          0          0 
     25463      29989      10222      10127      10122          0          0 
     25517      29988      10222      10126      10122          0          0 
     25457      29987      10222      10127      10122          0          0 


Latency: bsr r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25621      30213      10222      10139      10122          0          0 
     25483      29988      10222      10139      10122          0          0 
     25507      29988      10222      10134      10122          0          0 
     25439      29988      10222      10127      10122          0          0 
     25463      29988      10222      10126      10122          0          0 
     25514      29988      10222      10126      10122          0          0 
     25457      29988      10222      10127      10122          0          0 
     25443      29988      10222      10127      10122          0          0 


Latency: bsr r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     28206      30138      10222      10142      10122          0          0 
     28127      29988      10222      10132      10122          0          0 
     28137      29988      10222      10139      10122          0          0 
     28067      29988      10222      10137      10122          0          0 
     28133      29987      10222      10127      10122          0          0 
     28133      29987      10222      10127      10122          0          0 
     28069      29989      10222      10127      10122          0          0 
     28135      29989      10222      10127      10122          0          0 


Throughput: bsr r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8659      10190      10222      10122          0      10000          0 
      8481       9992      10222      10122          0      10000          0 
      8473       9990      10222      10122          0      10000          0 
      8467       9989      10222      10122          0      10000          0 
      8481       9993      10222      10122          0      10000          0 
      8483       9991      10222      10122          0      10000          0 
      8495       9991      10222      10122          0      10000          0 
      8503       9992      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8929      10155      10222      10122          0          0          0 
      8773       9991      10222      10122          0          0          0 
      8763       9992      10222      10122          0          0          0 
      8751       9990      10222      10122          0          0          0 
      8743       9990      10222      10122          0          0          0 
      8755       9993      10222      10122          0          0          0 
      8761       9991      10222      10122          0          0          0 
      8771       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8931      10181      10222      10122        112          0      10157 
      8760       9992      10222      10122        109          0      10152 
      8752       9993      10222      10122        111          0      10153 
      8742       9992      10222      10122        100          0      10130 
      8750       9993      10222      10122        102          0      10127 
      8758       9994      10222      10122        102          0      10127 
      8766       9992      10222      10122        102          0      10127 
      8776       9992      10222      10122        101          0      10126 


Throughput: bsr r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8636      10185      10222      10122          0      10000          0 
      8483       9994      10222      10122          0      10000          0 
      8495       9992      10222      10122          0      10000          0 
      8499       9990      10222      10122          0      10000          0 
      8504       9994      10222      10122          0      10000          0 
      8493       9990      10222      10122          0      10000          0 
      8483       9992      10222      10122          0      10000          0 
      8479       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8642      10192      10222      10122          0          0          0 
      8481       9991      10222      10122          0          0          0 
      8495       9995      10222      10122          0          0          0 
      8501       9991      10222      10122          0          0          0 
      8508       9991      10222      10122          0          0          0 
      8501       9991      10222      10122          0          0          0 
      8493       9991      10222      10122          0          0          0 
      8487       9991      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9526      10173      10222      10122        115          0      10164 
      9369       9990      10222      10122        109          0      10152 
      9377       9989      10222      10122        110          0      10150 
      9385       9993      10222      10122        102          0      10129 
      9373       9991      10222      10122        102          0      10129 
      9363       9990      10222      10122        101          0      10128 
      9355       9993      10222      10122        102          0      10129 
      9348       9991      10222      10122        102          0      10129 


Throughput: bsr r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8761       9990      10222      10122          0      10000          0 
      8754       9994      10222      10122          0      10000          0 
      8744       9990      10222      10122          0      10000          0 
      8748       9991      10222      10122          0      10000          0 
      8760       9993      10222      10122          0      10000          0 
      8770       9991      10222      10122          0      10000          0 
      8778       9991      10222      10122          0      10000          0 
      8779       9993      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9313      10271      10222      10122          0          0          0 
      9054       9993      10222      10122          0          0          0 
      9040       9990      10222      10122          0          0          0 
      9036       9991      10222      10122          0          0          0 
      9046       9993      10222      10122          0          0          0 
      9054       9991      10222      10122          0          0          0 
      9064       9991      10222      10122          0          0          0 
      9074       9993      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8645      10191      10222      10122        115          0      10161 
      8485       9992      10222      10122        109          0      10152 
      8493       9993      10222      10122        110          0      10151 
      8499       9991      10222      10122        101          0      10131 
      8503       9991      10222      10122        101          0      10131 
      8493       9992      10222      10122        100          0      10130 
      8487       9991      10222      10122        100          0      10130 
      8475       9991      10222      10122        101          0      10131 


Throughput with memory source operand: bsr 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8939      10544      10222      20122          0      10012       5002 
      8471       9996      10222      20122          0      10000       5001 
      8479       9998      10222      20122          0      10000       5004 
      8491       9996      10222      20122          0      10000       5002 
      8497       9996      10222      20122          0      10000       5002 
      8509       9999      10222      20122          0      10000       5002 
      8501       9996      10222      20122          0      10000       5002 
      8493       9996      10222      20122          0      10000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8842      10401      10222      20122       5003          0          0 
      8491       9997      10222      20122       5003          0          0 
      8479       9997      10222      20122       5003          0          0 
      8471       9997      10222      20122       5002          0          0 
      8478       9997      10222      20122       5002          0          0 
      8489       9998      10222      20122       5002          0          0 
      8493       9997      10222      20122       5002          0          0 
      8505       9997      10222      20122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9957      10639      10222      20122        112          0      10152 
      9362       9996      10222      20122        107          0      10150 
      9370       9996      10222      20122        109          0      10152 
      9384       9997      10222      20122        111          0      10155 
      9392       9997      10222      20122        100          0      10130 
      9384       9998      10222      20122        101          0      10130 
      9374       9998      10222      20122        100          0      10126 
      9364       9997      10222      20122        100          0      10130 


Latency: popcnt r16,r16

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25616      30183      10222      10145      10122          0          0 
     25516      29991      10222      10133      10122          0          0 
     25474      29988      10222      10136      10122          0          0 
     25439      29988      10222      10140      10122          0          0 
     25504      29990      10222      10123      10122          0          0 
     25494      29989      10222      10123      10122          0          0 
     25433      29988      10222      10123      10122          0          0 
     25486      29990      10222      10123      10122          0          0 


Latency: popcnt r32,r32

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26505      30178      10222      10139      10122          0          0 
     26288      29989      10222      10134      10122          0          0 
     26258      29988      10222      10137      10122          0          0 
     26335      29989      10222      10137      10122          0          0 
     26302      29990      10222      10123      10122          0          0 
     26258      29990      10222      10123      10122          0          0 
     26327      29989      10222      10123      10122          0          0 
     26313      29989      10222      10123      10122          0          0 


Latency: popcnt r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25731      30296      10222      10136      10122          0          0 
     25437      29988      10222      10140      10122          0          0 
     25502      29986      10222      10139      10122          0          0 
     25490      29987      10222      10123      10122          0          0 
     25435      29990      10222      10123      10122          0          0 
     25487      29987      10222      10123      10122          0          0 
     25506      29987      10222      10123      10122          0          0 
     25439      29988      10222      10123      10122          0          0 


Throughput: popcnt r16,r16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9094      10378      10222      10122          0      10000          0 
      8762       9991      10222      10122          0      10000          0 
      8775       9991      10222      10122          0      10000          0 
      8777       9990      10222      10122          0      10000          0 
      8770       9991      10222      10122          0      10000          0 
      8760       9991      10222      10122          0      10000          0 
      8750       9990      10222      10122          0      10000          0 
      8743       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9108      10393      10222      10122          0          0          0 
      8746       9990      10222      10122          0          0          0 
      8748       9994      10222      10122          0          0          0 
      8760       9990      10222      10122          0          0          0 
      8768       9991      10222      10122          0          0          0 
      8777       9992      10222      10122          0          0          0 
      8781       9990      10222      10122          0          0          0 
      8771       9990      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9615      10268      10222      10122        103          0      10135 
      9379       9989      10222      10122        110          0      10158 
      9387       9989      10222      10122        110          0      10156 
      9377       9991      10222      10122        100          0      10133 
      9362       9990      10222      10122        100          0      10133 
      9350       9990      10222      10122        100          0      10133 
      9346       9993      10222      10122        100          0      10133 
      9354       9991      10222      10122        100          0      10133 


Throughput: popcnt r32,r32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9202      10484      10222      10122          0      10000          0 
      8776       9991      10222      10122          0      10000          0 
      8776       9992      10222      10122          0      10000          0 
     41698      12350      10222      10489         57      10087          1 
      8478       9991      10222      10122          0      10000          0 
      8486       9992      10222      10122          0      10000          0 
      8492       9993      10222      10122          0      10000          0 
      8500       9993      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8961      10213      10222      10122          0          0          0 
      8775       9990      10222      10122          0          0          0 
      8779       9989      10222      10122          0          0          0 
      8770       9991      10222      10122          0          0          0 
      8760       9989      10222      10122          0          0          0 
      8750       9989      10222      10122          0          0          0 
      8741       9990      10222      10122          0          0          0 
      8745       9990      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8929      10194      10222      10122        102          0      10134 
      8758       9991      10222      10122        111          0      10154 
      8770       9991      10222      10122        111          0      10149 
      8778       9992      10222      10122        110          0      10156 
      8773       9990      10222      10122        111          0      10154 
      8763       9991      10222      10122        102          0      10134 
      8751       9990      10222      10122        102          0      10134 
      8743       9990      10222      10122        102          0      10134 


Throughput: popcnt r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9102      10395      10222      10122          0      10000          0 
      8759       9991      10222      10122          0      10000          0 
      8767       9990      10222      10122          0      10000          0 
      8775       9990      10222      10122          0      10000          0 
      8778       9991      10222      10122          0      10000          0 
      8768       9991      10222      10122          0      10000          0 
      8756       9991      10222      10122          0      10000          0 
      8748       9991      10222      10122          0      10000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8823      10403      10222      10122          0          0          0 
      8478       9991      10222      10122          0          0          0 
      8490       9989      10222      10122          0          0          0 
      8500       9989      10222      10122          0          0          0 
      8508       9990      10222      10122          0          0          0 
      8502       9990      10222      10122          0          0          0 
      8490       9990      10222      10122          0          0          0 
      8482       9990      10222      10122          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9720      10388      10222      10122        101          0      10133 
      9356       9989      10222      10122        110          0      10156 
      9369       9990      10222      10122        100          0      10133 
      9379       9991      10222      10122        100          0      10133 
      9387       9990      10222      10122        100          0      10133 
      9377       9990      10222      10122        100          0      10133 
      9367       9993      10222      10122        100          0      10133 
      9353       9991      10222      10122        100          0      10133 


Throughput with memory source operand: popcnt 

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8868      10423      10222      20122          0      10010       5004 
      8505       9996      10222      20122          0      10000       5002 
      8495       9997      10222      20122          0      10000       5003 
      8485       9996      10222      20122          0      10000       5003 
      8481       9999      10222      20122          0      10000       5004 
      8471       9996      10222      20122          0      10000       5003 
      8479       9996      10222      20122          0      10000       5004 
      8491       9999      10222      20122          0      10000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8715      10407      10222      20122       5003          0          0 
      8514      10002      10222      20122       5003          0          0 
      8507      10002      10222      20122       5003          0          0 
      8496      10003      10222      20122       5004          0          0 
      8491      10003      10222      20122       5003          0          0 
      8481      10003      10222      20122       5004          0          0 
      8484      10004      10222      20122       5003          0          0 
      8493      10003      10222      20122       5004          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8944      10408      10222      20122        101          0      10132 
      8746       9998      10222      20122        110          0      10152 
      8750       9995      10222      20122        111          0      10152 
      8758       9994      10222      20122        111          0      10152 
      8774       9999      10222      20122        110          0      10156 
      8780       9996      10222      20122        100          0      10129 
      8777       9997      10222      20122        100          0      10133 
      8769       9998      10222      20122        100          0      10129 


Throughput: prefetchnta [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4655       5489      10222      10122          0          0       5000 
      4326       5105      10222      10122          0          0       5000 
      4306       5083      10222      10122          0          0       5000 
      4300       5071      10222      10122          0          0       5000 
      4302       5067      10222      10122          0          0       5000 
      4304       5067      10222      10122          0          0       5000 
      4308       5068      10222      10122          0          0       5000 
      4312       5070      10222      10122          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6812       8047      10222      10132       5007          0         -2 
      6356       7483      10222      10128       5007          0         15 
      6925       8127      10222      10210       5027          0         19 
      4314       5027      10222      10122       5003          0          5 
      4294       5005      10222      10122       5003          0          5 
      4300       5005      10222      10122       5003          0          5 
      4302       5005      10222      10122       5003          0          5 
      4306       5003      10222      10122       5003          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5239       6169      10222      10122        102          0      10137 
      4312       5078      10222      10122        111          0      10159 
      4306       5077      10222      10122        111          0      10164 
      4310       5081      10222      10122        111          0      10160 
      4308       5080      10222      10122        111          0      10160 
      4300       5069      10222      10122        101          0      10137 
      4300       5069      10222      10122        101          0      10137 
      4301       5068      10222      10122        101          0      10137 


Throughput: prefetcht0 [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4703       5357      10222      10122          1          0       5000 
      4472       5088      10222      10122          1          0       5000 
      4471       5086      10222      10122          1          0       5000 
      4465       5084      10222      10122          1          0       5000 
      4457       5074      10222      10122          1          0       5000 
      4453       5076      10222      10122          1          0       5000 
      4449       5074      10222      10122          1          0       5000 
      4445       5073      10222      10122          1          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4538       5352      10222      10122       5000          0          0 
      4310       5081      10222      10122       5000          0          0 
      4312       5081      10222      10122       5000          0          0 
      4304       5069      10222      10122       5000          0          0 
      4306       5070      10222      10122       5000          0          0 
      4308       5067      10222      10122       5000          0          0 
      4310       5067      10222      10122       5000          0          0 
      4314       5066      10222      10122       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5229       6463      10222      10164        123         -1      10215 
      4433       5193      10222      10122        125          0      10162 
      4306       5040      10222      10122        125          0      10166 
      4302       5034      10222      10122        115          0      10142 
      4302       5031      10222      10122        115          0      10142 
      4304       5033      10222      10122        115          0      10142 
      4304       5036      10222      10122        115          0      10142 
      4302       5034      10222      10122        115          0      10142 


Throughput: prefetcht1 [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4710       5552      10222      10122          0          0       5001 
      4479       5279      10222      10122          0          0       5000 
      4475       5280      10222      10122          0          0       5002 
      4469       5278      10222      10122          0          0       5002 
      4474       5279      10222      10122          0          0       5002 
      4476       5279      10222      10122          0          0       5002 
      4478       5279      10222      10122          0          0       5002 
      4479       5279      10222      10122          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4869       5557      10222      10122       5005          0          0 
      4631       5280      10222      10122       5000          0          0 
      4635       5279      10222      10122       5002          0          0 
      4635       5279      10222      10122       5002          0          0 
      4639       5279      10222      10122       5002          0          0 
      4641       5280      10222      10122       5002          0          0 
      4637       5279      10222      10122       5002          0          0 
      4633       5280      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4720       5547      10222      10122        104          0      10146 
      4492       5279      10222      10122        111          0      10162 
      4494       5283      10222      10122        111          0      10166 
      4492       5281      10222      10122        111          0      10172 
      4482       5276      10222      10122        101          0      10133 
      4482       5279      10222      10122        101          0      10141 
      4480       5277      10222      10122        101          0      10137 
      7512       8862      10222      10170        117          0      10268 


Throughput: prefetcht2 [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4709       5543      10222      10122          0          0       5002 
      4481       5282      10222      10122          0          0       5000 
      4477       5276      10222      10122          0          0       5002 
      4481       5284      10222      10122          0          0       5002 
      4476       5280      10222      10122          0          0       5002 
      4474       5278      10222      10122          0          0       5002 
      4476       5276      10222      10122          0          0       5002 
      4480       5278      10222      10122          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4905       5793      10222      10122       5001          0          0 
      4475       5279      10222      10122       5001          0          0 
      4477       5279      10222      10122       5000          0          0 
      4479       5278      10222      10122       5002          0          0 
      4483       5277      10222      10122       5002          0          0 
      4485       5277      10222      10122       5002          0          0 
      4489       5279      10222      10122       5002          0          0 
      4491       5278      10222      10122       5002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4869       5548      10222      10122        103          0      10128 
      4627       5278      10222      10122        111          0      10150 
      4623       5278      10222      10122        111          0      10155 
      4623       5278      10222      10122        111          0      10152 
      4617       5277      10222      10122        101          0      10129 
      4615       5278      10222      10122        101          0      10129 
      4620       5278      10222      10122        101          0      10129 
      4627       5277      10222      10122        101          0      10129 


Throughput: prefetchw [m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8675      10193      10222      10122          0          0       5002 
      8522      10009      10222      10122          0          0       5002 
      8513      10005      10222      10122          0          0       5004 
      8503      10004      10222      10122          0          0       5003 
      8489      10001      10222      10122          0          0       5003 
      8477       9999      10222      10122          0          0       5003 
      8477       9999      10222      10122          0          0       5003 
      8491      10002      10222      10122          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8937      10189      10222      10122       5005          0          0 
      8790      10009      10222      10122       5003          0          0 
      8797      10009      10222      10122       5005          0          0 
      8786      10003      10222      10122       5003          0          0 
      8774      10004      10222      10122       5003          0          0 
      8761       9999      10222      10122       5003          0          0 
      8751       9998      10222      10122       5003          0          0 
      8753       9998      10222      10122       5003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8637      10173      10222      10122        111          0      10150 
      8483      10006      10222      10122        111          0      10155 
      8485      10004      10222      10122        111          0      10156 
      8495      10004      10222      10122        111          0      10160 
      8497       9998      10222      10122        101          0      10132 
      8507       9999      10222      10122        101          0      10128 
      8511      10000      10222      10122        101          0      10132 
      8505      10000      10222      10122        101          0      10128 


