<stg><name>quantize_mul_shift<24, 8, 16, 16, 16, 16>23</name>


<trans_list>

<trans id="542" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="7" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="14" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %OC_V_loc_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %OC_V_loc

]]></Node>
<StgValue><ssdm name="OC_V_loc_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %skip = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip1

]]></Node>
<StgValue><ssdm name="skip"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %relu = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %relu1

]]></Node>
<StgValue><ssdm name="relu"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:12 %write_ln17 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %OC_V_loc_out, i16 %OC_V_loc_read

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %rep = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mul_ln31_1_loc

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %ret_cast = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %OC_V_loc_read, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="ret_cast"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="44" op_0_bw="32">
<![CDATA[
entry:19 %cast = zext i32 %rep

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="44" op_0_bw="12">
<![CDATA[
entry:20 %cast1 = zext i12 %ret_cast

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:21 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:21 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:21 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:21 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %f1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_bias, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_conv1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:21 %bound = mul i44 %cast, i44 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln272 = br void

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i44 0, void %entry, i44 %add_ln272, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:1 %add_ln272 = add i44 %indvar_flatten, i44 1

]]></Node>
<StgValue><ssdm name="add_ln272"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
:2 %icmp_ln272 = icmp_eq  i44 %indvar_flatten, i44 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln272 = br i1 %icmp_ln272, void %._crit_edge.loopexit.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:20 %br_ln279 = br i1 %skip, void %.split.0.i.i_ifconv, void %.split5.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_272_1_VITIS_LOOP_273_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:1 %specpipeline_ln278 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln278"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:2 %specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln278"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
._crit_edge.loopexit.i.i:3 %s_conv1_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_conv1

]]></Node>
<StgValue><ssdm name="s_conv1_read"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="512">
<![CDATA[
._crit_edge.loopexit.i.i:4 %tmp_data_V_0 = trunc i512 %s_conv1_read

]]></Node>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:5 %tmp_data_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:6 %tmp_data_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 64, i32 87

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:7 %tmp_data_V_3 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 96, i32 119

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:8 %tmp_data_V_4 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 128, i32 151

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:9 %tmp_data_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 160, i32 183

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:10 %tmp_data_V_6 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 192, i32 215

]]></Node>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:11 %tmp_data_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 224, i32 247

]]></Node>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:12 %tmp_data_V_8 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 256, i32 279

]]></Node>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:13 %tmp_data_V_9 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 288, i32 311

]]></Node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:14 %tmp_data_V_10 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 320, i32 343

]]></Node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:15 %tmp_data_V_11 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 352, i32 375

]]></Node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:16 %tmp_data_V_12 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 384, i32 407

]]></Node>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:17 %tmp_data_V_13 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 416, i32 439

]]></Node>
<StgValue><ssdm name="tmp_data_V_13"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:18 %tmp_data_V_14 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 448, i32 471

]]></Node>
<StgValue><ssdm name="tmp_data_V_14"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:19 %tmp_data_V_15 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %s_conv1_read, i32 480, i32 503

]]></Node>
<StgValue><ssdm name="tmp_data_V_15"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split.0.i.i_ifconv:0 %scale_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %s_scale

]]></Node>
<StgValue><ssdm name="scale_V"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split.0.i.i_ifconv:1 %bias_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %s_bias

]]></Node>
<StgValue><ssdm name="bias_V"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="256">
<![CDATA[
.split.0.i.i_ifconv:2 %trunc_ln674 = trunc i256 %scale_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="256">
<![CDATA[
.split.0.i.i_ifconv:3 %trunc_ln674_1 = trunc i256 %bias_V

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:4 %sext_ln215 = sext i24 %tmp_data_V_0

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:5 %sext_ln215_1 = sext i16 %trunc_ln674

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:6 %mul_ln1345 = mul i40 %sext_ln215, i40 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1345"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:27 %p_Result_1_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_1_1_i_i"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:28 %p_Result_2_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_2_1_i_i"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:29 %sext_ln215_2 = sext i24 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:30 %sext_ln215_3 = sext i16 %p_Result_1_1_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:31 %mul_ln1345_1 = mul i40 %sext_ln215_2, i40 %sext_ln215_3

]]></Node>
<StgValue><ssdm name="mul_ln1345_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:52 %p_Result_1_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_1_2_i_i"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:53 %p_Result_2_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_2_2_i_i"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:54 %sext_ln215_4 = sext i24 %tmp_data_V_2

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:55 %sext_ln215_5 = sext i16 %p_Result_1_2_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:56 %mul_ln1345_2 = mul i40 %sext_ln215_4, i40 %sext_ln215_5

]]></Node>
<StgValue><ssdm name="mul_ln1345_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:77 %p_Result_1_3_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1_3_i_i"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:78 %p_Result_2_3_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_2_3_i_i"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:79 %sext_ln215_6 = sext i24 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:80 %sext_ln215_7 = sext i16 %p_Result_1_3_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:81 %mul_ln1345_3 = mul i40 %sext_ln215_6, i40 %sext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1345_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:102 %p_Result_1_4_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_1_4_i_i"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:103 %p_Result_2_4_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_2_4_i_i"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:104 %sext_ln215_8 = sext i24 %tmp_data_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:105 %sext_ln215_9 = sext i16 %p_Result_1_4_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:106 %mul_ln1345_4 = mul i40 %sext_ln215_8, i40 %sext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1345_4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:127 %p_Result_1_5_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_1_5_i_i"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:128 %p_Result_2_5_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_2_5_i_i"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:129 %sext_ln215_10 = sext i24 %tmp_data_V_5

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:130 %sext_ln215_11 = sext i16 %p_Result_1_5_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:131 %mul_ln1345_5 = mul i40 %sext_ln215_10, i40 %sext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1345_5"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:152 %p_Result_1_6_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="p_Result_1_6_i_i"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:153 %p_Result_2_6_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="p_Result_2_6_i_i"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:154 %sext_ln215_12 = sext i24 %tmp_data_V_6

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:155 %sext_ln215_13 = sext i16 %p_Result_1_6_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:156 %mul_ln1345_6 = mul i40 %sext_ln215_12, i40 %sext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1345_6"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:177 %p_Result_1_7_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_1_7_i_i"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:178 %p_Result_2_7_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_2_7_i_i"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:179 %sext_ln215_14 = sext i24 %tmp_data_V_7

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:180 %sext_ln215_15 = sext i16 %p_Result_1_7_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:181 %mul_ln1345_7 = mul i40 %sext_ln215_14, i40 %sext_ln215_15

]]></Node>
<StgValue><ssdm name="mul_ln1345_7"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:202 %p_Result_1_8_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="p_Result_1_8_i_i"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:203 %p_Result_2_8_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="p_Result_2_8_i_i"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:204 %sext_ln215_16 = sext i24 %tmp_data_V_8

]]></Node>
<StgValue><ssdm name="sext_ln215_16"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:205 %sext_ln215_17 = sext i16 %p_Result_1_8_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_17"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:206 %mul_ln1345_8 = mul i40 %sext_ln215_16, i40 %sext_ln215_17

]]></Node>
<StgValue><ssdm name="mul_ln1345_8"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:227 %p_Result_1_9_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_1_9_i_i"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:228 %p_Result_2_9_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_2_9_i_i"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:229 %sext_ln215_18 = sext i24 %tmp_data_V_9

]]></Node>
<StgValue><ssdm name="sext_ln215_18"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:230 %sext_ln215_19 = sext i16 %p_Result_1_9_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_19"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:231 %mul_ln1345_9 = mul i40 %sext_ln215_18, i40 %sext_ln215_19

]]></Node>
<StgValue><ssdm name="mul_ln1345_9"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:252 %p_Result_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:253 %p_Result_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:254 %sext_ln215_20 = sext i24 %tmp_data_V_10

]]></Node>
<StgValue><ssdm name="sext_ln215_20"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:255 %sext_ln215_21 = sext i16 %p_Result_1_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_21"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:256 %mul_ln1345_10 = mul i40 %sext_ln215_20, i40 %sext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1345_10"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:277 %p_Result_1_10_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_1_10_i_i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:278 %p_Result_2_10_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_2_10_i_i"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:279 %sext_ln215_22 = sext i24 %tmp_data_V_11

]]></Node>
<StgValue><ssdm name="sext_ln215_22"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:280 %sext_ln215_23 = sext i16 %p_Result_1_10_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_23"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:281 %mul_ln1345_11 = mul i40 %sext_ln215_22, i40 %sext_ln215_23

]]></Node>
<StgValue><ssdm name="mul_ln1345_11"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:302 %p_Result_1_11_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="p_Result_1_11_i_i"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:303 %p_Result_2_11_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="p_Result_2_11_i_i"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:304 %sext_ln215_24 = sext i24 %tmp_data_V_12

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:305 %sext_ln215_25 = sext i16 %p_Result_1_11_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_25"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:306 %mul_ln1345_12 = mul i40 %sext_ln215_24, i40 %sext_ln215_25

]]></Node>
<StgValue><ssdm name="mul_ln1345_12"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:327 %p_Result_1_12_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_1_12_i_i"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:328 %p_Result_2_12_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_2_12_i_i"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:329 %sext_ln215_26 = sext i24 %tmp_data_V_13

]]></Node>
<StgValue><ssdm name="sext_ln215_26"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:330 %sext_ln215_27 = sext i16 %p_Result_1_12_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_27"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:331 %mul_ln1345_13 = mul i40 %sext_ln215_26, i40 %sext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1345_13"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:352 %p_Result_1_13_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="p_Result_1_13_i_i"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:353 %p_Result_2_13_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="p_Result_2_13_i_i"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:354 %sext_ln215_28 = sext i24 %tmp_data_V_14

]]></Node>
<StgValue><ssdm name="sext_ln215_28"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:355 %sext_ln215_29 = sext i16 %p_Result_1_13_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_29"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:356 %mul_ln1345_14 = mul i40 %sext_ln215_28, i40 %sext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1345_14"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:377 %p_Result_1_14_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %scale_V, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_1_14_i_i"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:378 %p_Result_2_14_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %bias_V, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_2_14_i_i"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="40" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:379 %sext_ln215_30 = sext i24 %tmp_data_V_15

]]></Node>
<StgValue><ssdm name="sext_ln215_30"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="40" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:380 %sext_ln215_31 = sext i16 %p_Result_1_14_i_i

]]></Node>
<StgValue><ssdm name="sext_ln215_31"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:381 %mul_ln1345_15 = mul i40 %sext_ln215_30, i40 %sext_ln215_31

]]></Node>
<StgValue><ssdm name="mul_ln1345_15"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="512">
<![CDATA[
.split5.0.i.i:0 %trunc_ln69 = trunc i512 %s_conv1_read

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:1 %trunc_ln69_1 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:2 %trunc_ln69_2 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:3 %trunc_ln69_3 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="trunc_ln69_3"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:4 %trunc_ln69_4 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="trunc_ln69_4"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:5 %trunc_ln69_5 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="trunc_ln69_5"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:6 %trunc_ln69_6 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="trunc_ln69_6"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:7 %trunc_ln69_7 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="trunc_ln69_7"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:8 %trunc_ln69_8 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="trunc_ln69_8"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:9 %trunc_ln69_9 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="trunc_ln69_9"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:10 %trunc_ln69_s = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="trunc_ln69_s"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:11 %trunc_ln69_10 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 352, i32 359

]]></Node>
<StgValue><ssdm name="trunc_ln69_10"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:12 %trunc_ln69_11 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="trunc_ln69_11"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:13 %trunc_ln69_12 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 416, i32 423

]]></Node>
<StgValue><ssdm name="trunc_ln69_12"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:14 %trunc_ln69_13 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 448, i32 455

]]></Node>
<StgValue><ssdm name="trunc_ln69_13"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5.0.i.i:15 %trunc_ln69_14 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %s_conv1_read, i32 480, i32 487

]]></Node>
<StgValue><ssdm name="trunc_ln69_14"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
.split5.0.i.i:16 %p_Result_i_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln69_14, i8 %trunc_ln69_13, i8 %trunc_ln69_12, i8 %trunc_ln69_11, i8 %trunc_ln69_10, i8 %trunc_ln69_s, i8 %trunc_ln69_9, i8 %trunc_ln69_8, i8 %trunc_ln69_7, i8 %trunc_ln69_6, i8 %trunc_ln69_5, i8 %trunc_ln69_4, i8 %trunc_ln69_3, i8 %trunc_ln69_2, i8 %trunc_ln69_1, i8 %trunc_ln69

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split5.0.i.i:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %f1, i128 %p_Result_i_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
.split5.0.i.i:18 %br_ln284 = br void

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="170" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:6 %mul_ln1345 = mul i40 %sext_ln215, i40 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1345"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:31 %mul_ln1345_1 = mul i40 %sext_ln215_2, i40 %sext_ln215_3

]]></Node>
<StgValue><ssdm name="mul_ln1345_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:56 %mul_ln1345_2 = mul i40 %sext_ln215_4, i40 %sext_ln215_5

]]></Node>
<StgValue><ssdm name="mul_ln1345_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:81 %mul_ln1345_3 = mul i40 %sext_ln215_6, i40 %sext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1345_3"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:106 %mul_ln1345_4 = mul i40 %sext_ln215_8, i40 %sext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1345_4"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:131 %mul_ln1345_5 = mul i40 %sext_ln215_10, i40 %sext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1345_5"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:156 %mul_ln1345_6 = mul i40 %sext_ln215_12, i40 %sext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1345_6"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:181 %mul_ln1345_7 = mul i40 %sext_ln215_14, i40 %sext_ln215_15

]]></Node>
<StgValue><ssdm name="mul_ln1345_7"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:206 %mul_ln1345_8 = mul i40 %sext_ln215_16, i40 %sext_ln215_17

]]></Node>
<StgValue><ssdm name="mul_ln1345_8"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:231 %mul_ln1345_9 = mul i40 %sext_ln215_18, i40 %sext_ln215_19

]]></Node>
<StgValue><ssdm name="mul_ln1345_9"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:256 %mul_ln1345_10 = mul i40 %sext_ln215_20, i40 %sext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1345_10"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:281 %mul_ln1345_11 = mul i40 %sext_ln215_22, i40 %sext_ln215_23

]]></Node>
<StgValue><ssdm name="mul_ln1345_11"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:306 %mul_ln1345_12 = mul i40 %sext_ln215_24, i40 %sext_ln215_25

]]></Node>
<StgValue><ssdm name="mul_ln1345_12"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:331 %mul_ln1345_13 = mul i40 %sext_ln215_26, i40 %sext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1345_13"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:356 %mul_ln1345_14 = mul i40 %sext_ln215_28, i40 %sext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1345_14"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:381 %mul_ln1345_15 = mul i40 %sext_ln215_30, i40 %sext_ln215_31

]]></Node>
<StgValue><ssdm name="mul_ln1345_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:6 %mul_ln1345 = mul i40 %sext_ln215, i40 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1345"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:7 %add_ln691 = add i40 %mul_ln1345, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:31 %mul_ln1345_1 = mul i40 %sext_ln215_2, i40 %sext_ln215_3

]]></Node>
<StgValue><ssdm name="mul_ln1345_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:32 %add_ln691_2 = add i40 %mul_ln1345_1, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:56 %mul_ln1345_2 = mul i40 %sext_ln215_4, i40 %sext_ln215_5

]]></Node>
<StgValue><ssdm name="mul_ln1345_2"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:57 %add_ln691_4 = add i40 %mul_ln1345_2, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:81 %mul_ln1345_3 = mul i40 %sext_ln215_6, i40 %sext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1345_3"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:82 %add_ln691_6 = add i40 %mul_ln1345_3, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:106 %mul_ln1345_4 = mul i40 %sext_ln215_8, i40 %sext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1345_4"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:107 %add_ln691_8 = add i40 %mul_ln1345_4, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:131 %mul_ln1345_5 = mul i40 %sext_ln215_10, i40 %sext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1345_5"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:132 %add_ln691_10 = add i40 %mul_ln1345_5, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:156 %mul_ln1345_6 = mul i40 %sext_ln215_12, i40 %sext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1345_6"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:157 %add_ln691_12 = add i40 %mul_ln1345_6, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:181 %mul_ln1345_7 = mul i40 %sext_ln215_14, i40 %sext_ln215_15

]]></Node>
<StgValue><ssdm name="mul_ln1345_7"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:182 %add_ln691_14 = add i40 %mul_ln1345_7, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:206 %mul_ln1345_8 = mul i40 %sext_ln215_16, i40 %sext_ln215_17

]]></Node>
<StgValue><ssdm name="mul_ln1345_8"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:207 %add_ln691_16 = add i40 %mul_ln1345_8, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:231 %mul_ln1345_9 = mul i40 %sext_ln215_18, i40 %sext_ln215_19

]]></Node>
<StgValue><ssdm name="mul_ln1345_9"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:232 %add_ln691_18 = add i40 %mul_ln1345_9, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:256 %mul_ln1345_10 = mul i40 %sext_ln215_20, i40 %sext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1345_10"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:257 %add_ln691_20 = add i40 %mul_ln1345_10, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:281 %mul_ln1345_11 = mul i40 %sext_ln215_22, i40 %sext_ln215_23

]]></Node>
<StgValue><ssdm name="mul_ln1345_11"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:282 %add_ln691_22 = add i40 %mul_ln1345_11, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:306 %mul_ln1345_12 = mul i40 %sext_ln215_24, i40 %sext_ln215_25

]]></Node>
<StgValue><ssdm name="mul_ln1345_12"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:307 %add_ln691_24 = add i40 %mul_ln1345_12, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_24"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:331 %mul_ln1345_13 = mul i40 %sext_ln215_26, i40 %sext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1345_13"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:332 %add_ln691_26 = add i40 %mul_ln1345_13, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_26"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:356 %mul_ln1345_14 = mul i40 %sext_ln215_28, i40 %sext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1345_14"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:357 %add_ln691_28 = add i40 %mul_ln1345_14, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_28"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:381 %mul_ln1345_15 = mul i40 %sext_ln215_30, i40 %sext_ln215_31

]]></Node>
<StgValue><ssdm name="mul_ln1345_15"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:382 %add_ln691_30 = add i40 %mul_ln1345_15, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="218" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:7 %add_ln691 = add i40 %mul_ln1345, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:8 %p_Result_3_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:11 %tmp = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:32 %add_ln691_2 = add i40 %mul_ln1345_1, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:33 %p_Result_3_1_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_1_i_i"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:36 %tmp_1 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_2, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:57 %add_ln691_4 = add i40 %mul_ln1345_2, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:58 %p_Result_3_2_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_2_i_i"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:61 %tmp_2 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_4, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:82 %add_ln691_6 = add i40 %mul_ln1345_3, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:83 %p_Result_3_3_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_3_i_i"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:86 %tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_6, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:107 %add_ln691_8 = add i40 %mul_ln1345_4, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:108 %p_Result_3_4_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_8, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_4_i_i"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:111 %tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_8, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:132 %add_ln691_10 = add i40 %mul_ln1345_5, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:133 %p_Result_3_5_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_10, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_5_i_i"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:136 %tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_10, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:157 %add_ln691_12 = add i40 %mul_ln1345_6, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:158 %p_Result_3_6_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_12, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_6_i_i"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:161 %tmp_6 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_12, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:182 %add_ln691_14 = add i40 %mul_ln1345_7, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:183 %p_Result_3_7_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_14, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_7_i_i"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:186 %tmp_7 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_14, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:207 %add_ln691_16 = add i40 %mul_ln1345_8, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:208 %p_Result_3_8_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_16, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_8_i_i"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:211 %tmp_8 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_16, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:232 %add_ln691_18 = add i40 %mul_ln1345_9, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:233 %p_Result_3_9_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_18, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_9_i_i"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:236 %tmp_9 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_18, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:257 %add_ln691_20 = add i40 %mul_ln1345_10, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:258 %p_Result_3_i_i_182 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_20, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i_182"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:261 %tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_20, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:282 %add_ln691_22 = add i40 %mul_ln1345_11, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:283 %p_Result_3_10_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_22, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_10_i_i"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:286 %tmp_10 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_22, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:307 %add_ln691_24 = add i40 %mul_ln1345_12, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_24"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:308 %p_Result_3_11_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_24, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_11_i_i"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:311 %tmp_11 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_24, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:332 %add_ln691_26 = add i40 %mul_ln1345_13, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_26"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:333 %p_Result_3_12_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_26, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_12_i_i"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:336 %tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_26, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:357 %add_ln691_28 = add i40 %mul_ln1345_14, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_28"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:358 %p_Result_3_13_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_28, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_13_i_i"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:361 %tmp_13 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_28, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split.0.i.i_ifconv:382 %add_ln691_30 = add i40 %mul_ln1345_15, i40 32768

]]></Node>
<StgValue><ssdm name="add_ln691_30"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:383 %p_Result_3_14_i_i = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln691_30, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_3_14_i_i"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="23" op_0_bw="23" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:386 %tmp_14 = partselect i23 @_ssdm_op_PartSelect.i23.i40.i32.i32, i40 %add_ln691_30, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:9 %sext_ln691 = sext i16 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="sext_ln691"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:10 %sext_ln691_16 = sext i16 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="sext_ln691_16"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:12 %add_ln691_1 = add i24 %p_Result_3_i_i, i24 %sext_ln691

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:13 %add_ln297 = add i23 %tmp, i23 %sext_ln691_16

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:14 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:15 %select_ln298 = select i1 %tmp_15, i23 0, i23 %add_ln297

]]></Node>
<StgValue><ssdm name="select_ln298"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:16 %zext_ln299 = zext i23 %select_ln298

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:17 %select_ln263 = select i1 %relu, i24 %zext_ln299, i24 %add_ln691_1

]]></Node>
<StgValue><ssdm name="select_ln263"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:34 %sext_ln691_1 = sext i16 %p_Result_2_1_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_1"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:35 %sext_ln691_17 = sext i16 %p_Result_2_1_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_17"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:37 %add_ln691_3 = add i24 %p_Result_3_1_i_i, i24 %sext_ln691_1

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:38 %add_ln297_1 = add i23 %tmp_1, i23 %sext_ln691_17

]]></Node>
<StgValue><ssdm name="add_ln297_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:39 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:40 %select_ln298_1 = select i1 %tmp_17, i23 0, i23 %add_ln297_1

]]></Node>
<StgValue><ssdm name="select_ln298_1"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:41 %zext_ln299_1 = zext i23 %select_ln298_1

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:42 %select_ln263_1 = select i1 %relu, i24 %zext_ln299_1, i24 %add_ln691_3

]]></Node>
<StgValue><ssdm name="select_ln263_1"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:59 %sext_ln691_2 = sext i16 %p_Result_2_2_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_2"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:60 %sext_ln691_18 = sext i16 %p_Result_2_2_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_18"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:62 %add_ln691_5 = add i24 %p_Result_3_2_i_i, i24 %sext_ln691_2

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:63 %add_ln297_2 = add i23 %tmp_2, i23 %sext_ln691_18

]]></Node>
<StgValue><ssdm name="add_ln297_2"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:64 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:65 %select_ln298_2 = select i1 %tmp_19, i23 0, i23 %add_ln297_2

]]></Node>
<StgValue><ssdm name="select_ln298_2"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:66 %zext_ln299_2 = zext i23 %select_ln298_2

]]></Node>
<StgValue><ssdm name="zext_ln299_2"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:67 %select_ln263_2 = select i1 %relu, i24 %zext_ln299_2, i24 %add_ln691_5

]]></Node>
<StgValue><ssdm name="select_ln263_2"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:84 %sext_ln691_3 = sext i16 %p_Result_2_3_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_3"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:85 %sext_ln691_19 = sext i16 %p_Result_2_3_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_19"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:87 %add_ln691_7 = add i24 %p_Result_3_3_i_i, i24 %sext_ln691_3

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:88 %add_ln297_3 = add i23 %tmp_3, i23 %sext_ln691_19

]]></Node>
<StgValue><ssdm name="add_ln297_3"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:89 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:90 %select_ln298_3 = select i1 %tmp_21, i23 0, i23 %add_ln297_3

]]></Node>
<StgValue><ssdm name="select_ln298_3"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:91 %zext_ln299_3 = zext i23 %select_ln298_3

]]></Node>
<StgValue><ssdm name="zext_ln299_3"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:92 %select_ln263_3 = select i1 %relu, i24 %zext_ln299_3, i24 %add_ln691_7

]]></Node>
<StgValue><ssdm name="select_ln263_3"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:109 %sext_ln691_4 = sext i16 %p_Result_2_4_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_4"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:110 %sext_ln691_20 = sext i16 %p_Result_2_4_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_20"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:112 %add_ln691_9 = add i24 %p_Result_3_4_i_i, i24 %sext_ln691_4

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:113 %add_ln297_4 = add i23 %tmp_4, i23 %sext_ln691_20

]]></Node>
<StgValue><ssdm name="add_ln297_4"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:114 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:115 %select_ln298_4 = select i1 %tmp_23, i23 0, i23 %add_ln297_4

]]></Node>
<StgValue><ssdm name="select_ln298_4"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:116 %zext_ln299_4 = zext i23 %select_ln298_4

]]></Node>
<StgValue><ssdm name="zext_ln299_4"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:117 %select_ln263_4 = select i1 %relu, i24 %zext_ln299_4, i24 %add_ln691_9

]]></Node>
<StgValue><ssdm name="select_ln263_4"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:134 %sext_ln691_5 = sext i16 %p_Result_2_5_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_5"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:135 %sext_ln691_21 = sext i16 %p_Result_2_5_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_21"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:137 %add_ln691_11 = add i24 %p_Result_3_5_i_i, i24 %sext_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:138 %add_ln297_5 = add i23 %tmp_5, i23 %sext_ln691_21

]]></Node>
<StgValue><ssdm name="add_ln297_5"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:139 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:140 %select_ln298_5 = select i1 %tmp_25, i23 0, i23 %add_ln297_5

]]></Node>
<StgValue><ssdm name="select_ln298_5"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:141 %zext_ln299_5 = zext i23 %select_ln298_5

]]></Node>
<StgValue><ssdm name="zext_ln299_5"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:142 %select_ln263_5 = select i1 %relu, i24 %zext_ln299_5, i24 %add_ln691_11

]]></Node>
<StgValue><ssdm name="select_ln263_5"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:159 %sext_ln691_6 = sext i16 %p_Result_2_6_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_6"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:160 %sext_ln691_22 = sext i16 %p_Result_2_6_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_22"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:162 %add_ln691_13 = add i24 %p_Result_3_6_i_i, i24 %sext_ln691_6

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:163 %add_ln297_6 = add i23 %tmp_6, i23 %sext_ln691_22

]]></Node>
<StgValue><ssdm name="add_ln297_6"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:164 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:165 %select_ln298_6 = select i1 %tmp_27, i23 0, i23 %add_ln297_6

]]></Node>
<StgValue><ssdm name="select_ln298_6"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:166 %zext_ln299_6 = zext i23 %select_ln298_6

]]></Node>
<StgValue><ssdm name="zext_ln299_6"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:167 %select_ln263_6 = select i1 %relu, i24 %zext_ln299_6, i24 %add_ln691_13

]]></Node>
<StgValue><ssdm name="select_ln263_6"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:184 %sext_ln691_7 = sext i16 %p_Result_2_7_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_7"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:185 %sext_ln691_23 = sext i16 %p_Result_2_7_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_23"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:187 %add_ln691_15 = add i24 %p_Result_3_7_i_i, i24 %sext_ln691_7

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:188 %add_ln297_7 = add i23 %tmp_7, i23 %sext_ln691_23

]]></Node>
<StgValue><ssdm name="add_ln297_7"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:189 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:190 %select_ln298_7 = select i1 %tmp_29, i23 0, i23 %add_ln297_7

]]></Node>
<StgValue><ssdm name="select_ln298_7"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:191 %zext_ln299_7 = zext i23 %select_ln298_7

]]></Node>
<StgValue><ssdm name="zext_ln299_7"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:192 %select_ln263_7 = select i1 %relu, i24 %zext_ln299_7, i24 %add_ln691_15

]]></Node>
<StgValue><ssdm name="select_ln263_7"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:209 %sext_ln691_8 = sext i16 %p_Result_2_8_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_8"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:210 %sext_ln691_24 = sext i16 %p_Result_2_8_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_24"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:212 %add_ln691_17 = add i24 %p_Result_3_8_i_i, i24 %sext_ln691_8

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:213 %add_ln297_8 = add i23 %tmp_8, i23 %sext_ln691_24

]]></Node>
<StgValue><ssdm name="add_ln297_8"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:214 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_17, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:215 %select_ln298_8 = select i1 %tmp_31, i23 0, i23 %add_ln297_8

]]></Node>
<StgValue><ssdm name="select_ln298_8"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:216 %zext_ln299_8 = zext i23 %select_ln298_8

]]></Node>
<StgValue><ssdm name="zext_ln299_8"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:217 %select_ln263_8 = select i1 %relu, i24 %zext_ln299_8, i24 %add_ln691_17

]]></Node>
<StgValue><ssdm name="select_ln263_8"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:234 %sext_ln691_9 = sext i16 %p_Result_2_9_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_9"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:235 %sext_ln691_25 = sext i16 %p_Result_2_9_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_25"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:237 %add_ln691_19 = add i24 %p_Result_3_9_i_i, i24 %sext_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_19"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:238 %add_ln297_9 = add i23 %tmp_9, i23 %sext_ln691_25

]]></Node>
<StgValue><ssdm name="add_ln297_9"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:239 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:240 %select_ln298_9 = select i1 %tmp_33, i23 0, i23 %add_ln297_9

]]></Node>
<StgValue><ssdm name="select_ln298_9"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:241 %zext_ln299_9 = zext i23 %select_ln298_9

]]></Node>
<StgValue><ssdm name="zext_ln299_9"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:242 %select_ln263_9 = select i1 %relu, i24 %zext_ln299_9, i24 %add_ln691_19

]]></Node>
<StgValue><ssdm name="select_ln263_9"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:259 %sext_ln691_10 = sext i16 %p_Result_2_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_10"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:260 %sext_ln691_26 = sext i16 %p_Result_2_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_26"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:262 %add_ln691_21 = add i24 %p_Result_3_i_i_182, i24 %sext_ln691_10

]]></Node>
<StgValue><ssdm name="add_ln691_21"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:263 %add_ln297_10 = add i23 %tmp_s, i23 %sext_ln691_26

]]></Node>
<StgValue><ssdm name="add_ln297_10"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:264 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:265 %select_ln298_10 = select i1 %tmp_35, i23 0, i23 %add_ln297_10

]]></Node>
<StgValue><ssdm name="select_ln298_10"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:266 %zext_ln299_10 = zext i23 %select_ln298_10

]]></Node>
<StgValue><ssdm name="zext_ln299_10"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:267 %select_ln263_10 = select i1 %relu, i24 %zext_ln299_10, i24 %add_ln691_21

]]></Node>
<StgValue><ssdm name="select_ln263_10"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:284 %sext_ln691_11 = sext i16 %p_Result_2_10_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_11"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:285 %sext_ln691_27 = sext i16 %p_Result_2_10_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_27"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:287 %add_ln691_23 = add i24 %p_Result_3_10_i_i, i24 %sext_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln691_23"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:288 %add_ln297_11 = add i23 %tmp_10, i23 %sext_ln691_27

]]></Node>
<StgValue><ssdm name="add_ln297_11"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:289 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:290 %select_ln298_11 = select i1 %tmp_37, i23 0, i23 %add_ln297_11

]]></Node>
<StgValue><ssdm name="select_ln298_11"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:291 %zext_ln299_11 = zext i23 %select_ln298_11

]]></Node>
<StgValue><ssdm name="zext_ln299_11"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:292 %select_ln263_11 = select i1 %relu, i24 %zext_ln299_11, i24 %add_ln691_23

]]></Node>
<StgValue><ssdm name="select_ln263_11"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:309 %sext_ln691_12 = sext i16 %p_Result_2_11_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_12"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:310 %sext_ln691_28 = sext i16 %p_Result_2_11_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_28"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:312 %add_ln691_25 = add i24 %p_Result_3_11_i_i, i24 %sext_ln691_12

]]></Node>
<StgValue><ssdm name="add_ln691_25"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:313 %add_ln297_12 = add i23 %tmp_11, i23 %sext_ln691_28

]]></Node>
<StgValue><ssdm name="add_ln297_12"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:314 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_25, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:315 %select_ln298_12 = select i1 %tmp_39, i23 0, i23 %add_ln297_12

]]></Node>
<StgValue><ssdm name="select_ln298_12"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:316 %zext_ln299_12 = zext i23 %select_ln298_12

]]></Node>
<StgValue><ssdm name="zext_ln299_12"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:317 %select_ln263_12 = select i1 %relu, i24 %zext_ln299_12, i24 %add_ln691_25

]]></Node>
<StgValue><ssdm name="select_ln263_12"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:334 %sext_ln691_13 = sext i16 %p_Result_2_12_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_13"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:335 %sext_ln691_29 = sext i16 %p_Result_2_12_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_29"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:337 %add_ln691_27 = add i24 %p_Result_3_12_i_i, i24 %sext_ln691_13

]]></Node>
<StgValue><ssdm name="add_ln691_27"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:338 %add_ln297_13 = add i23 %tmp_12, i23 %sext_ln691_29

]]></Node>
<StgValue><ssdm name="add_ln297_13"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:339 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_27, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:340 %select_ln298_13 = select i1 %tmp_41, i23 0, i23 %add_ln297_13

]]></Node>
<StgValue><ssdm name="select_ln298_13"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:341 %zext_ln299_13 = zext i23 %select_ln298_13

]]></Node>
<StgValue><ssdm name="zext_ln299_13"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:342 %select_ln263_13 = select i1 %relu, i24 %zext_ln299_13, i24 %add_ln691_27

]]></Node>
<StgValue><ssdm name="select_ln263_13"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:359 %sext_ln691_14 = sext i16 %p_Result_2_13_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_14"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:360 %sext_ln691_30 = sext i16 %p_Result_2_13_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_30"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:362 %add_ln691_29 = add i24 %p_Result_3_13_i_i, i24 %sext_ln691_14

]]></Node>
<StgValue><ssdm name="add_ln691_29"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:363 %add_ln297_14 = add i23 %tmp_13, i23 %sext_ln691_30

]]></Node>
<StgValue><ssdm name="add_ln297_14"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:364 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_29, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:365 %select_ln298_14 = select i1 %tmp_43, i23 0, i23 %add_ln297_14

]]></Node>
<StgValue><ssdm name="select_ln298_14"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:366 %zext_ln299_14 = zext i23 %select_ln298_14

]]></Node>
<StgValue><ssdm name="zext_ln299_14"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:367 %select_ln263_14 = select i1 %relu, i24 %zext_ln299_14, i24 %add_ln691_29

]]></Node>
<StgValue><ssdm name="select_ln263_14"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:384 %sext_ln691_15 = sext i16 %p_Result_2_14_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_15"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="16">
<![CDATA[
.split.0.i.i_ifconv:385 %sext_ln691_31 = sext i16 %p_Result_2_14_i_i

]]></Node>
<StgValue><ssdm name="sext_ln691_31"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:387 %add_ln691_31 = add i24 %p_Result_3_14_i_i, i24 %sext_ln691_15

]]></Node>
<StgValue><ssdm name="add_ln691_31"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0.i.i_ifconv:388 %add_ln297_15 = add i23 %tmp_14, i23 %sext_ln691_31

]]></Node>
<StgValue><ssdm name="add_ln297_15"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
.split.0.i.i_ifconv:389 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln691_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.split.0.i.i_ifconv:390 %select_ln298_15 = select i1 %tmp_45, i23 0, i23 %add_ln297_15

]]></Node>
<StgValue><ssdm name="select_ln298_15"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
<literal name="relu" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="23">
<![CDATA[
.split.0.i.i_ifconv:391 %zext_ln299_15 = zext i23 %select_ln298_15

]]></Node>
<StgValue><ssdm name="zext_ln299_15"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split.0.i.i_ifconv:392 %select_ln263_15 = select i1 %relu, i24 %zext_ln299_15, i24 %add_ln691_31

]]></Node>
<StgValue><ssdm name="select_ln263_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="394" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:19 %add_ln692 = add i24 %select_ln263, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:20 %tmp_16 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:21 %icmp_ln886 = icmp_sgt  i17 %tmp_16, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:22 %icmp_ln878 = icmp_slt  i24 %add_ln692, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:44 %add_ln692_1 = add i24 %select_ln263_1, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_1"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:45 %tmp_18 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_1, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:46 %icmp_ln886_1 = icmp_sgt  i17 %tmp_18, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:47 %icmp_ln878_1 = icmp_slt  i24 %add_ln692_1, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:69 %add_ln692_2 = add i24 %select_ln263_2, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_2"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:70 %tmp_20 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_2, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:71 %icmp_ln886_2 = icmp_sgt  i17 %tmp_20, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:72 %icmp_ln878_2 = icmp_slt  i24 %add_ln692_2, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:94 %add_ln692_3 = add i24 %select_ln263_3, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_3"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:95 %tmp_22 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_3, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:96 %icmp_ln886_3 = icmp_sgt  i17 %tmp_22, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:97 %icmp_ln878_3 = icmp_slt  i24 %add_ln692_3, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:119 %add_ln692_4 = add i24 %select_ln263_4, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_4"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:120 %tmp_24 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_4, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:121 %icmp_ln886_4 = icmp_sgt  i17 %tmp_24, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_4"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:122 %icmp_ln878_4 = icmp_slt  i24 %add_ln692_4, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:144 %add_ln692_5 = add i24 %select_ln263_5, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_5"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:145 %tmp_26 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_5, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:146 %icmp_ln886_5 = icmp_sgt  i17 %tmp_26, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:147 %icmp_ln878_5 = icmp_slt  i24 %add_ln692_5, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:169 %add_ln692_6 = add i24 %select_ln263_6, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_6"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:170 %tmp_28 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_6, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:171 %icmp_ln886_6 = icmp_sgt  i17 %tmp_28, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_6"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:172 %icmp_ln878_6 = icmp_slt  i24 %add_ln692_6, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:194 %add_ln692_7 = add i24 %select_ln263_7, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_7"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:195 %tmp_30 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_7, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:196 %icmp_ln886_7 = icmp_sgt  i17 %tmp_30, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_7"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:197 %icmp_ln878_7 = icmp_slt  i24 %add_ln692_7, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:219 %add_ln692_8 = add i24 %select_ln263_8, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_8"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:220 %tmp_32 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_8, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:221 %icmp_ln886_8 = icmp_sgt  i17 %tmp_32, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_8"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:222 %icmp_ln878_8 = icmp_slt  i24 %add_ln692_8, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_8"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:244 %add_ln692_9 = add i24 %select_ln263_9, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_9"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:245 %tmp_34 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_9, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:246 %icmp_ln886_9 = icmp_sgt  i17 %tmp_34, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_9"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:247 %icmp_ln878_9 = icmp_slt  i24 %add_ln692_9, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_9"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:269 %add_ln692_10 = add i24 %select_ln263_10, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_10"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:270 %tmp_36 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_10, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:271 %icmp_ln886_10 = icmp_sgt  i17 %tmp_36, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_10"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:272 %icmp_ln878_10 = icmp_slt  i24 %add_ln692_10, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_10"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:294 %add_ln692_11 = add i24 %select_ln263_11, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_11"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:295 %tmp_38 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_11, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:296 %icmp_ln886_11 = icmp_sgt  i17 %tmp_38, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_11"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:297 %icmp_ln878_11 = icmp_slt  i24 %add_ln692_11, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:319 %add_ln692_12 = add i24 %select_ln263_12, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_12"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:320 %tmp_40 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_12, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:321 %icmp_ln886_12 = icmp_sgt  i17 %tmp_40, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_12"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:322 %icmp_ln878_12 = icmp_slt  i24 %add_ln692_12, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:344 %add_ln692_13 = add i24 %select_ln263_13, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_13"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:345 %tmp_42 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_13, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:346 %icmp_ln886_13 = icmp_sgt  i17 %tmp_42, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_13"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:347 %icmp_ln878_13 = icmp_slt  i24 %add_ln692_13, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:369 %add_ln692_14 = add i24 %select_ln263_14, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_14"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:370 %tmp_44 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_14, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:371 %icmp_ln886_14 = icmp_sgt  i17 %tmp_44, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_14"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:372 %icmp_ln878_14 = icmp_slt  i24 %add_ln692_14, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:394 %add_ln692_15 = add i24 %select_ln263_15, i24 16777088

]]></Node>
<StgValue><ssdm name="add_ln692_15"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0.i.i_ifconv:395 %tmp_46 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %add_ln692_15, i32 7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0.i.i_ifconv:396 %icmp_ln886_15 = icmp_sgt  i17 %tmp_46, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_15"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0.i.i_ifconv:397 %icmp_ln878_15 = icmp_slt  i24 %add_ln692_15, i24 16777088

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:18 %trunc_ln692 = trunc i24 %select_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln692"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:23 %xor_ln69 = xor i8 %trunc_ln692, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:24 %select_ln69 = select i1 %icmp_ln886, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:25 %or_ln69 = or i1 %icmp_ln886, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:26 %select_ln69_1 = select i1 %or_ln69, i8 %select_ln69, i8 %xor_ln69

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:43 %trunc_ln692_1 = trunc i24 %select_ln263_1

]]></Node>
<StgValue><ssdm name="trunc_ln692_1"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:48 %xor_ln69_1 = xor i8 %trunc_ln692_1, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_1"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:49 %select_ln69_2 = select i1 %icmp_ln886_1, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:50 %or_ln69_1 = or i1 %icmp_ln886_1, i1 %icmp_ln878_1

]]></Node>
<StgValue><ssdm name="or_ln69_1"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:51 %select_ln69_3 = select i1 %or_ln69_1, i8 %select_ln69_2, i8 %xor_ln69_1

]]></Node>
<StgValue><ssdm name="select_ln69_3"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:68 %trunc_ln692_2 = trunc i24 %select_ln263_2

]]></Node>
<StgValue><ssdm name="trunc_ln692_2"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:73 %xor_ln69_2 = xor i8 %trunc_ln692_2, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_2"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:74 %select_ln69_4 = select i1 %icmp_ln886_2, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_4"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:75 %or_ln69_2 = or i1 %icmp_ln886_2, i1 %icmp_ln878_2

]]></Node>
<StgValue><ssdm name="or_ln69_2"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:76 %select_ln69_5 = select i1 %or_ln69_2, i8 %select_ln69_4, i8 %xor_ln69_2

]]></Node>
<StgValue><ssdm name="select_ln69_5"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:93 %trunc_ln692_3 = trunc i24 %select_ln263_3

]]></Node>
<StgValue><ssdm name="trunc_ln692_3"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:98 %xor_ln69_3 = xor i8 %trunc_ln692_3, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_3"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:99 %select_ln69_6 = select i1 %icmp_ln886_3, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_6"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:100 %or_ln69_3 = or i1 %icmp_ln886_3, i1 %icmp_ln878_3

]]></Node>
<StgValue><ssdm name="or_ln69_3"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:101 %select_ln69_7 = select i1 %or_ln69_3, i8 %select_ln69_6, i8 %xor_ln69_3

]]></Node>
<StgValue><ssdm name="select_ln69_7"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:118 %trunc_ln692_4 = trunc i24 %select_ln263_4

]]></Node>
<StgValue><ssdm name="trunc_ln692_4"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:123 %xor_ln69_4 = xor i8 %trunc_ln692_4, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_4"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:124 %select_ln69_8 = select i1 %icmp_ln886_4, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_8"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:125 %or_ln69_4 = or i1 %icmp_ln886_4, i1 %icmp_ln878_4

]]></Node>
<StgValue><ssdm name="or_ln69_4"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:126 %select_ln69_9 = select i1 %or_ln69_4, i8 %select_ln69_8, i8 %xor_ln69_4

]]></Node>
<StgValue><ssdm name="select_ln69_9"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:143 %trunc_ln692_5 = trunc i24 %select_ln263_5

]]></Node>
<StgValue><ssdm name="trunc_ln692_5"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:148 %xor_ln69_5 = xor i8 %trunc_ln692_5, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_5"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:149 %select_ln69_10 = select i1 %icmp_ln886_5, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_10"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:150 %or_ln69_5 = or i1 %icmp_ln886_5, i1 %icmp_ln878_5

]]></Node>
<StgValue><ssdm name="or_ln69_5"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:151 %select_ln69_11 = select i1 %or_ln69_5, i8 %select_ln69_10, i8 %xor_ln69_5

]]></Node>
<StgValue><ssdm name="select_ln69_11"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:168 %trunc_ln692_6 = trunc i24 %select_ln263_6

]]></Node>
<StgValue><ssdm name="trunc_ln692_6"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:173 %xor_ln69_6 = xor i8 %trunc_ln692_6, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_6"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:174 %select_ln69_12 = select i1 %icmp_ln886_6, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_12"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:175 %or_ln69_6 = or i1 %icmp_ln886_6, i1 %icmp_ln878_6

]]></Node>
<StgValue><ssdm name="or_ln69_6"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:176 %select_ln69_13 = select i1 %or_ln69_6, i8 %select_ln69_12, i8 %xor_ln69_6

]]></Node>
<StgValue><ssdm name="select_ln69_13"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:193 %trunc_ln692_7 = trunc i24 %select_ln263_7

]]></Node>
<StgValue><ssdm name="trunc_ln692_7"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:198 %xor_ln69_7 = xor i8 %trunc_ln692_7, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_7"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:199 %select_ln69_14 = select i1 %icmp_ln886_7, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_14"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:200 %or_ln69_7 = or i1 %icmp_ln886_7, i1 %icmp_ln878_7

]]></Node>
<StgValue><ssdm name="or_ln69_7"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:201 %select_ln69_15 = select i1 %or_ln69_7, i8 %select_ln69_14, i8 %xor_ln69_7

]]></Node>
<StgValue><ssdm name="select_ln69_15"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:218 %trunc_ln692_8 = trunc i24 %select_ln263_8

]]></Node>
<StgValue><ssdm name="trunc_ln692_8"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:223 %xor_ln69_8 = xor i8 %trunc_ln692_8, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_8"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:224 %select_ln69_16 = select i1 %icmp_ln886_8, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_16"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:225 %or_ln69_8 = or i1 %icmp_ln886_8, i1 %icmp_ln878_8

]]></Node>
<StgValue><ssdm name="or_ln69_8"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:226 %select_ln69_17 = select i1 %or_ln69_8, i8 %select_ln69_16, i8 %xor_ln69_8

]]></Node>
<StgValue><ssdm name="select_ln69_17"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:243 %trunc_ln692_9 = trunc i24 %select_ln263_9

]]></Node>
<StgValue><ssdm name="trunc_ln692_9"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:248 %xor_ln69_9 = xor i8 %trunc_ln692_9, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_9"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:249 %select_ln69_18 = select i1 %icmp_ln886_9, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_18"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:250 %or_ln69_9 = or i1 %icmp_ln886_9, i1 %icmp_ln878_9

]]></Node>
<StgValue><ssdm name="or_ln69_9"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:251 %select_ln69_19 = select i1 %or_ln69_9, i8 %select_ln69_18, i8 %xor_ln69_9

]]></Node>
<StgValue><ssdm name="select_ln69_19"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:268 %trunc_ln692_10 = trunc i24 %select_ln263_10

]]></Node>
<StgValue><ssdm name="trunc_ln692_10"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:273 %xor_ln69_10 = xor i8 %trunc_ln692_10, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_10"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:274 %select_ln69_20 = select i1 %icmp_ln886_10, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_20"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:275 %or_ln69_10 = or i1 %icmp_ln886_10, i1 %icmp_ln878_10

]]></Node>
<StgValue><ssdm name="or_ln69_10"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:276 %select_ln69_21 = select i1 %or_ln69_10, i8 %select_ln69_20, i8 %xor_ln69_10

]]></Node>
<StgValue><ssdm name="select_ln69_21"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:293 %trunc_ln692_11 = trunc i24 %select_ln263_11

]]></Node>
<StgValue><ssdm name="trunc_ln692_11"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:298 %xor_ln69_11 = xor i8 %trunc_ln692_11, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_11"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:299 %select_ln69_22 = select i1 %icmp_ln886_11, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_22"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:300 %or_ln69_11 = or i1 %icmp_ln886_11, i1 %icmp_ln878_11

]]></Node>
<StgValue><ssdm name="or_ln69_11"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:301 %select_ln69_23 = select i1 %or_ln69_11, i8 %select_ln69_22, i8 %xor_ln69_11

]]></Node>
<StgValue><ssdm name="select_ln69_23"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:318 %trunc_ln692_12 = trunc i24 %select_ln263_12

]]></Node>
<StgValue><ssdm name="trunc_ln692_12"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:323 %xor_ln69_12 = xor i8 %trunc_ln692_12, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_12"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:324 %select_ln69_24 = select i1 %icmp_ln886_12, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_24"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:325 %or_ln69_12 = or i1 %icmp_ln886_12, i1 %icmp_ln878_12

]]></Node>
<StgValue><ssdm name="or_ln69_12"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:326 %select_ln69_25 = select i1 %or_ln69_12, i8 %select_ln69_24, i8 %xor_ln69_12

]]></Node>
<StgValue><ssdm name="select_ln69_25"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:343 %trunc_ln692_13 = trunc i24 %select_ln263_13

]]></Node>
<StgValue><ssdm name="trunc_ln692_13"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:348 %xor_ln69_13 = xor i8 %trunc_ln692_13, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_13"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:349 %select_ln69_26 = select i1 %icmp_ln886_13, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_26"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:350 %or_ln69_13 = or i1 %icmp_ln886_13, i1 %icmp_ln878_13

]]></Node>
<StgValue><ssdm name="or_ln69_13"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:351 %select_ln69_27 = select i1 %or_ln69_13, i8 %select_ln69_26, i8 %xor_ln69_13

]]></Node>
<StgValue><ssdm name="select_ln69_27"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:368 %trunc_ln692_14 = trunc i24 %select_ln263_14

]]></Node>
<StgValue><ssdm name="trunc_ln692_14"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:373 %xor_ln69_14 = xor i8 %trunc_ln692_14, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_14"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:374 %select_ln69_28 = select i1 %icmp_ln886_14, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_28"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:375 %or_ln69_14 = or i1 %icmp_ln886_14, i1 %icmp_ln878_14

]]></Node>
<StgValue><ssdm name="or_ln69_14"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:376 %select_ln69_29 = select i1 %or_ln69_14, i8 %select_ln69_28, i8 %xor_ln69_14

]]></Node>
<StgValue><ssdm name="select_ln69_29"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="24">
<![CDATA[
.split.0.i.i_ifconv:393 %trunc_ln692_15 = trunc i24 %select_ln263_15

]]></Node>
<StgValue><ssdm name="trunc_ln692_15"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0.i.i_ifconv:398 %xor_ln69_15 = xor i8 %trunc_ln692_15, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln69_15"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:399 %select_ln69_30 = select i1 %icmp_ln886_15, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln69_30"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0.i.i_ifconv:400 %or_ln69_15 = or i1 %icmp_ln886_15, i1 %icmp_ln878_15

]]></Node>
<StgValue><ssdm name="or_ln69_15"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0.i.i_ifconv:401 %select_ln69_31 = select i1 %or_ln69_15, i8 %select_ln69_30, i8 %xor_ln69_15

]]></Node>
<StgValue><ssdm name="select_ln69_31"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
.split.0.i.i_ifconv:402 %p_Result_4_i_i = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln69_31, i8 %select_ln69_29, i8 %select_ln69_27, i8 %select_ln69_25, i8 %select_ln69_23, i8 %select_ln69_21, i8 %select_ln69_19, i8 %select_ln69_17, i8 %select_ln69_15, i8 %select_ln69_13, i8 %select_ln69_11, i8 %select_ln69_9, i8 %select_ln69_7, i8 %select_ln69_5, i8 %select_ln69_3, i8 %select_ln69_1

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split.0.i.i_ifconv:403 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %f1, i128 %p_Result_4_i_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="skip" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.split.0.i.i_ifconv:404 %br_ln309 = br void

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0">
<![CDATA[
.exit:0 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
