{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580999370969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580999370969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 15:29:30 2020 " "Processing started: Thu Feb 06 15:29:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580999370969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580999370969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Demo -c Lab2Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Demo -c Lab2Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580999370970 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580999371410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/strelica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/strelica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 strelica " "Found entity 1: strelica" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/detectchange.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/detectchange.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DetectChange " "Found entity 1: DetectChange" {  } { { "moduli/DetectChange.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "moduli/MUL.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/addx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/addx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDX-rtl " "Found design unit 1: ADDX-rtl" {  } { { "moduli/ADDX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADDX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371825 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDX " "Found entity 1: ADDX" {  } { { "moduli/ADDX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADDX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mp4x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/mp4x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP4X-rtl " "Found design unit 1: MP4X-rtl" {  } { { "moduli/MP4X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MP4X.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371829 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP4X " "Found entity 1: MP4X" {  } { { "moduli/MP4X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MP4X.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/pcd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/pcd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pCD8 " "Found entity 1: pCD8" {  } { { "moduli/pCD8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pCD8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mousetransceiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mousetransceiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseTransceiver " "Found entity 1: MouseTransceiver" {  } { { "moduli/MouseTransceiver.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mouseinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mouseinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseInterface " "Found entity 1: MouseInterface" {  } { { "moduli/MouseInterface.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/sub10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/sub10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB10 " "Found entity 1: SUB10" {  } { { "moduli/SUB10.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/SUB10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/binary2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/binary2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCD-rtl " "Found design unit 1: Binary2BCD-rtl" {  } { { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/7_segment_digit_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/7_segment_digit_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_digit_interface-rtl " "Found design unit 1: seven_segment_digit_interface-rtl" {  } { { "moduli/7_segment_digit_interface.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/7_segment_digit_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371850 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_digit_interface " "Found entity 1: seven_segment_digit_interface" {  } { { "moduli/7_segment_digit_interface.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/7_segment_digit_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/add10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/add10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD10 " "Found entity 1: ADD10" {  } { { "moduli/ADD10.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADD10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "moduli/ADD1.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADD1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/transmit_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/transmit_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_test " "Found entity 1: transmit_test" {  } { { "moduli/transmit_test.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/transmit_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/transceiver3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/transceiver3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Transceiver3 " "Found entity 1: Transceiver3" {  } { { "moduli/Transceiver3.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Transceiver3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/risingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/risingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "moduli/RisingEdge.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/RisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/reg11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG11 " "Found entity 1: REG11" {  } { { "moduli/REG11.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG6-reg6 " "Found design unit 1: REG6-reg6" {  } { { "moduli/REG6.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG6.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371873 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG6 " "Found entity 1: REG6" {  } { { "moduli/REG6.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG5-reg5 " "Found design unit 1: REG5-reg5" {  } { { "moduli/REG5.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG5.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371876 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG5 " "Found entity 1: REG5" {  } { { "moduli/REG5.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG2-reg2 " "Found design unit 1: REG2-reg2" {  } { { "moduli/REG2.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371881 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG2 " "Found entity 1: REG2" {  } { { "moduli/REG2.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg1_ld_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/reg1_ld_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_LD_INC " "Found entity 1: REG1_LD_INC" {  } { { "moduli/REG1_LD_INC.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1_LD_INC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg1_inc_cl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/reg1_inc_cl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "moduli/REG1_INC_CL.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1_INC_CL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduli/reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG1-reg1 " "Found design unit 1: REG1-reg1" {  } { { "moduli/REG1.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371890 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG1 " "Found entity 1: REG1" {  } { { "moduli/REG1.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/REG1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/mousecontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/mousecontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseController " "Found entity 1: MouseController" {  } { { "moduli/MouseController.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "moduli/Debouncer.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/dc8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/dc8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DC8 " "Found entity 1: DC8" {  } { { "moduli/DC8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DC8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xomreza.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xomreza.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOMreza " "Found entity 1: XOMreza" {  } { { "XOMreza.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer1 " "Found entity 1: Layer1" {  } { { "Layer1.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file layer0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Layer0 " "Found entity 1: Layer0" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Demo " "Found entity 1: Lab2Demo" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "REGX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/REGX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371915 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "REGX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/REGX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp2x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "MP2X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/MP2X.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371918 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "MP2X.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/MP2X.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "CONSTX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CONSTX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371921 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "CONSTX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CONSTX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "CMPX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CMPX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371924 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "CMPX.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CMPX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-rtl " "Found design unit 1: CLK_DIVIDER-rtl" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CLK_DIVIDER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371927 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/CLK_DIVIDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/pomeranje_strelice.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/pomeranje_strelice.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pomeranje_strelice " "Found entity 1: pomeranje_strelice" {  } { { "moduli/pomeranje_strelice.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pomeranje_strelice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/igra.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/igra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 igra " "Found entity 1: igra" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/krugprovera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/krugprovera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 krugProvera " "Found entity 1: krugProvera" {  } { { "moduli/krugProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcrtanje.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xcrtanje.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Xcrtanje " "Found entity 1: Xcrtanje" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/uslovpolja.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/uslovpolja.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UslovPolja " "Found entity 1: UslovPolja" {  } { { "moduli/UslovPolja.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/UslovPolja.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/xopolje.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/xopolje.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOPolje " "Found entity 1: XOPolje" {  } { { "moduli/XOPolje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XOPolje.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/proverapobede.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/proverapobede.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProveraPobede " "Found entity 1: ProveraPobede" {  } { { "moduli/ProveraPobede.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ProveraPobede.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/loadingscreen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/loadingscreen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LoadingScreen " "Found entity 1: LoadingScreen" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/polukrug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/polukrug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PoluKrug " "Found entity 1: PoluKrug" {  } { { "moduli/PoluKrug.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/PoluKrug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/or12_26.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/or12_26.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR12_26 " "Found entity 1: OR12_26" {  } { { "moduli/OR12_26.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/OR12_26.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/poljepobede.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/poljepobede.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PoljePobede " "Found entity 1: PoljePobede" {  } { { "moduli/PoljePobede.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/PoljePobede.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/oprovera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/oprovera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OProvera " "Found entity 1: OProvera" {  } { { "moduli/OProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/OProvera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduli/xcrtanjels.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moduli/xcrtanjels.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XCrtanjeLS " "Found entity 1: XCrtanjeLS" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xxxx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xxxx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xxxx " "Found entity 1: xxxx" {  } { { "xxxx.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/xxxx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999371972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999371972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Demo " "Elaborating entity \"Lab2Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580999372115 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena1\[3..0\] crvena " "Bus \"crvena1\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 368 680 758 384 "crvena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena1\[3..0\] zelena " "Bus \"zelena1\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 384 680 762 400 "zelena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava1\[3..0\] plava " "Bus \"plava1\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 400 680 759 416 "plava1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena2\[3..0\] crvena " "Bus \"crvena2\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 320 200 286 336 "crvena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena2\[3..0\] zelena " "Bus \"zelena2\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 336 200 282 352 "zelena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava2\[3..0\] plava " "Bus \"plava2\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 200 279 368 "plava2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena3\[3..0\] crvena " "Bus \"crvena3\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 872 264 368 888 "crvena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena3\[3..0\] zelena " "Bus \"zelena3\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 888 264 368 904 "zelena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372119 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava3\[3..0\] plava " "Bus \"plava3\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 920 264 368 936 "plava3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena0\[3..0\] crvena " "Bus \"crvena0\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 120 800 886 136 "crvena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena0\[3..0\] zelena " "Bus \"zelena0\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 136 800 882 152 "zelena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava0\[3..0\] plava " "Bus \"plava0\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 800 879 168 "plava0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena0\[3..0\] crvena " "Bus \"crvena0\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 608 674 640 "crvena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena1\[3..0\] crvena " "Bus \"crvena1\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 640 616 702 656 "crvena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena2\[3..0\] crvena " "Bus \"crvena2\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 656 616 702 672 "crvena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "crvena3\[3..0\] crvena " "Bus \"crvena3\[3..0\]\" found using same base name as \"crvena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 672 560 664 688 "crvena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena0\[3..0\] zelena " "Bus \"zelena0\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 808 616 678 824 "zelena0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena1\[3..0\] zelena " "Bus \"zelena1\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 824 624 706 840 "zelena1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena2\[3..0\] zelena " "Bus \"zelena2\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 840 624 706 856 "zelena2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "zelena3\[3..0\] zelena " "Bus \"zelena3\[3..0\]\" found using same base name as \"zelena\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 856 568 672 872 "zelena3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372120 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava0\[3..0\] plava " "Bus \"plava0\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 984 616 675 1000 "plava0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372121 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava1\[3..0\] plava " "Bus \"plava1\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1000 624 703 1016 "plava1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372121 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava2\[3..0\] plava " "Bus \"plava2\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1016 624 703 1032 "plava2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372121 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "plava3\[3..0\] plava " "Bus \"plava3\[3..0\]\" found using same base name as \"plava\", which might lead to a name conflict." {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1032 568 672 1048 "plava3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372121 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena " "Converted elements in bus name \"crvena\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena\[3..0\] crvena3..0 " "Converted element name(s) from \"crvena\[3..0\]\" to \"crvena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 1360 1440 164 "crvena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena\[3..0\] crvena3..0 " "Converted element name(s) from \"crvena\[3..0\]\" to \"crvena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 648 784 860 664 "crvena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 1360 1440 164 "crvena\[3..0\]" "" } { 648 784 860 664 "crvena\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena0 " "Converted elements in bus name \"crvena0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena0\[3..0\] crvena03..0 " "Converted element name(s) from \"crvena0\[3..0\]\" to \"crvena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 120 800 886 136 "crvena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena0\[3..0\] crvena03..0 " "Converted element name(s) from \"crvena0\[3..0\]\" to \"crvena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 608 674 640 "crvena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 120 800 886 136 "crvena0\[3..0\]" "" } { 624 608 674 640 "crvena0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena1 " "Converted elements in bus name \"crvena1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena1\[3..0\] crvena13..0 " "Converted element name(s) from \"crvena1\[3..0\]\" to \"crvena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 368 680 758 384 "crvena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena1\[3..0\] crvena13..0 " "Converted element name(s) from \"crvena1\[3..0\]\" to \"crvena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 640 616 702 656 "crvena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 368 680 758 384 "crvena1\[3..0\]" "" } { 640 616 702 656 "crvena1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena2 " "Converted elements in bus name \"crvena2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena2\[3..0\] crvena23..0 " "Converted element name(s) from \"crvena2\[3..0\]\" to \"crvena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 320 200 286 336 "crvena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena2\[3..0\] crvena23..0 " "Converted element name(s) from \"crvena2\[3..0\]\" to \"crvena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 656 616 702 672 "crvena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372124 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 320 200 286 336 "crvena2\[3..0\]" "" } { 656 616 702 672 "crvena2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372124 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "crvena3 " "Converted elements in bus name \"crvena3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena3\[3..0\] crvena33..0 " "Converted element name(s) from \"crvena3\[3..0\]\" to \"crvena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 872 264 368 888 "crvena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "crvena3\[3..0\] crvena33..0 " "Converted element name(s) from \"crvena3\[3..0\]\" to \"crvena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 672 560 664 688 "crvena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 872 264 368 888 "crvena3\[3..0\]" "" } { 672 560 664 688 "crvena3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava " "Converted elements in bus name \"plava\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava\[3..0\] plava3..0 " "Converted element name(s) from \"plava\[3..0\]\" to \"plava3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 264 1360 1440 276 "plava\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava\[3..0\] plava3..0 " "Converted element name(s) from \"plava\[3..0\]\" to \"plava3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1008 792 861 1024 "plava\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 264 1360 1440 276 "plava\[3..0\]" "" } { 1008 792 861 1024 "plava\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava0 " "Converted elements in bus name \"plava0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava0\[3..0\] plava03..0 " "Converted element name(s) from \"plava0\[3..0\]\" to \"plava03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 800 879 168 "plava0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava0\[3..0\] plava03..0 " "Converted element name(s) from \"plava0\[3..0\]\" to \"plava03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 984 616 675 1000 "plava0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 152 800 879 168 "plava0\[3..0\]" "" } { 984 616 675 1000 "plava0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava1 " "Converted elements in bus name \"plava1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava1\[3..0\] plava13..0 " "Converted element name(s) from \"plava1\[3..0\]\" to \"plava13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 400 680 759 416 "plava1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava1\[3..0\] plava13..0 " "Converted element name(s) from \"plava1\[3..0\]\" to \"plava13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1000 624 703 1016 "plava1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 400 680 759 416 "plava1\[3..0\]" "" } { 1000 624 703 1016 "plava1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava2 " "Converted elements in bus name \"plava2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava2\[3..0\] plava23..0 " "Converted element name(s) from \"plava2\[3..0\]\" to \"plava23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 200 279 368 "plava2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava2\[3..0\] plava23..0 " "Converted element name(s) from \"plava2\[3..0\]\" to \"plava23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1016 624 703 1032 "plava2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372125 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 200 279 368 "plava2\[3..0\]" "" } { 1016 624 703 1032 "plava2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372125 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "plava3 " "Converted elements in bus name \"plava3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava3\[3..0\] plava33..0 " "Converted element name(s) from \"plava3\[3..0\]\" to \"plava33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 920 264 368 936 "plava3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "plava3\[3..0\] plava33..0 " "Converted element name(s) from \"plava3\[3..0\]\" to \"plava33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1032 568 672 1048 "plava3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 920 264 368 936 "plava3\[3..0\]" "" } { 1032 568 672 1048 "plava3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena " "Converted elements in bus name \"zelena\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena\[3..0\] zelena3..0 " "Converted element name(s) from \"zelena\[3..0\]\" to \"zelena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 208 1360 1440 220 "zelena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena\[3..0\] zelena3..0 " "Converted element name(s) from \"zelena\[3..0\]\" to \"zelena3..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 832 792 864 848 "zelena\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 208 1360 1440 220 "zelena\[3..0\]" "" } { 832 792 864 848 "zelena\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena0 " "Converted elements in bus name \"zelena0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena0\[3..0\] zelena03..0 " "Converted element name(s) from \"zelena0\[3..0\]\" to \"zelena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 136 800 882 152 "zelena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena0\[3..0\] zelena03..0 " "Converted element name(s) from \"zelena0\[3..0\]\" to \"zelena03..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 808 616 678 824 "zelena0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 136 800 882 152 "zelena0\[3..0\]" "" } { 808 616 678 824 "zelena0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena1 " "Converted elements in bus name \"zelena1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena1\[3..0\] zelena13..0 " "Converted element name(s) from \"zelena1\[3..0\]\" to \"zelena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 384 680 762 400 "zelena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena1\[3..0\] zelena13..0 " "Converted element name(s) from \"zelena1\[3..0\]\" to \"zelena13..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 824 624 706 840 "zelena1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 384 680 762 400 "zelena1\[3..0\]" "" } { 824 624 706 840 "zelena1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena2 " "Converted elements in bus name \"zelena2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena2\[3..0\] zelena23..0 " "Converted element name(s) from \"zelena2\[3..0\]\" to \"zelena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 336 200 282 352 "zelena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena2\[3..0\] zelena23..0 " "Converted element name(s) from \"zelena2\[3..0\]\" to \"zelena23..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 840 624 706 856 "zelena2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372126 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 336 200 282 352 "zelena2\[3..0\]" "" } { 840 624 706 856 "zelena2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372126 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zelena3 " "Converted elements in bus name \"zelena3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena3\[3..0\] zelena33..0 " "Converted element name(s) from \"zelena3\[3..0\]\" to \"zelena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 888 264 368 904 "zelena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372127 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zelena3\[3..0\] zelena33..0 " "Converted element name(s) from \"zelena3\[3..0\]\" to \"zelena33..0\"" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 856 568 672 872 "zelena3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372127 ""}  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 888 264 368 904 "zelena3\[3..0\]" "" } { 856 568 672 872 "zelena3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst\"" {  } { { "Lab2Demo.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 104 312 440 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst7 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst7\"" {  } { { "VGAController.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 648 936 1096 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst\"" {  } { { "VGAController.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 232 400 632 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst4\"" {  } { { "VGAController.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 328 544 600 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst9\"" {  } { { "VGAController.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 592 1016 1072 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst8\"" {  } { { "VGAController.bdf" "inst8" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 592 552 608 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst12 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst12\"" {  } { { "VGAController.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 888 936 1096 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst1\"" {  } { { "VGAController.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 232 872 1104 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst5\"" {  } { { "VGAController.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 328 1016 1072 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst14\"" {  } { { "VGAController.bdf" "inst14" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 832 1016 1072 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst13 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst13\"" {  } { { "VGAController.bdf" "inst13" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 832 552 608 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst18\"" {  } { { "VGAController.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 1080 1016 1072 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst17\"" {  } { { "VGAController.bdf" "inst17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/VGAController.bdf" { { 1080 552 608 1136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_digit_interface seven_segment_digit_interface:inst7 " "Elaborating entity \"seven_segment_digit_interface\" for hierarchy \"seven_segment_digit_interface:inst7\"" {  } { { "Lab2Demo.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 896 1344 1464 1072 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:inst9 " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:inst9\"" {  } { { "Lab2Demo.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 968 1192 704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igra igra:inst46 " "Elaborating entity \"igra\" for hierarchy \"igra:inst46\"" {  } { { "Lab2Demo.bdf" "inst46" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 304 8 200 496 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372477 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372789 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372789 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372789 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372789 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372789 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372789 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372789 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372789 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372790 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372790 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372790 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372790 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372790 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372790 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372790 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 880 4304 4424 1040 "inst151" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372790 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372794 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372794 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372798 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372798 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372798 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372798 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372798 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372798 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372801 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372801 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372802 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372802 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372806 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372806 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372808 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372808 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372812 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372812 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372812 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372812 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372813 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372813 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372813 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372813 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372813 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372813 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372813 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372813 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372813 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372813 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372814 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 6680 6800 1032 "inst153" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372814 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372818 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372818 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372818 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372818 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372819 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372819 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372819 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372819 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372819 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372819 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372819 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372819 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372819 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372819 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372819 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1520 4304 4424 1680 "inst154" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372819 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372823 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372823 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372823 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372824 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372824 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372824 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372824 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372824 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372824 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372825 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1544 5440 5560 1704 "inst155" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372825 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372828 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372828 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372829 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372829 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372829 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372829 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372829 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372830 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372830 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372830 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1560 6672 6792 1720 "inst156" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372830 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372834 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372834 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372834 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372834 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372834 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372834 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372835 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372835 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372835 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372835 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372835 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372835 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372835 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372835 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372835 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 4304 4424 2360 "inst157" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372835 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372837 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372837 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372837 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372838 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372838 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372838 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372838 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372838 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372839 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372839 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372840 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372840 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372841 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372841 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372842 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2200 5600 5720 2360 "inst158" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372842 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372844 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372844 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372844 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372845 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372845 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372845 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372845 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372845 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372845 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372845 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372846 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372846 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372847 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372847 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372847 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2192 6728 6848 2352 "inst159" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372847 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372854 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372855 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372855 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372855 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372855 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372855 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372856 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372856 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372856 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372856 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3000 4264 4384 3160 "inst160" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372856 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372859 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372859 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372859 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372859 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372859 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372859 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372859 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372859 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372860 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372860 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372860 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372860 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372860 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372860 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372860 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 5416 5536 3152 "inst161" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372860 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372863 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372863 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372863 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372863 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372863 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372864 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372864 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372864 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372864 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372864 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372864 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2992 6640 6760 3152 "inst162" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372864 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372866 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372867 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372867 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372867 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372867 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372867 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372868 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372868 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372868 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372868 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372868 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372868 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372868 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372868 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372868 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3640 4264 4384 3800 "inst163" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372868 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372870 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372871 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372871 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372871 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372872 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372872 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372872 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372872 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372872 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372873 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 5400 5520 3824 "inst168" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372873 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372875 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372876 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372877 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372877 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372878 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372878 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372878 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372878 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372878 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372878 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372878 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372878 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372878 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372878 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372878 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3680 6632 6752 3840 "inst173" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372878 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372881 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372881 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372882 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372882 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372882 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372882 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372882 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372882 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372882 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372882 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372883 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372883 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372883 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372883 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372883 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 4264 4384 4480 "inst178" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372883 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372885 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372885 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372885 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372885 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372886 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372886 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372886 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372886 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372886 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372886 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4320 5560 5680 4480 "inst181" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372886 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372888 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372888 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372889 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372889 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372889 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372889 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372889 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372889 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372890 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 6688 6808 4472 "inst184" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372890 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372908 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372908 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372908 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372908 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372908 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372908 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372908 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372908 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372908 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372908 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372909 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372909 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372909 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5088 4256 4376 5248 "inst193" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372909 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372911 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372911 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372911 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372911 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372911 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372911 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372911 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372911 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372912 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372912 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372912 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372912 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372912 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372912 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372912 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 5408 5528 5240 "inst196" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372912 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372914 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372914 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372914 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372914 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372915 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372915 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372915 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372915 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372915 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372915 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372915 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372915 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372915 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372915 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372915 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5080 6632 6752 5240 "inst199" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372915 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372917 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372917 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372918 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372918 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372918 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372918 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372918 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372918 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372919 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5728 4256 4376 5888 "inst202" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372919 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372921 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372921 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372921 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372921 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372922 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372922 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372922 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372922 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372922 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5752 5392 5512 5912 "inst205" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372922 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372924 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372924 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372924 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372924 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372925 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372925 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372925 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372925 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372925 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372925 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372925 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372925 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372925 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372925 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372925 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5768 6624 6744 5928 "inst208" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372925 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372927 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372927 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372928 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372928 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372928 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372928 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372928 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372928 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372929 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 4256 4376 6568 "inst211" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372929 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372931 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372931 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372931 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372932 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372932 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372932 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372932 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372932 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6408 5552 5672 6568 "inst214" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372932 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372934 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372934 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372934 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999372934 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372935 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372935 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372935 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372935 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372935 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372935 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372935 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372935 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372935 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372935 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999372935 ""}  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6400 6680 6800 6560 "inst217" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999372935 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CONSTX inst20 " "Block or symbol \"CONSTX\" of instance \"inst20\" overlaps another block or symbol" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 184 600 656 240 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580999373066 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst78 " "Primitive \"GND\" of instance \"inst78\" not used" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 208 152 184 240 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373090 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/igra.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 152 72 104 168 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xcrtanje igra:inst46\|Xcrtanje:inst152 " "Elaborating entity \"Xcrtanje\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\"" {  } { { "moduli/igra.bdf" "inst152" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 872 5456 5576 1032 "inst152" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373124 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373133 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373134 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 240 864 880 288 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 222 1256 1272 272 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 568 1272 1352 584 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 544 1576 1631 560 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 1232 592 664 1248 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 424 56 224 440 "X2\[9..0\]" "" } { 1184 1408 1480 1200 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 1944 1016 1062 1960 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373135 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 3104 1248 1294 3120 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 360 56 224 376 "X1\[9..0\]" "" } { 3808 544 616 3824 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 1912 1728 1794 1928 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 4304 2048 2128 4320 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 456 56 224 472 "Y2\[9..0\]" "" } { 4240 2360 2478 4256 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373136 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 392 56 224 408 "Y1\[9..0\]" "" } { 3640 1656 1712 3656 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999373136 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst101 " "Block or symbol \"AND2\" of instance \"inst101\" overlaps another block or symbol" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3712 1712 1776 3760 "inst101" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580999373165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 288 56 224 304 "X\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373165 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 288 56 224 304 "X\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999373165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373165 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 360 56 224 376 "X1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999373165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373165 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 56 224 440 "X2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999373165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 320 56 224 336 "Y\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373165 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 320 56 224 336 "Y\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999373165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373165 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 392 56 224 408 "Y1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999373165 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373166 ""}  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 456 56 224 472 "Y2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999373166 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "Xcrtanje.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 160 272 304 176 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst90 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst90\"" {  } { { "Xcrtanje.bdf" "inst90" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 2712 1080 1136 2768 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst4\"" {  } { { "Xcrtanje.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 424 872 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X igra:inst46\|Xcrtanje:inst152\|MP2X:inst135 " "Elaborating entity \"MP2X\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|MP2X:inst135\"" {  } { { "Xcrtanje.bdf" "inst135" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1864 1760 1864 1960 "inst135" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD10 igra:inst46\|Xcrtanje:inst152\|ADD10:inst132 " "Elaborating entity \"ADD10\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|ADD10:inst132\"" {  } { { "Xcrtanje.bdf" "inst132" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1848 1576 1704 1944 "inst132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 igra:inst46\|Xcrtanje:inst152\|ADD10:inst132\|ADD1:inst12 " "Elaborating entity \"ADD1\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|ADD10:inst132\|ADD1:inst12\"" {  } { { "moduli/ADD10.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ADD10.bdf" { { 200 1200 1296 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst133 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst133\"" {  } { { "Xcrtanje.bdf" "inst133" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1864 1408 1464 1920 "inst133" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|Xcrtanje:inst152\|REGX:inst96 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|REGX:inst96\"" {  } { { "Xcrtanje.bdf" "inst96" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3904 800 1032 3984 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|Xcrtanje:inst152\|REGX:inst91 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|REGX:inst91\"" {  } { { "Xcrtanje.bdf" "inst91" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3648 2163 2395 3728 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|Xcrtanje:inst152\|ADDX:inst18 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|ADDX:inst18\"" {  } { { "Xcrtanje.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3792 616 800 3904 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|Xcrtanje:inst152\|REGX:inst95 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|REGX:inst95\"" {  } { { "Xcrtanje.bdf" "inst95" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 3160 1168 1400 3240 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|Xcrtanje:inst152\|CONSTX:inst7 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|CONSTX:inst7\"" {  } { { "Xcrtanje.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 480 544 600 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB10 igra:inst46\|Xcrtanje:inst152\|SUB10:inst10 " "Elaborating entity \"SUB10\" for hierarchy \"igra:inst46\|Xcrtanje:inst152\|SUB10:inst10\"" {  } { { "Xcrtanje.bdf" "inst10" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Xcrtanje.bdf" { { 1216 664 824 1312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst107 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst107\"" {  } { { "moduli/igra.bdf" "inst107" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 904 5024 5080 960 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst104 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst104\"" {  } { { "moduli/igra.bdf" "inst104" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 5128 5184 992 "inst104" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst108 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst108\"" {  } { { "moduli/igra.bdf" "inst108" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 920 4936 4992 976 "inst108" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst111 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst111\"" {  } { { "moduli/igra.bdf" "inst111" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1064 5056 5112 1120 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOPolje igra:inst46\|XOPolje:inst368 " "Elaborating entity \"XOPolje\" for hierarchy \"igra:inst46\|XOPolje:inst368\"" {  } { { "moduli/igra.bdf" "inst368" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 808 11968 12064 968 "inst368" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectChange igra:inst46\|XOPolje:inst368\|DetectChange:inst362 " "Elaborating entity \"DetectChange\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\"" {  } { { "moduli/XOPolje.bdf" "inst362" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XOPolje.bdf" { { 832 1472 1632 928 "inst362" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CMPX:inst16 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CMPX:inst16\"" {  } { { "moduli/DetectChange.bdf" "inst16" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 624 1952 2112 696 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|REGX:STRELICA5 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|REGX:STRELICA5\"" {  } { { "moduli/DetectChange.bdf" "STRELICA5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 496 1664 1896 576 "STRELICA5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst14\"" {  } { { "moduli/DetectChange.bdf" "inst14" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 488 2032 2088 544 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst33 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|XOPolje:inst368\|DetectChange:inst362\|CONSTX:inst33\"" {  } { { "moduli/DetectChange.bdf" "inst33" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/DetectChange.bdf" { { 1072 2032 2088 1128 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UslovPolja igra:inst46\|UslovPolja:inst62 " "Elaborating entity \"UslovPolja\" for hierarchy \"igra:inst46\|UslovPolja:inst62\"" {  } { { "moduli/igra.bdf" "inst62" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 904 9440 9600 1064 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pomeranje_strelice igra:inst46\|pomeranje_strelice:inst " "Elaborating entity \"pomeranje_strelice\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\"" {  } { { "moduli/igra.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 424 128 296 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strelica igra:inst46\|pomeranje_strelice:inst\|strelica:inst4 " "Elaborating entity \"strelica\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\"" {  } { { "moduli/pomeranje_strelice.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pomeranje_strelice.bdf" { { 560 448 640 784 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373674 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "levo " "Pin \"levo\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1296 -88 80 1312 "levo" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "desno " "Pin \"desno\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1328 -88 80 1344 "desno" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "gore " "Pin \"gore\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1368 -88 80 1384 "gore" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dole " "Pin \"dole\" not connected" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1408 -88 80 1424 "dole" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst42 " "Primitive \"DFF\" of instance \"inst42\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 560 184 248 640 "inst42" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst43 " "Primitive \"DFF\" of instance \"inst43\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 560 528 592 640 "inst43" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst45 " "Primitive \"VCC\" of instance \"inst45\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 424 -8 24 440 "inst45" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst56 " "Primitive \"OR2\" of instance \"inst56\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1288 136 200 1336 "inst56" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst57 " "Primitive \"OR2\" of instance \"inst57\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1384 128 192 1432 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373694 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst67 " "Primitive \"NOT\" of instance \"inst67\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 568 88 136 600 "inst67" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373695 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst73 " "Primitive \"NOT\" of instance \"inst73\" not used" {  } { { "moduli/strelica.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 568 424 472 600 "inst73" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst\"" {  } { { "moduli/strelica.bdf" "inst" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 240 448 680 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst11 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst11\"" {  } { { "moduli/strelica.bdf" "inst11" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 1200 440 496 1256 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst35 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst35\"" {  } { { "moduli/strelica.bdf" "inst35" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 152 696 752 208 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|REGX:inst2\"" {  } { { "moduli/strelica.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 920 416 648 1000 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst37 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst37\"" {  } { { "moduli/strelica.bdf" "inst37" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 872 832 888 928 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst6 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst6\"" {  } { { "moduli/strelica.bdf" "inst6" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 224 1544 1600 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|strelica:inst4\|CONSTX:inst18\"" {  } { { "moduli/strelica.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/strelica.bdf" { { 408 1600 1656 464 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseController igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50 " "Elaborating entity \"MouseController\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\"" {  } { { "moduli/pomeranje_strelice.bdf" "inst50" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pomeranje_strelice.bdf" { { 216 448 624 440 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseInterface igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1 " "Elaborating entity \"MouseInterface\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\"" {  } { { "moduli/MouseController.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseController.bdf" { { 272 544 728 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373880 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst30 " "Primitive \"NOT\" of instance \"inst30\" not used" {  } { { "moduli/MouseInterface.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 792 320 368 824 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst66 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst66\"" {  } { { "moduli/MouseInterface.bdf" "inst66" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 496 1288 1448 568 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:packet_byte_reg " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:packet_byte_reg\"" {  } { { "moduli/MouseInterface.bdf" "packet_byte_reg" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 480 800 1032 560 "packet_byte_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|RisingEdge:inst5 " "Elaborating entity \"RisingEdge\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|RisingEdge:inst5\"" {  } { { "moduli/MouseInterface.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 312 816 912 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseTransceiver igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2 " "Elaborating entity \"MouseTransceiver\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\"" {  } { { "moduli/MouseInterface.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 344 400 616 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999373961 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "tx_cmd " "Pin \"tx_cmd\" not connected" {  } { { "moduli/MouseTransceiver.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 552 -224 -56 568 "tx_cmd\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999373982 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst71 " "Primitive \"NOT\" of instance \"inst71\" not used" {  } { { "moduli/MouseTransceiver.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 760 1264 1312 792 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999373983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC8 igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|DC8:inst9 " "Elaborating entity \"DC8\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|DC8:inst9\"" {  } { { "moduli/MouseTransceiver.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 176 -8 184 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3 " "Elaborating entity \"Debouncer\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3\"" {  } { { "moduli/MouseTransceiver.bdf" "inst3" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 688 -480 -384 784 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|Debouncer:inst3\|REG1_INC_CL:inst2\"" {  } { { "moduli/Debouncer.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Debouncer.bdf" { { 616 328 424 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst85 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst85\"" {  } { { "moduli/MouseTransceiver.bdf" "inst85" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 680 1480 1640 752 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:bit_cnt " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:bit_cnt\"" {  } { { "moduli/MouseTransceiver.bdf" "bit_cnt" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 520 1072 1304 600 "bit_cnt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst87 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst87\"" {  } { { "moduli/MouseTransceiver.bdf" "inst87" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 624 1552 1608 680 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst63 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CMPX:inst63\"" {  } { { "moduli/MouseTransceiver.bdf" "inst63" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 248 1432 1592 320 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:Timer_reg " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:Timer_reg\"" {  } { { "moduli/MouseTransceiver.bdf" "Timer_reg" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 80 984 1216 160 "Timer_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst60 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst60\"" {  } { { "moduli/MouseTransceiver.bdf" "inst60" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 192 1120 1176 248 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst69 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst69\"" {  } { { "moduli/MouseTransceiver.bdf" "inst69" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 192 1504 1560 248 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst1\"" {  } { { "moduli/MouseTransceiver.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 928 1272 1504 1008 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst82123184 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|CONSTX:inst82123184\"" {  } { { "moduli/MouseTransceiver.bdf" "inst82123184" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { 616 1208 1264 672 "inst82123184" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst31 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|MouseTransceiver:inst2\|REGX:inst31\"" {  } { { "moduli/MouseTransceiver.bdf" "inst31" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseTransceiver.bdf" { { -144 976 1208 -64 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:inst9 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:inst9\"" {  } { { "moduli/MouseInterface.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 536 16 248 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst18 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|CMPX:inst18\"" {  } { { "moduli/MouseInterface.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 704 128 288 776 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:mouse_data_reg " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|MouseInterface:inst1\|REGX:mouse_data_reg\"" {  } { { "moduli/MouseInterface.bdf" "mouse_data_reg" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseInterface.bdf" { { 896 1056 1288 976 "mouse_data_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|CLK_DIVIDER:inst4 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"igra:inst46\|pomeranje_strelice:inst\|MouseController:inst50\|CLK_DIVIDER:inst4\"" {  } { { "moduli/MouseController.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MouseController.bdf" { { 704 560 712 792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst49 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst49\"" {  } { { "moduli/igra.bdf" "inst49" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 984 9344 9400 1040 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst6 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst6\"" {  } { { "moduli/igra.bdf" "inst6" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 9288 9344 992 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst10 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst10\"" {  } { { "moduli/igra.bdf" "inst10" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 952 9120 9176 1008 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst305 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst305\"" {  } { { "moduli/igra.bdf" "inst305" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5904 7456 7512 5960 "inst305" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst306 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst306\"" {  } { { "moduli/igra.bdf" "inst306" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5920 7952 8008 5976 "inst306" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst281 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst281\"" {  } { { "moduli/igra.bdf" "inst281" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5872 7896 7952 5928 "inst281" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst282 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst282\"" {  } { { "moduli/igra.bdf" "inst282" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5888 7728 7784 5944 "inst282" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProveraPobede igra:inst46\|ProveraPobede:inst375 " "Elaborating entity \"ProveraPobede\" for hierarchy \"igra:inst46\|ProveraPobede:inst375\"" {  } { { "moduli/igra.bdf" "inst375" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 816 13840 14040 1296 "inst375" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR12_26 igra:inst46\|ProveraPobede:inst375\|OR12_26:inst51 " "Elaborating entity \"OR12_26\" for hierarchy \"igra:inst46\|ProveraPobede:inst375\|OR12_26:inst51\"" {  } { { "moduli/ProveraPobede.bdf" "inst51" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ProveraPobede.bdf" { { 352 2512 2664 608 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|ProveraPobede:inst375\|CONSTX:inst66 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|ProveraPobede:inst375\|CONSTX:inst66\"" {  } { { "moduli/ProveraPobede.bdf" "inst66" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/ProveraPobede.bdf" { { -24 72 128 32 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst5\"" {  } { { "moduli/igra.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 7920 7976 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst51 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst51\"" {  } { { "moduli/igra.bdf" "inst51" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 952 10456 10512 1008 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst58 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst58\"" {  } { { "moduli/igra.bdf" "inst58" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1688 7976 8032 1744 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst86 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst86\"" {  } { { "moduli/igra.bdf" "inst86" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2328 7968 8024 2384 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst95 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst95\"" {  } { { "moduli/igra.bdf" "inst95" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3112 7464 7520 3168 "inst95" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst94 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst94\"" {  } { { "moduli/igra.bdf" "inst94" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3128 7960 8016 3184 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst92 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst92\"" {  } { { "moduli/igra.bdf" "inst92" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3080 7904 7960 3136 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst93 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst93\"" {  } { { "moduli/igra.bdf" "inst93" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3096 7736 7792 3152 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999374967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst239 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst239\"" {  } { { "moduli/igra.bdf" "inst239" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3096 9104 9160 3152 "inst239" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst241 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst241\"" {  } { { "moduli/igra.bdf" "inst241" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3096 10440 10496 3152 "inst241" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst252 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst252\"" {  } { { "moduli/igra.bdf" "inst252" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3832 7960 8016 3888 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst267 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst267\"" {  } { { "moduli/igra.bdf" "inst267" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4472 7952 8008 4528 "inst267" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst299 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst299\"" {  } { { "moduli/igra.bdf" "inst299" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5200 7456 7512 5256 "inst299" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst278 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst278\"" {  } { { "moduli/igra.bdf" "inst278" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5184 9096 9152 5240 "inst278" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst280 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst280\"" {  } { { "moduli/igra.bdf" "inst280" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5184 10432 10488 5240 "inst280" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst312 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst312\"" {  } { { "moduli/igra.bdf" "inst312" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6560 7944 8000 6616 "inst312" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst105 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst105\"" {  } { { "moduli/igra.bdf" "inst105" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 912 3872 3928 968 "inst105" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst120 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst120\"" {  } { { "moduli/igra.bdf" "inst120" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1576 5008 5064 1632 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst119 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst119\"" {  } { { "moduli/igra.bdf" "inst119" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1608 5112 5168 1664 "inst119" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst121 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst121\"" {  } { { "moduli/igra.bdf" "inst121" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1592 4920 4976 1648 "inst121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst122 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst122\"" {  } { { "moduli/igra.bdf" "inst122" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1736 5040 5096 1792 "inst122" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst116 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst116\"" {  } { { "moduli/igra.bdf" "inst116" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1552 3872 3928 1608 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst115 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst115\"" {  } { { "moduli/igra.bdf" "inst115" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1584 3976 4032 1640 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst114 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst114\"" {  } { { "moduli/igra.bdf" "inst114" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 904 6248 6304 960 "inst114" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst113 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst113\"" {  } { { "moduli/igra.bdf" "inst113" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 936 6352 6408 992 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst128 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst128\"" {  } { { "moduli/igra.bdf" "inst128" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2232 3872 3928 2288 "inst128" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst127 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst127\"" {  } { { "moduli/igra.bdf" "inst127" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2264 3976 4032 2320 "inst127" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst129 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst129\"" {  } { { "moduli/igra.bdf" "inst129" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2248 3784 3840 2304 "inst129" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999375989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst130 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst130\"" {  } { { "moduli/igra.bdf" "inst130" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2392 3904 3960 2448 "inst130" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst124 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst124\"" {  } { { "moduli/igra.bdf" "inst124" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1592 6240 6296 1648 "inst124" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst123 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst123\"" {  } { { "moduli/igra.bdf" "inst123" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1624 6344 6400 1680 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst131 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst131\"" {  } { { "moduli/igra.bdf" "inst131" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2232 5168 5224 2288 "inst131" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst132 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst132\"" {  } { { "moduli/igra.bdf" "inst132" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2264 5272 5328 2320 "inst132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst141 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst141\"" {  } { { "moduli/igra.bdf" "inst141" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3048 3744 3800 3104 "inst141" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst142 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst142\"" {  } { { "moduli/igra.bdf" "inst142" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3192 3864 3920 3248 "inst142" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst137 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst137\"" {  } { { "moduli/igra.bdf" "inst137" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2224 6296 6352 2280 "inst137" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst138 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst138\"" {  } { { "moduli/igra.bdf" "inst138" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2256 6400 6456 2312 "inst138" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "krugProvera igra:inst46\|krugProvera:inst30 " "Elaborating entity \"krugProvera\" for hierarchy \"igra:inst46\|krugProvera:inst30\"" {  } { { "moduli/igra.bdf" "inst30" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3264 1528 1680 3392 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376522 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "moduli/krugProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 352 72 240 368 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999376530 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/krugProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 88 288 320 104 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999376530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX igra:inst46\|krugProvera:inst30\|CMPX:inst18 " "Elaborating entity \"CMPX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|CMPX:inst18\"" {  } { { "moduli/krugProvera.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 584 1688 1848 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|ADDX:inst17 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|ADDX:inst17\"" {  } { { "moduli/krugProvera.bdf" "inst17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 368 1584 1768 480 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL igra:inst46\|krugProvera:inst30\|MUL:inst7 " "Elaborating entity \"MUL\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\"" {  } { { "moduli/krugProvera.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 256 1320 1456 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst20 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst20\"" {  } { { "moduli/MUL.bdf" "inst20" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 856 1480 1664 968 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst19 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst19\"" {  } { { "moduli/MUL.bdf" "inst19" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 856 1088 1272 968 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst18 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst18\"" {  } { { "moduli/MUL.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 856 720 904 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst17 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst17\"" {  } { { "moduli/MUL.bdf" "inst17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 656 1480 1664 768 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst16 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst16\"" {  } { { "moduli/MUL.bdf" "inst16" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 656 1088 1272 768 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst15 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst15\"" {  } { { "moduli/MUL.bdf" "inst15" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 656 720 904 768 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst14 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst14\"" {  } { { "moduli/MUL.bdf" "inst14" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 440 1464 1648 552 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst13 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst13\"" {  } { { "moduli/MUL.bdf" "inst13" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 440 1072 1256 552 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDX igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst12 " "Elaborating entity \"ADDX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|MUL:inst7\|ADDX:inst12\"" {  } { { "moduli/MUL.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/MUL.bdf" { { 440 704 888 552 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|krugProvera:inst30\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|CONSTX:inst4\"" {  } { { "moduli/krugProvera.bdf" "inst4" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 480 1880 1936 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|krugProvera:inst30\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|krugProvera:inst30\|CONSTX:inst5\"" {  } { { "moduli/krugProvera.bdf" "inst5" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/krugProvera.bdf" { { 832 1928 1984 888 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg18 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg18\"" {  } { { "moduli/igra.bdf" "Timer_reg18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3056 1272 1504 3136 "Timer_reg18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg6 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg6\"" {  } { { "moduli/igra.bdf" "Timer_reg6" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3048 1704 1936 3128 "Timer_reg6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg25 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg25\"" {  } { { "moduli/igra.bdf" "Timer_reg25" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3024 328 560 3104 "Timer_reg25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg17 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg17\"" {  } { { "moduli/igra.bdf" "Timer_reg17" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2232 2424 2656 2312 "Timer_reg17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg16 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg16\"" {  } { { "moduli/igra.bdf" "Timer_reg16" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 2224 2856 3088 2304 "Timer_reg16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999376970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg27 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg27\"" {  } { { "moduli/igra.bdf" "Timer_reg27" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3632 1488 1720 3712 "Timer_reg27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg28 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg28\"" {  } { { "moduli/igra.bdf" "Timer_reg28" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3624 1920 2152 3704 "Timer_reg28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg24 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg24\"" {  } { { "moduli/igra.bdf" "Timer_reg24" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 120 352 3744 "Timer_reg24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg23 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg23\"" {  } { { "moduli/igra.bdf" "Timer_reg23" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3032 2608 2840 3112 "Timer_reg23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg31 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg31\"" {  } { { "moduli/igra.bdf" "Timer_reg31" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4312 312 544 4392 "Timer_reg31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg32 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg32\"" {  } { { "moduli/igra.bdf" "Timer_reg32" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4304 744 976 4384 "Timer_reg32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg29 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg29\"" {  } { { "moduli/igra.bdf" "Timer_reg29" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3664 2432 2664 3744 "Timer_reg29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg33 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg33\"" {  } { { "moduli/igra.bdf" "Timer_reg33" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4344 1256 1488 4424 "Timer_reg33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg37 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg37\"" {  } { { "moduli/igra.bdf" "Timer_reg37" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5048 728 960 5128 "Timer_reg37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst170 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst170\"" {  } { { "moduli/igra.bdf" "inst170" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 3856 5000 5056 3912 "inst170" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst190 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst190\"" {  } { { "moduli/igra.bdf" "inst190" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 4512 5160 5216 4568 "inst190" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999377816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst220 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst220\"" {  } { { "moduli/igra.bdf" "inst220" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5136 3736 3792 5192 "inst220" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst221 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst221\"" {  } { { "moduli/igra.bdf" "inst221" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5280 3856 3912 5336 "inst221" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst226 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst226\"" {  } { { "moduli/igra.bdf" "inst226" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5776 3736 3792 5832 "inst226" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst227 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst227\"" {  } { { "moduli/igra.bdf" "inst227" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5920 3856 3912 5976 "inst227" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg46 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg46\"" {  } { { "moduli/igra.bdf" "Timer_reg46" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 5656 1888 2120 5736 "Timer_reg46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg52 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg52\"" {  } { { "moduli/igra.bdf" "Timer_reg52" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6368 1656 1888 6448 "Timer_reg52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst234 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst234\"" {  } { { "moduli/igra.bdf" "inst234" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6456 5032 5088 6512 "inst234" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst235 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst235\"" {  } { { "moduli/igra.bdf" "inst235" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 6600 5152 5208 6656 "inst235" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999378905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg3 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg3\"" {  } { { "moduli/igra.bdf" "Timer_reg3" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 928 1704 1936 1008 "Timer_reg3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:Timer_reg8 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:Timer_reg8\"" {  } { { "moduli/igra.bdf" "Timer_reg8" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1536 552 784 1616 "Timer_reg8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X igra:inst46\|MP2X:inst381 " "Elaborating entity \"MP2X\" for hierarchy \"igra:inst46\|MP2X:inst381\"" {  } { { "moduli/igra.bdf" "inst381" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 288 616 720 384 "inst381" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PoljePobede igra:inst46\|PoljePobede:inst377 " "Elaborating entity \"PoljePobede\" for hierarchy \"igra:inst46\|PoljePobede:inst377\"" {  } { { "moduli/igra.bdf" "inst377" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 1592 13744 13928 2104 "inst377" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst21 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst21\"" {  } { { "moduli/igra.bdf" "inst21" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 288 544 600 344 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX igra:inst46\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"igra:inst46\|REGX:inst2\"" {  } { { "moduli/igra.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 432 2664 2896 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst380 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst380\"" {  } { { "moduli/igra.bdf" "inst380" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 216 552 608 272 "inst380" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX igra:inst46\|CONSTX:inst373 " "Elaborating entity \"CONSTX\" for hierarchy \"igra:inst46\|CONSTX:inst373\"" {  } { { "moduli/igra.bdf" "inst373" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/igra.bdf" { { 56 480 536 112 "inst373" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP4X MP4X:inst18 " "Elaborating entity \"MP4X\" for hierarchy \"MP4X:inst18\"" {  } { { "Lab2Demo.bdf" "inst18" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 968 672 792 1080 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pCD8 pCD8:inst12 " "Elaborating entity \"pCD8\" for hierarchy \"pCD8:inst12\"" {  } { { "Lab2Demo.bdf" "inst12" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 552 264 360 744 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C0 " "Pin \"C0\" not connected" {  } { { "moduli/pCD8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pCD8.bdf" { { 80 88 256 96 "C0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999379664 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst6 " "Primitive \"NOT\" of instance \"inst6\" not used" {  } { { "moduli/pCD8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pCD8.bdf" { { 72 272 320 104 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999379664 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "moduli/pCD8.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/pCD8.bdf" { { 104 272 320 136 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999379664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer0 Layer0:inst1 " "Elaborating entity \"Layer0\" for hierarchy \"Layer0:inst1\"" {  } { { "Lab2Demo.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 104 672 800 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379680 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "X " "Pin \"X\" not connected" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer0.bdf" { { 128 120 288 144 "X\[9..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999379684 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Y " "Pin \"Y\" not connected" {  } { { "Layer0.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer0.bdf" { { 168 120 288 184 "Y\[9..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999379684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Layer0:inst1\|CONSTX:inst2 " "Elaborating entity \"CONSTX\" for hierarchy \"Layer0:inst1\|CONSTX:inst2\"" {  } { { "Layer0.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Layer0.bdf" { { 360 672 728 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOMreza XOMreza:inst11 " "Elaborating entity \"XOMreza\" for hierarchy \"XOMreza:inst11\"" {  } { { "Lab2Demo.bdf" "inst11" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 352 552 680 480 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379710 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst78 " "Primitive \"GND\" of instance \"inst78\" not used" {  } { { "XOMreza.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 160 336 368 192 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999379754 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "XOMreza.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 104 256 288 120 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999379754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX XOMreza:inst11\|CONSTX:inst39 " "Elaborating entity \"CONSTX\" for hierarchy \"XOMreza:inst11\|CONSTX:inst39\"" {  } { { "XOMreza.bdf" "inst39" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 1144 840 896 1200 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX XOMreza:inst11\|CONSTX:inst41 " "Elaborating entity \"CONSTX\" for hierarchy \"XOMreza:inst11\|CONSTX:inst41\"" {  } { { "XOMreza.bdf" "inst41" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 1488 832 888 1544 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX XOMreza:inst11\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"XOMreza:inst11\|REGX:inst2\"" {  } { { "XOMreza.bdf" "inst2" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 965 2368 2600 1045 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX XOMreza:inst11\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"XOMreza:inst11\|REGX:inst1\"" {  } { { "XOMreza.bdf" "inst1" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 504 536 768 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX XOMreza:inst11\|CONSTX:inst45 " "Elaborating entity \"CONSTX\" for hierarchy \"XOMreza:inst11\|CONSTX:inst45\"" {  } { { "XOMreza.bdf" "inst45" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 376 616 672 432 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX XOMreza:inst11\|REGX:inst53 " "Elaborating entity \"REGX\" for hierarchy \"XOMreza:inst11\|REGX:inst53\"" {  } { { "XOMreza.bdf" "inst53" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/XOMreza.bdf" { { 965 1920 2152 1045 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadingScreen LoadingScreen:inst15 " "Elaborating entity \"LoadingScreen\" for hierarchy \"LoadingScreen:inst15\"" {  } { { "Lab2Demo.bdf" "inst15" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 856 136 264 984 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379909 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379945 ""}  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379945 ""}  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379945 ""}  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999379945 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379946 ""}  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999379946 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379946 ""}  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999379946 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379946 ""}  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999379946 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CONSTX inst102 " "Block or symbol \"CONSTX\" of instance \"inst102\" overlaps another block or symbol" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3160 5584 5640 3216 "inst102" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580999379963 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CONSTX inst105 " "Block or symbol \"CONSTX\" of instance \"inst105\" overlaps another block or symbol" {  } { { "moduli/LoadingScreen.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3176 5384 5440 3232 "inst105" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580999379963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX LoadingScreen:inst15\|REGX:inst57 " "Elaborating entity \"REGX\" for hierarchy \"LoadingScreen:inst15\|REGX:inst57\"" {  } { { "moduli/LoadingScreen.bdf" "inst57" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 528 4752 4984 608 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999379990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER LoadingScreen:inst15\|CLK_DIVIDER:inst41 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"LoadingScreen:inst15\|CLK_DIVIDER:inst41\"" {  } { { "moduli/LoadingScreen.bdf" "inst41" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 352 4744 4896 440 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst44 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst44\"" {  } { { "moduli/LoadingScreen.bdf" "inst44" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 1192 5368 5424 1248 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst34 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst34\"" {  } { { "moduli/LoadingScreen.bdf" "inst34" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 816 5032 5088 872 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst36 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst36\"" {  } { { "moduli/LoadingScreen.bdf" "inst36" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 1040 4704 4760 1096 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCrtanjeLS LoadingScreen:inst15\|XCrtanjeLS:inst101 " "Elaborating entity \"XCrtanjeLS\" for hierarchy \"LoadingScreen:inst15\|XCrtanjeLS:inst101\"" {  } { { "moduli/LoadingScreen.bdf" "inst101" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3128 5736 5856 3288 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380073 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380078 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380078 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380078 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380078 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 344 1336 1352 392 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 326 1728 1744 376 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y1\[9..0\] Y " "Bus \"Y1\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 496 528 696 512 "Y1\[9..0\]" "" } { 672 1744 1824 688 "Y1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Y2\[9..0\] Y " "Bus \"Y2\[9..0\]\" found using same base name as \"Y\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 560 528 696 576 "Y2\[9..0\]" "" } { 648 2048 2103 664 "Y2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 1336 1064 1136 1352 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X2\[9..0\] X " "Bus \"X2\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 528 528 696 544 "X2\[9..0\]" "" } { 1288 1880 1952 1304 "X2\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 1957 1475 1496 2032 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380079 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 2000 2152 2224 2016 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380080 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "X1\[9..0\] X " "Bus \"X1\[9..0\]\" found using same base name as \"X\", which might lead to a name conflict." {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 464 528 696 480 "X1\[9..0\]" "" } { 2680 1728 1800 2696 "X1\[9..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1580999380080 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X " "Converted elements in bus name \"X\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X\[9..0\] X9..0 " "Converted element name(s) from \"X\[9..0\]\" to \"X9..0\"" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 392 528 696 408 "X\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380101 ""}  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 392 528 696 408 "X\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999380101 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X1 " "Converted elements in bus name \"X1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X1\[9..0\] X19..0 " "Converted element name(s) from \"X1\[9..0\]\" to \"X19..0\"" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 464 528 696 480 "X1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380102 ""}  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 464 528 696 480 "X1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999380102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "X2 " "Converted elements in bus name \"X2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "X2\[9..0\] X29..0 " "Converted element name(s) from \"X2\[9..0\]\" to \"X29..0\"" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 528 528 696 544 "X2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380102 ""}  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 528 528 696 544 "X2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999380102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y " "Converted elements in bus name \"Y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y\[9..0\] Y9..0 " "Converted element name(s) from \"Y\[9..0\]\" to \"Y9..0\"" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 424 528 696 440 "Y\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380102 ""}  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 424 528 696 440 "Y\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999380102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y1 " "Converted elements in bus name \"Y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y1\[9..0\] Y19..0 " "Converted element name(s) from \"Y1\[9..0\]\" to \"Y19..0\"" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 496 528 696 512 "Y1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380102 ""}  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 496 528 696 512 "Y1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999380102 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Y2 " "Converted elements in bus name \"Y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Y2\[9..0\] Y29..0 " "Converted element name(s) from \"Y2\[9..0\]\" to \"Y29..0\"" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 560 528 696 576 "Y2\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380102 ""}  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 560 528 696 576 "Y2\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1580999380102 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst78 " "Primitive \"GND\" of instance \"inst78\" not used" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 320 824 856 352 "inst78" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999380105 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/XCrtanjeLS.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/XCrtanjeLS.bdf" { { 264 744 776 280 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999380105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst102 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst102\"" {  } { { "moduli/LoadingScreen.bdf" "inst102" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3160 5584 5640 3216 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst103 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst103\"" {  } { { "moduli/LoadingScreen.bdf" "inst103" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3192 5536 5592 3248 "inst103" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst105 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst105\"" {  } { { "moduli/LoadingScreen.bdf" "inst105" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3176 5384 5440 3232 "inst105" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst104 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst104\"" {  } { { "moduli/LoadingScreen.bdf" "inst104" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3208 5384 5440 3264 "inst104" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PoluKrug LoadingScreen:inst15\|PoluKrug:inst50 " "Elaborating entity \"PoluKrug\" for hierarchy \"LoadingScreen:inst15\|PoluKrug:inst50\"" {  } { { "moduli/LoadingScreen.bdf" "inst50" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3816 4232 4504 3976 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380197 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "moduli/PoluKrug.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/PoluKrug.bdf" { { 328 64 232 344 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999380206 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/PoluKrug.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/PoluKrug.bdf" { { 64 280 312 80 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999380206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst47 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst47\"" {  } { { "moduli/LoadingScreen.bdf" "inst47" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3920 4008 4064 3976 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst48 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst48\"" {  } { { "moduli/LoadingScreen.bdf" "inst48" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 4040 4160 4216 4096 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst9\"" {  } { { "moduli/LoadingScreen.bdf" "inst9" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3848 3832 3888 3904 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst49 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst49\"" {  } { { "moduli/LoadingScreen.bdf" "inst49" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 3864 4056 4112 3920 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst58 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst58\"" {  } { { "moduli/LoadingScreen.bdf" "inst58" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 2600 4104 4160 2656 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst55 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst55\"" {  } { { "moduli/LoadingScreen.bdf" "inst55" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 2592 3672 3728 2648 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst7 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst7\"" {  } { { "moduli/LoadingScreen.bdf" "inst7" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 2024 3928 3984 2080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst8\"" {  } { { "moduli/LoadingScreen.bdf" "inst8" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 2040 4152 4208 2096 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst3 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst3\"" {  } { { "moduli/LoadingScreen.bdf" "inst3" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 1608 4232 4288 1664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OProvera LoadingScreen:inst15\|OProvera:inst97 " "Elaborating entity \"OProvera\" for hierarchy \"LoadingScreen:inst15\|OProvera:inst97\"" {  } { { "moduli/LoadingScreen.bdf" "inst97" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 2608 7760 7896 2736 "inst97" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380466 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "moduli/OProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/OProvera.bdf" { { 352 72 240 368 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580999380475 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst81 " "Primitive \"VCC\" of instance \"inst81\" not used" {  } { { "moduli/OProvera.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/OProvera.bdf" { { 88 288 320 104 "inst81" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580999380475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst96 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst96\"" {  } { { "moduli/LoadingScreen.bdf" "inst96" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 2640 7392 7448 2696 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst93 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst93\"" {  } { { "moduli/LoadingScreen.bdf" "inst93" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 4464 5624 5680 4520 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst92 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst92\"" {  } { { "moduli/LoadingScreen.bdf" "inst92" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 4456 5192 5248 4512 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX LoadingScreen:inst15\|CONSTX:inst25 " "Elaborating entity \"CONSTX\" for hierarchy \"LoadingScreen:inst15\|CONSTX:inst25\"" {  } { { "moduli/LoadingScreen.bdf" "inst25" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/LoadingScreen.bdf" { { 936 5848 5904 992 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999380588 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:inst9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:inst9\|Mult0\"" {  } { { "moduli/Binary2BCD.vhd" "Mult0" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580999393192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:inst21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:inst21\|Mult0\"" {  } { { "moduli/Binary2BCD.vhd" "Mult0" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580999393192 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1580999393192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:inst9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\"" {  } { { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580999393300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:inst9\|lpm_mult:Mult0 " "Instantiated megafunction \"Binary2BCD:inst9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393301 ""}  } { { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580999393301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst9\|lpm_mult:Mult0\|multcore:mult_core Binary2BCD:inst9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Binary2BCD:inst9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Binary2BCD:inst9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580999393519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580999393519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst9\|lpm_mult:Mult0\|altshift:external_latency_ffs Binary2BCD:inst9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Binary2BCD:inst9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "moduli/Binary2BCD.vhd" "" { Text "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/moduli/Binary2BCD.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580999393567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dp VCC " "Pin \"dp\" is stuck at VCC" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1032 1464 1640 1048 "dp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580999401478 "|Lab2Demo|dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp2 VCC " "Pin \"dp2\" is stuck at VCC" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 624 1480 1656 640 "dp2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580999401478 "|Lab2Demo|dp2"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp1 VCC " "Pin \"dp1\" is stuck at VCC" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 1232 1464 1640 1248 "dp1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580999401478 "|Lab2Demo|dp1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp3 VCC " "Pin \"dp3\" is stuck at VCC" {  } { { "Lab2Demo.bdf" "" { Schematic "C:/Users/tl180410/Desktop/za testiranje/za testiranje/ORTV2 - final/ORTV2 - final/ORTV2 - final/ORTV2/test/ORT2 - LAB2 (VGA)/ORT2 - LAB2 (VGA)/Project - final/Lab2Demo.bdf" { { 808 1464 1640 824 "dp3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580999401478 "|Lab2Demo|dp3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580999401478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580999402275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580999407957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580999411455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580999411455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10384 " "Implemented 10384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580999412687 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580999412687 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580999412687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10335 " "Implemented 10335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580999412687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580999412687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 613 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 613 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580999412931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 15:30:12 2020 " "Processing ended: Thu Feb 06 15:30:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580999412931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580999412931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580999412931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580999412931 ""}
