

================================================================
== Vitis HLS Report for 'tpgForeground'
================================================================
* Date:           Thu Dec 21 11:33:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  6.649 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_744_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_746_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxTop = alloca i32 1"   --->   Operation 7 'alloca' 'boxTop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxLeft = alloca i32 1"   --->   Operation 8 'alloca' 'boxLeft' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:736]   --->   Operation 11 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:737]   --->   Operation 12 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patternId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %patternId"   --->   Operation 13 'read' 'patternId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%maskId_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %maskId"   --->   Operation 14 'read' 'maskId_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.55ns)   --->   "%tobool = icmp_eq  i8 %maskId_1, i8 0"   --->   Operation 15 'icmp' 'tobool' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxSize"   --->   Operation 16 'read' 'boxSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%boxColorR_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorR"   --->   Operation 17 'read' 'boxColorR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%boxColorG_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorG"   --->   Operation 18 'read' 'boxColorG_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxColorB_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %boxColorB"   --->   Operation 19 'read' 'boxColorB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed"   --->   Operation 20 'read' 'motionSpeed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%color = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat"   --->   Operation 21 'read' 'color' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %crossHairX"   --->   Operation 22 'read' 'crossHairX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crossHairY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %crossHairY"   --->   Operation 23 'read' 'crossHairY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%hMax = sub i16 %loopWidth, i16 %boxSize_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:737]   --->   Operation 24 'sub' 'hMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.07ns)   --->   "%vMax = sub i16 %loopHeight, i16 %boxSize_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:736]   --->   Operation 25 'sub' 'vMax' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.55ns)   --->   "%cmp11_i106 = icmp_eq  i8 %color, i8 0"   --->   Operation 26 'icmp' 'cmp11_i106' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.24ns)   --->   "%pixOut = select i1 %cmp11_i106, i8 240, i8 128"   --->   Operation 27 'select' 'pixOut' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%cmp13_i = icmp_eq  i8 %color, i8 1"   --->   Operation 28 'icmp' 'cmp13_i' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i8 %maskId_1"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%and4_i = and i1 %cmp11_i106, i1 %empty"   --->   Operation 30 'and' 'and4_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_1, i32 1"   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%and10_i = and i1 %cmp11_i106, i1 %tmp"   --->   Operation 32 'and' 'and10_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %maskId_1, i32 2"   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%and24_i = and i1 %cmp11_i106, i1 %tmp_1"   --->   Operation 34 'and' 'and24_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%pixOut_4 = trunc i16 %boxColorR_read"   --->   Operation 35 'trunc' 'pixOut_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7"   --->   Operation 36 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.48ns)   --->   "%icmp = icmp_ne  i7 %tmp_2, i7 0"   --->   Operation 37 'icmp' 'icmp' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pixOut_6 = trunc i16 %boxColorB_read"   --->   Operation 38 'trunc' 'pixOut_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %motionSpeed_read, i1 0"   --->   Operation 39 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1867_1 = zext i9 %shl_i" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 40 'zext' 'zext_ln1867_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1867 = zext i8 %motionSpeed_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 41 'zext' 'zext_ln1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%boxHCoord_load = load i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1878]   --->   Operation 42 'load' 'boxHCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%boxVCoord_load = load i16 %boxVCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1880]   --->   Operation 43 'load' 'boxVCoord_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln1919_1 = select i1 %cmp13_i, i2 1, i2 2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 44 'select' 'select_ln1919_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%store_ln744 = store i16 %boxHCoord_load, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 45 'store' 'store_ln744' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 46 [1/1] (1.70ns)   --->   "%store_ln744 = store i16 %boxVCoord_load, i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 46 'store' 'store_ln744' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln744 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 47 'br' 'br_ln744' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%y = phi i16 0, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit, i16 %y_1, void %._crit_edge.loopexit"   --->   Operation 48 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%y_1 = add i16 %y, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 49 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.42ns)   --->   "%icmp_ln744 = icmp_eq  i16 %y, i16 %loopHeight" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 50 'icmp' 'icmp_ln744' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln744 = br i1 %icmp_ln744, void %.split14, void %._crit_edge94.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 51 'br' 'br_ln744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:735]   --->   Operation 52 'specloopname' 'specloopname_ln735' <Predicate = (!icmp_ln744)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.42ns)   --->   "%icmp_ln1913 = icmp_ne  i16 %y, i16 %crossHairY_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 53 'icmp' 'icmp_ln1913' <Predicate = (!icmp_ln744)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln746 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 54 'br' 'br_ln746' <Predicate = (!icmp_ln744)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln782 = ret" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:782]   --->   Operation 55 'ret' 'ret_ln782' <Predicate = (icmp_ln744)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.64>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%x = phi i16 0, void %.split14, i16 %x_1, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv"   --->   Operation 56 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.07ns)   --->   "%x_1 = add i16 %x, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 57 'add' 'x_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln746 = trunc i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 58 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln746 = icmp_eq  i16 %x, i16 %loopWidth" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 59 'icmp' 'icmp_ln746' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln746 = br i1 %icmp_ln746, void %.split, void %._crit_edge.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:746]   --->   Operation 60 'br' 'br_ln746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1840)   --->   "%or_ln1840 = or i16 %x, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1840]   --->   Operation 61 'or' 'or_ln1840' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1840 = icmp_eq  i16 %or_ln1840, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1840]   --->   Operation 62 'icmp' 'icmp_ln1840' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1840 = br i1 %icmp_ln1840, void %._crit_edge, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1840]   --->   Operation 63 'br' 'br_ln1840' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1843]   --->   Operation 64 'load' 'hDir_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%boxLeft_load = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 65 'load' 'boxLeft_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1843 = br i1 %hDir_load, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1843]   --->   Operation 66 'br' 'br_ln1843' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.42ns)   --->   "%icmp_ln1845 = icmp_ugt  i16 %boxLeft_load, i16 %hMax" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 67 'icmp' 'icmp_ln1845' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln1845 = br i1 %icmp_ln1845, void %._crit_edge7, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 68 'br' 'br_ln1845' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln1846 = store i1 1, i1 %hDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1846]   --->   Operation 69 'store' 'store_ln1846' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load & icmp_ln1845)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln1846 = br void %._crit_edge7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1846]   --->   Operation 70 'br' 'br_ln1846' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !hDir_load & icmp_ln1845)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (2.42ns)   --->   "%icmp_ln1849 = icmp_ult  i16 %boxLeft_load, i16 %zext_ln1867_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 71 'icmp' 'icmp_ln1849' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln1849 = br i1 %icmp_ln1849, void %._crit_edge7, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 72 'br' 'br_ln1849' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln1850 = store i1 0, i1 %hDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 73 'store' 'store_ln1850' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln1850 = br void %._crit_edge7" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 74 'br' 'br_ln1850' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_61 = phi i1 0, void, i1 1, void, i1 0, void, i1 1, void"   --->   Operation 75 'phi' 'empty_61' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 76 'load' 'vDir_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%boxTop_load = load i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1859]   --->   Operation 77 'load' 'boxTop_load' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1854 = br i1 %vDir_load, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 78 'br' 'br_ln1854' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.42ns)   --->   "%icmp_ln1855 = icmp_ugt  i16 %boxTop_load, i16 %vMax" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1855]   --->   Operation 79 'icmp' 'icmp_ln1855' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1855 = br i1 %icmp_ln1855, void %._crit_edge9, void %.critedge3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1855]   --->   Operation 80 'br' 'br_ln1855' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%boxLeft_load_3 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 81 'load' 'boxLeft_load_3' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln1856 = store i1 1, i1 %vDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 82 'store' 'store_ln1856' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (2.07ns)   --->   "%sub_ln1867_2 = sub i16 %boxLeft_load_3, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 83 'sub' 'sub_ln1867_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.07ns)   --->   "%add_ln1865_2 = add i16 %boxLeft_load_3, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 84 'add' 'add_ln1865_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.80ns)   --->   "%select_ln1864_2 = select i1 %empty_61, i16 %sub_ln1867_2, i16 %add_ln1865_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 85 'select' 'select_ln1864_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.82ns)   --->   "%store_ln1864 = store i16 %select_ln1864_2, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 86 'store' 'store_ln1864' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.82>
ST_3 : Operation 87 [1/1] (2.42ns)   --->   "%icmp_ln1859 = icmp_ult  i16 %boxTop_load, i16 %zext_ln1867_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1859]   --->   Operation 87 'icmp' 'icmp_ln1859' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1859 = br i1 %icmp_ln1859, void %._crit_edge9, void %.critedge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1859]   --->   Operation 88 'br' 'br_ln1859' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%boxLeft_load_2 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 89 'load' 'boxLeft_load_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.07ns)   --->   "%sub_ln1867_1 = sub i16 %boxLeft_load_2, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 90 'sub' 'sub_ln1867_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.07ns)   --->   "%add_ln1865_1 = add i16 %boxLeft_load_2, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 91 'add' 'add_ln1865_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.80ns)   --->   "%select_ln1864_1 = select i1 %empty_61, i16 %sub_ln1867_1, i16 %add_ln1865_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 92 'select' 'select_ln1864_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%store_ln1868 = store i16 %select_ln1864_1, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1868]   --->   Operation 93 'store' 'store_ln1868' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.82>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln1868 = br i1 %vDir_load, void %._crit_edge12, void %._crit_edge11" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1868]   --->   Operation 94 'br' 'br_ln1868' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%boxTop_load_2 = load i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 95 'load' 'boxTop_load_2' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.07ns)   --->   "%sub_ln1871 = sub i16 %boxTop_load_2, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 96 'sub' 'sub_ln1871' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln1871 = store i16 %sub_ln1871, i16 %boxVCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 97 'store' 'store_ln1871' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (1.70ns)   --->   "%store_ln1871 = store i16 %sub_ln1871, i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 98 'store' 'store_ln1871' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.70>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxLeft_load_1 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 100 'load' 'boxLeft_load_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln1860 = store i1 0, i1 %vDir" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1860]   --->   Operation 101 'store' 'store_ln1860' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (2.07ns)   --->   "%sub_ln1867 = sub i16 %boxLeft_load_1, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 102 'sub' 'sub_ln1867' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.07ns)   --->   "%add_ln1865 = add i16 %boxLeft_load_1, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 103 'add' 'add_ln1865' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.80ns)   --->   "%select_ln1864 = select i1 %empty_61, i16 %sub_ln1867, i16 %add_ln1865" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 104 'select' 'select_ln1864' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.82ns)   --->   "%store_ln1864 = store i16 %select_ln1864, i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1864]   --->   Operation 105 'store' 'store_ln1864' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 1.82>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%boxTop_load_1 = load i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 106 'load' 'boxTop_load_1' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.07ns)   --->   "%add_ln1869 = add i16 %boxTop_load_1, i16 %zext_ln1867" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 107 'add' 'add_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln1869 = store i16 %add_ln1869, i16 %boxVCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 108 'store' 'store_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.70ns)   --->   "%store_ln1869 = store i16 %add_ln1869, i16 %boxTop" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 109 'store' 'store_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.70>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln1869 = br void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 110 'br' 'br_ln1869' <Predicate = (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859) | (!icmp_ln746 & patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.42ns)   --->   "%icmp_ln1913_1 = icmp_ne  i16 %x, i16 %crossHairX_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 111 'icmp' 'icmp_ln1913_1' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln1913 = and i1 %icmp_ln1913_1, i1 %icmp_ln1913" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 112 'and' 'and_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln1913 = or i1 %and_ln1913, i1 %cmp11_i106" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 113 'or' 'or_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1919)   --->   "%or_ln1919 = or i1 %cmp13_i, i1 %trunc_ln746" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 114 'or' 'or_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1919 = select i1 %or_ln1919, i2 %select_ln1919_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 115 'select' 'select_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1919 = zext i2 %select_ln1919" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 116 'zext' 'zext_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1919" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 117 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 118 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln735 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:735]   --->   Operation 119 'specpipeline' 'specpipeline_ln735' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln735 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:735]   --->   Operation 120 'specloopname' 'specloopname_ln735' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (2.45ns)   --->   "%srcImg_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcImg" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'srcImg_read' <Predicate = (!icmp_ln746)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%pixOut_1 = trunc i24 %srcImg_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'trunc' 'pixOut_1' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%pixOut_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcImg_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'partselect' 'pixOut_2' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%pixOut_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcImg_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'partselect' 'pixOut_3' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.82ns)   --->   "%switch_ln752 = switch i8 %patternId_read, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv, i8 2, void, i8 1, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:752]   --->   Operation 125 'switch' 'switch_ln752' <Predicate = (!icmp_ln746)> <Delay = 1.82>
ST_4 : Operation 126 [1/1] (1.70ns)   --->   "%store_ln1865 = store i16 %select_ln1864_2, i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 126 'store' 'store_ln1865' <Predicate = (patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 1.70>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge11"   --->   Operation 127 'br' 'br_ln0' <Predicate = (patternId_read == 1 & icmp_ln1840 & !vDir_load & icmp_ln1855)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.70ns)   --->   "%store_ln1865 = store i16 %select_ln1864_1, i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 128 'store' 'store_ln1865' <Predicate = (patternId_read == 1 & icmp_ln1840 & vDir_load & !icmp_ln1859) | (patternId_read == 1 & icmp_ln1840 & !vDir_load & !icmp_ln1855)> <Delay = 1.70>
ST_4 : Operation 129 [1/1] (1.70ns)   --->   "%store_ln1865 = store i16 %select_ln1864, i16 %boxHCoord" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1865]   --->   Operation 129 'store' 'store_ln1865' <Predicate = (patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 1.70>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge12"   --->   Operation 130 'br' 'br_ln0' <Predicate = (patternId_read == 1 & icmp_ln1840 & vDir_load & icmp_ln1859)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%boxTop_1 = load i16 %boxTop"   --->   Operation 131 'load' 'boxTop_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%boxLeft_1 = load i16 %boxLeft" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 132 'load' 'boxLeft_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (2.07ns)   --->   "%boxRight = add i16 %boxSize_read, i16 %boxLeft_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1879]   --->   Operation 133 'add' 'boxRight' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (2.07ns)   --->   "%boxBottom = add i16 %boxSize_read, i16 %boxTop_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1881]   --->   Operation 134 'add' 'boxBottom' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (2.42ns)   --->   "%ult = icmp_ult  i16 %y, i16 %boxTop_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 135 'icmp' 'ult' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%rev14 = xor i1 %ult, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 136 'xor' 'rev14' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (2.42ns)   --->   "%notrhs = icmp_ult  i16 %y, i16 %boxBottom" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:744]   --->   Operation 137 'icmp' 'notrhs' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.42ns)   --->   "%icmp_ln1890 = icmp_ult  i16 %x, i16 %boxLeft_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 138 'icmp' 'icmp_ln1890' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%xor_ln1890 = xor i1 %icmp_ln1890, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 139 'xor' 'xor_ln1890' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (2.42ns)   --->   "%icmp_ln1890_1 = icmp_ult  i16 %x, i16 %boxRight" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1890]   --->   Operation 140 'icmp' 'icmp_ln1890_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%and_ln1895_1 = and i1 %notrhs, i1 %rev14" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 141 'and' 'and_ln1895_1' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln1895)   --->   "%and_ln1895_2 = and i1 %icmp_ln1890_1, i1 %xor_ln1890" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 142 'and' 'and_ln1895_2' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1895 = and i1 %and_ln1895_2, i1 %and_ln1895_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 143 'and' 'and_ln1895' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node pixOut_5)   --->   "%and_ln1899 = and i1 %icmp, i1 %trunc_ln746" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899]   --->   Operation 144 'and' 'and_ln1899' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node pixOut_5)   --->   "%trunc_ln1899 = trunc i16 %boxColorG_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899]   --->   Operation 145 'trunc' 'trunc_ln1899' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_5 = select i1 %and_ln1899, i8 %pixOut_6, i8 %trunc_ln1899" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1899]   --->   Operation 146 'select' 'pixOut_5' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.82ns)   --->   "%br_ln1901 = br void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1901]   --->   Operation 147 'br' 'br_ln1901' <Predicate = (!icmp_ln746 & patternId_read == 1 & and_ln1895)> <Delay = 1.82>
ST_4 : Operation 148 [1/1] (1.24ns)   --->   "%select_ln1913 = select i1 %and_ln1913, i8 %pixOut_3, i8 %pixOut" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 148 'select' 'select_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.24ns)   --->   "%select_ln1913_1 = select i1 %and_ln1913, i8 %pixOut_2, i8 240" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 149 'select' 'select_ln1913_1' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.24ns)   --->   "%select_ln1913_2 = select i1 %and_ln1913, i8 %pixOut_1, i8 240" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 150 'select' 'select_ln1913_2' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 151 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_4 : Operation 152 [1/1] (1.82ns)   --->   "%br_ln1919 = br void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1919]   --->   Operation 152 'br' 'br_ln1919' <Predicate = (!icmp_ln746 & patternId_read == 2 & !or_ln1913)> <Delay = 1.82>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 153 [1/1] (1.82ns)   --->   "%br_ln1895 = br i1 %and_ln1895, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1895]   --->   Operation 153 'br' 'br_ln1895' <Predicate = (!icmp_ln746 & patternId_read == 1)> <Delay = 1.82>
ST_5 : Operation 154 [1/1] (1.82ns)   --->   "%br_ln1913 = br i1 %or_ln1913, void, void %_Z13tpgPatternBoxN3hls6ScalarILi3E7ap_uintILi8EEEEttttttttth.exit_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1913]   --->   Operation 154 'br' 'br_ln1913' <Predicate = (!icmp_ln746 & patternId_read == 2)> <Delay = 1.82>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%pix_val_V_2 = phi i8 %pixOut_3, void %.split, i8 %pixOut_6, void, i8 %pixOut_3, void %._crit_edge, i8 %select_ln1913, void, i8 %pixOut, void"   --->   Operation 155 'phi' 'pix_val_V_2' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%pix_val_V_1 = phi i8 %pixOut_2, void %.split, i8 %pixOut_5, void, i8 %pixOut_2, void %._crit_edge, i8 %select_ln1913_1, void, i8 %whiYuv_2_load, void"   --->   Operation 156 'phi' 'pix_val_V_1' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%pix_val_V = phi i8 %pixOut_1, void %.split, i8 %pixOut_4, void, i8 %pixOut_1, void %._crit_edge, i8 %select_ln1913_2, void, i8 240, void"   --->   Operation 157 'phi' 'pix_val_V' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node outpix_0_0_0_0_0_load)   --->   "%select_ln1933 = select i1 %and4_i, i8 0, i8 %pix_val_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1933]   --->   Operation 158 'select' 'select_ln1933' <Predicate = (!icmp_ln746 & !tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node outpix_0_2_0_0_0_load)   --->   "%select_ln1937 = select i1 %and24_i, i8 0, i8 %pix_val_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1937]   --->   Operation 159 'select' 'select_ln1937' <Predicate = (!icmp_ln746 & !tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_0_2_0_0_0_load = select i1 %tobool, i8 %pix_val_V_2, i8 %select_ln1937" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'select' 'outpix_0_2_0_0_0_load' <Predicate = (!icmp_ln746)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.24ns) (out node of the LUT)   --->   "%outpix_0_0_0_0_0_load = select i1 %tobool, i8 %pix_val_V, i8 %select_ln1933" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 161 'select' 'outpix_0_0_0_0_0_load' <Predicate = (!icmp_ln746)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node empty_62)   --->   "%select_ln1935 = select i1 %and10_i, i8 0, i8 %pix_val_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1935]   --->   Operation 162 'select' 'select_ln1935' <Predicate = (!icmp_ln746 & !tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.24ns) (out node of the LUT)   --->   "%empty_62 = select i1 %tobool, i8 %pix_val_V_1, i8 %select_ln1935" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 163 'select' 'empty_62' <Predicate = (!icmp_ln746)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln174_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outpix_0_2_0_0_0_load, i8 %empty_62, i8 %outpix_0_0_0_0_0_load" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 164 'bitconcatenate' 'or_ln174_1' <Predicate = (!icmp_ln746)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.45ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outImg, i24 %or_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'write' 'write_ln174' <Predicate = (!icmp_ln746)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln746)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcImg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patternId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maskId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ motionSpeed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outImg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boxHCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ boxVCoord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
boxTop                (alloca        ) [ 0111111]
boxLeft               (alloca        ) [ 0111111]
specinterface_ln0     (specinterface ) [ 0000000]
specinterface_ln0     (specinterface ) [ 0000000]
loopHeight            (read          ) [ 0011111]
loopWidth             (read          ) [ 0011111]
patternId_read        (read          ) [ 0011111]
maskId_1              (read          ) [ 0000000]
tobool                (icmp          ) [ 0011111]
boxSize_read          (read          ) [ 0011111]
boxColorR_read        (read          ) [ 0000000]
boxColorG_read        (read          ) [ 0011111]
boxColorB_read        (read          ) [ 0000000]
motionSpeed_read      (read          ) [ 0000000]
color                 (read          ) [ 0000000]
crossHairX_read       (read          ) [ 0011111]
crossHairY_read       (read          ) [ 0011111]
hMax                  (sub           ) [ 0011111]
vMax                  (sub           ) [ 0011111]
cmp11_i106            (icmp          ) [ 0011111]
pixOut                (select        ) [ 0011111]
cmp13_i               (icmp          ) [ 0011111]
empty                 (trunc         ) [ 0000000]
and4_i                (and           ) [ 0011111]
tmp                   (bitselect     ) [ 0000000]
and10_i               (and           ) [ 0011111]
tmp_1                 (bitselect     ) [ 0000000]
and24_i               (and           ) [ 0011111]
pixOut_4              (trunc         ) [ 0011111]
tmp_2                 (partselect    ) [ 0000000]
icmp                  (icmp          ) [ 0011111]
pixOut_6              (trunc         ) [ 0011111]
shl_i                 (bitconcatenate) [ 0000000]
zext_ln1867_1         (zext          ) [ 0011111]
zext_ln1867           (zext          ) [ 0011111]
boxHCoord_load        (load          ) [ 0000000]
boxVCoord_load        (load          ) [ 0000000]
select_ln1919_1       (select        ) [ 0011111]
store_ln744           (store         ) [ 0000000]
store_ln744           (store         ) [ 0000000]
br_ln744              (br            ) [ 0111111]
y                     (phi           ) [ 0011110]
y_1                   (add           ) [ 0111111]
icmp_ln744            (icmp          ) [ 0011111]
br_ln744              (br            ) [ 0000000]
specloopname_ln735    (specloopname  ) [ 0000000]
icmp_ln1913           (icmp          ) [ 0001110]
br_ln746              (br            ) [ 0011111]
ret_ln782             (ret           ) [ 0000000]
x                     (phi           ) [ 0001100]
x_1                   (add           ) [ 0011111]
trunc_ln746           (trunc         ) [ 0001100]
icmp_ln746            (icmp          ) [ 0011111]
br_ln746              (br            ) [ 0000000]
or_ln1840             (or            ) [ 0000000]
icmp_ln1840           (icmp          ) [ 0011111]
br_ln1840             (br            ) [ 0000000]
hDir_load             (load          ) [ 0011111]
boxLeft_load          (load          ) [ 0000000]
br_ln1843             (br            ) [ 0000000]
icmp_ln1845           (icmp          ) [ 0011111]
br_ln1845             (br            ) [ 0000000]
store_ln1846          (store         ) [ 0000000]
br_ln1846             (br            ) [ 0000000]
icmp_ln1849           (icmp          ) [ 0011111]
br_ln1849             (br            ) [ 0000000]
store_ln1850          (store         ) [ 0000000]
br_ln1850             (br            ) [ 0000000]
empty_61              (phi           ) [ 0000000]
vDir_load             (load          ) [ 0011111]
boxTop_load           (load          ) [ 0000000]
br_ln1854             (br            ) [ 0000000]
icmp_ln1855           (icmp          ) [ 0011111]
br_ln1855             (br            ) [ 0000000]
boxLeft_load_3        (load          ) [ 0000000]
store_ln1856          (store         ) [ 0000000]
sub_ln1867_2          (sub           ) [ 0000000]
add_ln1865_2          (add           ) [ 0000000]
select_ln1864_2       (select        ) [ 0001100]
store_ln1864          (store         ) [ 0000000]
icmp_ln1859           (icmp          ) [ 0011111]
br_ln1859             (br            ) [ 0000000]
boxLeft_load_2        (load          ) [ 0000000]
sub_ln1867_1          (sub           ) [ 0000000]
add_ln1865_1          (add           ) [ 0000000]
select_ln1864_1       (select        ) [ 0001100]
store_ln1868          (store         ) [ 0000000]
br_ln1868             (br            ) [ 0000000]
boxTop_load_2         (load          ) [ 0000000]
sub_ln1871            (sub           ) [ 0000000]
store_ln1871          (store         ) [ 0000000]
store_ln1871          (store         ) [ 0000000]
br_ln0                (br            ) [ 0000000]
boxLeft_load_1        (load          ) [ 0000000]
store_ln1860          (store         ) [ 0000000]
sub_ln1867            (sub           ) [ 0000000]
add_ln1865            (add           ) [ 0000000]
select_ln1864         (select        ) [ 0001100]
store_ln1864          (store         ) [ 0000000]
boxTop_load_1         (load          ) [ 0000000]
add_ln1869            (add           ) [ 0000000]
store_ln1869          (store         ) [ 0000000]
store_ln1869          (store         ) [ 0000000]
br_ln1869             (br            ) [ 0000000]
icmp_ln1913_1         (icmp          ) [ 0000000]
and_ln1913            (and           ) [ 0001100]
or_ln1913             (or            ) [ 0011111]
or_ln1919             (or            ) [ 0000000]
select_ln1919         (select        ) [ 0000000]
zext_ln1919           (zext          ) [ 0000000]
whiYuv_2_addr         (getelementptr ) [ 0001100]
specpipeline_ln735    (specpipeline  ) [ 0000000]
specloopname_ln735    (specloopname  ) [ 0000000]
srcImg_read           (read          ) [ 0000000]
pixOut_1              (trunc         ) [ 0011111]
pixOut_2              (partselect    ) [ 0011111]
pixOut_3              (partselect    ) [ 0011111]
switch_ln752          (switch        ) [ 0011111]
store_ln1865          (store         ) [ 0000000]
br_ln0                (br            ) [ 0000000]
store_ln1865          (store         ) [ 0000000]
store_ln1865          (store         ) [ 0000000]
br_ln0                (br            ) [ 0000000]
boxTop_1              (load          ) [ 0000000]
boxLeft_1             (load          ) [ 0000000]
boxRight              (add           ) [ 0000000]
boxBottom             (add           ) [ 0000000]
ult                   (icmp          ) [ 0000000]
rev14                 (xor           ) [ 0000000]
notrhs                (icmp          ) [ 0000000]
icmp_ln1890           (icmp          ) [ 0000000]
xor_ln1890            (xor           ) [ 0000000]
icmp_ln1890_1         (icmp          ) [ 0000000]
and_ln1895_1          (and           ) [ 0000000]
and_ln1895_2          (and           ) [ 0000000]
and_ln1895            (and           ) [ 0011111]
and_ln1899            (and           ) [ 0000000]
trunc_ln1899          (trunc         ) [ 0000000]
pixOut_5              (select        ) [ 0011111]
br_ln1901             (br            ) [ 0011111]
select_ln1913         (select        ) [ 0011111]
select_ln1913_1       (select        ) [ 0011111]
select_ln1913_2       (select        ) [ 0011111]
whiYuv_2_load         (load          ) [ 0011111]
br_ln1919             (br            ) [ 0011111]
br_ln1895             (br            ) [ 0000000]
br_ln1913             (br            ) [ 0000000]
pix_val_V_2           (phi           ) [ 0001010]
pix_val_V_1           (phi           ) [ 0001010]
pix_val_V             (phi           ) [ 0001010]
select_ln1933         (select        ) [ 0000000]
select_ln1937         (select        ) [ 0000000]
outpix_0_2_0_0_0_load (select        ) [ 0000000]
outpix_0_0_0_0_0_load (select        ) [ 0000000]
select_ln1935         (select        ) [ 0000000]
empty_62              (select        ) [ 0000000]
or_ln174_1            (bitconcatenate) [ 0000000]
write_ln174           (write         ) [ 0000000]
br_ln0                (br            ) [ 0011111]
br_ln0                (br            ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcImg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcImg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patternId">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="maskId">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maskId"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="colorFormat">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crossHairX">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crossHairY">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairY"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="boxSize">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="boxColorR">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="boxColorG">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="boxColorB">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="motionSpeed">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outImg">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outImg"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="boxHCoord">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="boxVCoord">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="hDir">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vDir">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="whiYuv_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="boxTop_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxTop/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="boxLeft_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxLeft/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="loopHeight_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="loopWidth_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="patternId_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="maskId_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maskId_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="boxSize_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="boxColorR_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="boxColorG_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="boxColorB_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="motionSpeed_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="color_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="crossHairX_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="crossHairY_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairY_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="srcImg_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="0"/>
<pin id="195" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcImg_read/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln174_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="0"/>
<pin id="201" dir="0" index="2" bw="24" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="whiYuv_2_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_2_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_2_load/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="y_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="x_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="empty_61_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_61 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_61_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="1" slack="0"/>
<pin id="251" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="1" slack="0"/>
<pin id="253" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_61/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="pix_val_V_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_2 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="pix_val_V_2_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="8" slack="4"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="8" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="8" slack="1"/>
<pin id="270" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="8" bw="8" slack="4"/>
<pin id="272" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_2/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="pix_val_V_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="276" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_1 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="pix_val_V_1_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="8" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="4" bw="8" slack="1"/>
<pin id="283" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="8" slack="1"/>
<pin id="285" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="8" bw="8" slack="1"/>
<pin id="287" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_1/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="pix_val_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="pix_val_V_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="8" slack="4"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="4" bw="8" slack="1"/>
<pin id="299" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="6" bw="8" slack="1"/>
<pin id="301" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="8" bw="5" slack="1"/>
<pin id="303" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="2"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_load_3/3 boxLeft_load_2/3 boxLeft_load_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1867_2/3 sub_ln1867_1/3 sub_ln1867/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="2"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1865_2/3 add_ln1865_1/3 add_ln1865/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1864_2/3 select_ln1864_1/3 select_ln1864/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="2"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1864/3 store_ln1868/3 store_ln1864/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="2"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_load_2/3 boxTop_load_1/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1864_2 select_ln1864_1 select_ln1864 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1865/4 store_ln1865/4 store_ln1865/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tobool_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="hMax_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="hMax/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="vMax_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="vMax/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="cmp11_i106_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp11_i106/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="pixOut_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="cmp13_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp13_i/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="and4_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and4_i/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and10_i_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and10_i/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and24_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and24_i/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="pixOut_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixOut_4/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="0" index="3" bw="4" slack="0"/>
<pin id="430" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="pixOut_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixOut_6/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln1867_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1867_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln1867_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1867/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="boxHCoord_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_load/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="boxVCoord_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln1919_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1919_1/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln744_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln744/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln744_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln744/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="y_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln744_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln744/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln1913_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1913/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="x_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln746_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln746_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="2"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln746/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln1840_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="1"/>
<pin id="521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1840/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln1840_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1840/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="hDir_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hDir_load/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="boxLeft_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="2"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_load/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln1845_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="2"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1845/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln1846_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1846/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln1849_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="9" slack="2"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1849/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln1850_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1850/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="vDir_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vDir_load/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="boxTop_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="2"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_load/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln1855_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="2"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1855/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln1856_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1856/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln1859_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="9" slack="2"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1859/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sub_ln1871_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="2"/>
<pin id="585" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1871/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln1871_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln1871_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="0" index="1" bw="16" slack="2"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln1860_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1860/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln1869_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="2"/>
<pin id="607" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1869/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln1869_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1869/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln1869_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="2"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1869/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln1913_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="2"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1913_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="and_ln1913_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="1"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1913/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln1913_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="2"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1913/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln1919_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="2"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1919/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln1919_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="2"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1919/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln1919_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1919/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="pixOut_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="24" slack="0"/>
<pin id="654" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixOut_1/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="pixOut_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="24" slack="0"/>
<pin id="659" dir="0" index="2" bw="5" slack="0"/>
<pin id="660" dir="0" index="3" bw="5" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixOut_2/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="pixOut_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="24" slack="0"/>
<pin id="669" dir="0" index="2" bw="6" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixOut_3/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="boxTop_1_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="3"/>
<pin id="678" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_1/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="boxLeft_1_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="3"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_1/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="boxRight_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="3"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxRight/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="boxBottom_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="3"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxBottom/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ult_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="2"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="rev14_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev14/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="notrhs_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="2"/>
<pin id="706" dir="0" index="1" bw="16" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln1890_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="0" index="1" bw="16" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1890/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="xor_ln1890_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1890/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln1890_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1890_1/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln1895_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1895_1/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="and_ln1895_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1895_2/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln1895_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1895/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="and_ln1899_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="3"/>
<pin id="748" dir="0" index="1" bw="1" slack="1"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1899/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln1899_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="3"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1899/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="pixOut_5_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="3"/>
<pin id="756" dir="0" index="2" bw="8" slack="0"/>
<pin id="757" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_5/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln1913_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="8" slack="0"/>
<pin id="763" dir="0" index="2" bw="8" slack="3"/>
<pin id="764" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1913/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln1913_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="0" index="2" bw="5" slack="0"/>
<pin id="770" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1913_1/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="select_ln1913_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="0" index="2" bw="5" slack="0"/>
<pin id="777" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1913_2/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln1933_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="4"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="0" index="2" bw="8" slack="0"/>
<pin id="784" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1933/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="select_ln1937_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="4"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="0" index="2" bw="8" slack="0"/>
<pin id="791" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1937/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="outpix_0_2_0_0_0_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="4"/>
<pin id="796" dir="0" index="1" bw="8" slack="0"/>
<pin id="797" dir="0" index="2" bw="8" slack="0"/>
<pin id="798" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_0_2_0_0_0_load/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="outpix_0_0_0_0_0_load_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="4"/>
<pin id="803" dir="0" index="1" bw="8" slack="0"/>
<pin id="804" dir="0" index="2" bw="8" slack="0"/>
<pin id="805" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_0_0_0_0_0_load/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln1935_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="4"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="8" slack="0"/>
<pin id="812" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1935/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="empty_62_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="4"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="0" index="2" bw="8" slack="0"/>
<pin id="819" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_62/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="or_ln174_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="24" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="0" index="2" bw="8" slack="0"/>
<pin id="826" dir="0" index="3" bw="8" slack="0"/>
<pin id="827" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_1/5 "/>
</bind>
</comp>

<comp id="833" class="1005" name="boxTop_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxTop "/>
</bind>
</comp>

<comp id="843" class="1005" name="boxLeft_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxLeft "/>
</bind>
</comp>

<comp id="852" class="1005" name="loopHeight_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="857" class="1005" name="loopWidth_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="2"/>
<pin id="859" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="862" class="1005" name="patternId_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="2"/>
<pin id="864" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="patternId_read "/>
</bind>
</comp>

<comp id="866" class="1005" name="tobool_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="4"/>
<pin id="868" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tobool "/>
</bind>
</comp>

<comp id="873" class="1005" name="boxSize_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="3"/>
<pin id="875" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="boxSize_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="boxColorG_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="3"/>
<pin id="881" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="boxColorG_read "/>
</bind>
</comp>

<comp id="884" class="1005" name="crossHairX_read_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="2"/>
<pin id="886" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="crossHairX_read "/>
</bind>
</comp>

<comp id="889" class="1005" name="crossHairY_read_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairY_read "/>
</bind>
</comp>

<comp id="894" class="1005" name="hMax_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="2"/>
<pin id="896" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="hMax "/>
</bind>
</comp>

<comp id="899" class="1005" name="vMax_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="2"/>
<pin id="901" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="vMax "/>
</bind>
</comp>

<comp id="904" class="1005" name="cmp11_i106_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="2"/>
<pin id="906" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp11_i106 "/>
</bind>
</comp>

<comp id="909" class="1005" name="pixOut_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="3"/>
<pin id="911" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixOut "/>
</bind>
</comp>

<comp id="915" class="1005" name="cmp13_i_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="2"/>
<pin id="917" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp13_i "/>
</bind>
</comp>

<comp id="920" class="1005" name="and4_i_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="4"/>
<pin id="922" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and4_i "/>
</bind>
</comp>

<comp id="925" class="1005" name="and10_i_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="4"/>
<pin id="927" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and10_i "/>
</bind>
</comp>

<comp id="930" class="1005" name="and24_i_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="4"/>
<pin id="932" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and24_i "/>
</bind>
</comp>

<comp id="935" class="1005" name="pixOut_4_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="4"/>
<pin id="937" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixOut_4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="3"/>
<pin id="942" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="945" class="1005" name="pixOut_6_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="3"/>
<pin id="947" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixOut_6 "/>
</bind>
</comp>

<comp id="951" class="1005" name="zext_ln1867_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="2"/>
<pin id="953" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1867_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="zext_ln1867_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="2"/>
<pin id="959" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1867 "/>
</bind>
</comp>

<comp id="965" class="1005" name="select_ln1919_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="2"/>
<pin id="967" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1919_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="y_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_ln744_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln744 "/>
</bind>
</comp>

<comp id="979" class="1005" name="icmp_ln1913_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1913 "/>
</bind>
</comp>

<comp id="984" class="1005" name="x_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="0"/>
<pin id="986" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="trunc_ln746_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln746 "/>
</bind>
</comp>

<comp id="994" class="1005" name="icmp_ln746_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln746 "/>
</bind>
</comp>

<comp id="998" class="1005" name="icmp_ln1840_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1840 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="hDir_load_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hDir_load "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_ln1845_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1845 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="icmp_ln1849_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1849 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="vDir_load_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vDir_load "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln1855_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1855 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln1859_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1859 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="and_ln1913_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln1913 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="or_ln1913_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="1"/>
<pin id="1035" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1913 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="whiYuv_2_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="2" slack="1"/>
<pin id="1039" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_addr "/>
</bind>
</comp>

<comp id="1042" class="1005" name="pixOut_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="pixOut_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="pixOut_3_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="1"/>
<pin id="1056" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_3 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="and_ln1895_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1895 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="pixOut_5_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="1"/>
<pin id="1066" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_5 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="select_ln1913_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1913 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="select_ln1913_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1913_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="select_ln1913_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="1"/>
<pin id="1081" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1913_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="whiYuv_2_load_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="110" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="78" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="86" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="245" pin=6"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="293" pin=8"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="245" pin="8"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="309" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="319" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="138" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="126" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="144" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="120" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="144" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="174" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="174" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="58" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="138" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="363" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="138" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="363" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="393" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="138" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="363" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="150" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="174" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="439"><net_src comp="425" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="162" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="168" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="168" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="30" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="377" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="461" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="465" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="222" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="222" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="222" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="234" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="234" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="234" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="234" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="218" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="78" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="32" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="534" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="32" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="86" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="34" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="563" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="332" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="30" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="582" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="72" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="34" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="332" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="30" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="604" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="234" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="509" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="650"><net_src comp="640" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="655"><net_src comp="192" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="96" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="192" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="98" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="672"><net_src comp="96" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="192" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="102" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="104" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="676" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="218" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="676" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="86" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="218" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="687" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="230" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="679" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="86" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="230" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="682" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="704" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="698" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="722" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="716" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="728" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="666" pin="4"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="656" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="54" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="652" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="779"><net_src comp="54" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="52" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="293" pin="10"/><net_sink comp="780" pin=2"/></net>

<net id="792"><net_src comp="52" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="262" pin="10"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="262" pin="10"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="787" pin="3"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="293" pin="10"/><net_sink comp="801" pin=1"/></net>

<net id="807"><net_src comp="780" pin="3"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="52" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="277" pin="10"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="277" pin="10"/><net_sink comp="815" pin=1"/></net>

<net id="821"><net_src comp="808" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="828"><net_src comp="108" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="794" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="815" pin="3"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="801" pin="3"/><net_sink comp="822" pin=3"/></net>

<net id="832"><net_src comp="822" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="836"><net_src comp="112" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="842"><net_src comp="833" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="846"><net_src comp="116" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="855"><net_src comp="120" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="860"><net_src comp="126" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="865"><net_src comp="132" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="345" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="876"><net_src comp="144" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="882"><net_src comp="156" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="887"><net_src comp="180" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="892"><net_src comp="186" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="897"><net_src comp="351" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="902"><net_src comp="357" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="907"><net_src comp="363" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="912"><net_src comp="369" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="262" pin=8"/></net>

<net id="918"><net_src comp="377" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="923"><net_src comp="387" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="928"><net_src comp="401" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="933"><net_src comp="415" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="938"><net_src comp="421" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="943"><net_src comp="435" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="948"><net_src comp="441" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="954"><net_src comp="453" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="960"><net_src comp="457" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="968"><net_src comp="469" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="973"><net_src comp="487" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="978"><net_src comp="493" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="498" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="987"><net_src comp="503" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="992"><net_src comp="509" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="997"><net_src comp="513" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="524" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="530" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="537" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="548" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="559" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="566" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="577" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="625" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1032"><net_src comp="1026" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1036"><net_src comp="630" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="205" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1045"><net_src comp="652" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="1051"><net_src comp="656" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="1057"><net_src comp="666" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="1063"><net_src comp="740" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="753" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1072"><net_src comp="760" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="1077"><net_src comp="766" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="277" pin=6"/></net>

<net id="1082"><net_src comp="773" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="293" pin=6"/></net>

<net id="1087"><net_src comp="212" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="277" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outImg | {5 }
	Port: boxHCoord | {4 }
	Port: boxVCoord | {3 }
	Port: hDir | {3 }
	Port: vDir | {3 }
 - Input state : 
	Port: tpgForeground : srcImg | {4 }
	Port: tpgForeground : height | {1 }
	Port: tpgForeground : width | {1 }
	Port: tpgForeground : patternId | {1 }
	Port: tpgForeground : maskId | {1 }
	Port: tpgForeground : colorFormat | {1 }
	Port: tpgForeground : crossHairX | {1 }
	Port: tpgForeground : crossHairY | {1 }
	Port: tpgForeground : boxSize | {1 }
	Port: tpgForeground : boxColorR | {1 }
	Port: tpgForeground : boxColorG | {1 }
	Port: tpgForeground : boxColorB | {1 }
	Port: tpgForeground : motionSpeed | {1 }
	Port: tpgForeground : boxHCoord | {1 }
	Port: tpgForeground : boxVCoord | {1 }
	Port: tpgForeground : hDir | {3 }
	Port: tpgForeground : vDir | {3 }
	Port: tpgForeground : whiYuv_2 | {3 4 }
  - Chain level:
	State 1
		pixOut : 1
		and4_i : 1
		and10_i : 1
		and24_i : 1
		icmp : 1
		zext_ln1867_1 : 1
		select_ln1919_1 : 1
		store_ln744 : 1
		store_ln744 : 1
	State 2
		y_1 : 1
		icmp_ln744 : 1
		br_ln744 : 2
		icmp_ln1913 : 1
	State 3
		x_1 : 1
		trunc_ln746 : 1
		icmp_ln746 : 1
		br_ln746 : 2
		or_ln1840 : 1
		icmp_ln1840 : 1
		br_ln1840 : 2
		br_ln1843 : 1
		icmp_ln1845 : 1
		br_ln1845 : 2
		icmp_ln1849 : 1
		br_ln1849 : 2
		empty_61 : 3
		br_ln1854 : 1
		icmp_ln1855 : 1
		br_ln1855 : 2
		sub_ln1867_2 : 1
		add_ln1865_2 : 1
		select_ln1864_2 : 4
		store_ln1864 : 5
		icmp_ln1859 : 1
		br_ln1859 : 2
		sub_ln1867_1 : 1
		add_ln1865_1 : 1
		select_ln1864_1 : 4
		store_ln1868 : 5
		br_ln1868 : 1
		sub_ln1871 : 1
		store_ln1871 : 2
		store_ln1871 : 2
		sub_ln1867 : 1
		add_ln1865 : 1
		select_ln1864 : 4
		store_ln1864 : 5
		add_ln1869 : 1
		store_ln1869 : 2
		store_ln1869 : 2
		icmp_ln1913_1 : 1
		and_ln1913 : 2
		or_ln1913 : 2
		or_ln1919 : 2
		select_ln1919 : 2
		zext_ln1919 : 3
		whiYuv_2_addr : 4
		whiYuv_2_load : 5
	State 4
		boxRight : 1
		boxBottom : 1
		ult : 1
		rev14 : 2
		notrhs : 2
		icmp_ln1890 : 1
		xor_ln1890 : 2
		icmp_ln1890_1 : 2
		and_ln1895_1 : 2
		and_ln1895_2 : 2
		and_ln1895 : 2
		pixOut_5 : 1
		select_ln1913 : 1
		select_ln1913_1 : 1
		select_ln1913_2 : 1
	State 5
		pix_val_V_2 : 1
		pix_val_V_1 : 1
		pix_val_V : 1
		select_ln1933 : 2
		select_ln1937 : 2
		outpix_0_2_0_0_0_load : 3
		outpix_0_0_0_0_0_load : 3
		select_ln1935 : 2
		empty_62 : 3
		or_ln174_1 : 4
		write_ln174 : 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         tobool_fu_345        |    0    |    11   |
|          |       cmp11_i106_fu_363      |    0    |    11   |
|          |        cmp13_i_fu_377        |    0    |    11   |
|          |          icmp_fu_435         |    0    |    10   |
|          |       icmp_ln744_fu_493      |    0    |    13   |
|          |      icmp_ln1913_fu_498      |    0    |    13   |
|          |       icmp_ln746_fu_513      |    0    |    13   |
|          |      icmp_ln1840_fu_524      |    0    |    13   |
|   icmp   |      icmp_ln1845_fu_537      |    0    |    13   |
|          |      icmp_ln1849_fu_548      |    0    |    13   |
|          |      icmp_ln1855_fu_566      |    0    |    13   |
|          |      icmp_ln1859_fu_577      |    0    |    13   |
|          |     icmp_ln1913_1_fu_620     |    0    |    13   |
|          |          ult_fu_692          |    0    |    13   |
|          |         notrhs_fu_704        |    0    |    13   |
|          |      icmp_ln1890_fu_710      |    0    |    13   |
|          |     icmp_ln1890_1_fu_722     |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_314          |    0    |    23   |
|          |          y_1_fu_487          |    0    |    23   |
|    add   |          x_1_fu_503          |    0    |    23   |
|          |       add_ln1869_fu_604      |    0    |    23   |
|          |        boxRight_fu_682       |    0    |    23   |
|          |       boxBottom_fu_687       |    0    |    23   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_319          |    0    |    16   |
|          |         pixOut_fu_369        |    0    |    8    |
|          |    select_ln1919_1_fu_469    |    0    |    2    |
|          |     select_ln1919_fu_640     |    0    |    2    |
|          |        pixOut_5_fu_753       |    0    |    8    |
|          |     select_ln1913_fu_760     |    0    |    8    |
|  select  |    select_ln1913_1_fu_766    |    0    |    8    |
|          |    select_ln1913_2_fu_773    |    0    |    8    |
|          |     select_ln1933_fu_780     |    0    |    8    |
|          |     select_ln1937_fu_787     |    0    |    8    |
|          | outpix_0_2_0_0_0_load_fu_794 |    0    |    8    |
|          | outpix_0_0_0_0_0_load_fu_801 |    0    |    8    |
|          |     select_ln1935_fu_808     |    0    |    8    |
|          |        empty_62_fu_815       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_309          |    0    |    23   |
|    sub   |          hMax_fu_351         |    0    |    23   |
|          |          vMax_fu_357         |    0    |    23   |
|          |       sub_ln1871_fu_582      |    0    |    23   |
|----------|------------------------------|---------|---------|
|          |       or_ln1840_fu_518       |    0    |    16   |
|    or    |       or_ln1913_fu_630       |    0    |    2    |
|          |       or_ln1919_fu_635       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |         and4_i_fu_387        |    0    |    2    |
|          |        and10_i_fu_401        |    0    |    2    |
|          |        and24_i_fu_415        |    0    |    2    |
|    and   |       and_ln1913_fu_625      |    0    |    2    |
|          |      and_ln1895_1_fu_728     |    0    |    2    |
|          |      and_ln1895_2_fu_734     |    0    |    2    |
|          |       and_ln1895_fu_740      |    0    |    2    |
|          |       and_ln1899_fu_746      |    0    |    2    |
|----------|------------------------------|---------|---------|
|    xor   |         rev14_fu_698         |    0    |    2    |
|          |       xor_ln1890_fu_716      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |    loopHeight_read_fu_120    |    0    |    0    |
|          |     loopWidth_read_fu_126    |    0    |    0    |
|          |  patternId_read_read_fu_132  |    0    |    0    |
|          |     maskId_1_read_fu_138     |    0    |    0    |
|          |   boxSize_read_read_fu_144   |    0    |    0    |
|          |  boxColorR_read_read_fu_150  |    0    |    0    |
|   read   |  boxColorG_read_read_fu_156  |    0    |    0    |
|          |  boxColorB_read_read_fu_162  |    0    |    0    |
|          | motionSpeed_read_read_fu_168 |    0    |    0    |
|          |       color_read_fu_174      |    0    |    0    |
|          |  crossHairX_read_read_fu_180 |    0    |    0    |
|          |  crossHairY_read_read_fu_186 |    0    |    0    |
|          |    srcImg_read_read_fu_192   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln174_write_fu_198   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         empty_fu_383         |    0    |    0    |
|          |        pixOut_4_fu_421       |    0    |    0    |
|   trunc  |        pixOut_6_fu_441       |    0    |    0    |
|          |      trunc_ln746_fu_509      |    0    |    0    |
|          |        pixOut_1_fu_652       |    0    |    0    |
|          |      trunc_ln1899_fu_750     |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_393          |    0    |    0    |
|          |         tmp_1_fu_407         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_2_fu_425         |    0    |    0    |
|partselect|        pixOut_2_fu_656       |    0    |    0    |
|          |        pixOut_3_fu_666       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_i_fu_445         |    0    |    0    |
|          |       or_ln174_1_fu_822      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     zext_ln1867_1_fu_453     |    0    |    0    |
|   zext   |      zext_ln1867_fu_457      |    0    |    0    |
|          |      zext_ln1919_fu_647      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   590   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     and10_i_reg_925    |    1   |
|     and24_i_reg_930    |    1   |
|     and4_i_reg_920     |    1   |
|   and_ln1895_reg_1060  |    1   |
|   and_ln1913_reg_1026  |    1   |
| boxColorG_read_reg_879 |   16   |
|     boxLeft_reg_843    |   16   |
|  boxSize_read_reg_873  |   16   |
|     boxTop_reg_833     |   16   |
|   cmp11_i106_reg_904   |    1   |
|     cmp13_i_reg_915    |    1   |
| crossHairX_read_reg_884|   16   |
| crossHairY_read_reg_889|   16   |
|    empty_61_reg_242    |    1   |
|   hDir_load_reg_1002   |    1   |
|      hMax_reg_894      |   16   |
|   icmp_ln1840_reg_998  |    1   |
|  icmp_ln1845_reg_1006  |    1   |
|  icmp_ln1849_reg_1010  |    1   |
|  icmp_ln1855_reg_1018  |    1   |
|  icmp_ln1859_reg_1022  |    1   |
|   icmp_ln1913_reg_979  |    1   |
|   icmp_ln744_reg_975   |    1   |
|   icmp_ln746_reg_994   |    1   |
|      icmp_reg_940      |    1   |
|   loopHeight_reg_852   |   16   |
|    loopWidth_reg_857   |   16   |
|   or_ln1913_reg_1033   |    1   |
| patternId_read_reg_862 |    8   |
|    pixOut_1_reg_1042   |    8   |
|    pixOut_2_reg_1048   |    8   |
|    pixOut_3_reg_1054   |    8   |
|    pixOut_4_reg_935    |    8   |
|    pixOut_5_reg_1064   |    8   |
|    pixOut_6_reg_945    |    8   |
|     pixOut_reg_909     |    8   |
|   pix_val_V_1_reg_274  |    8   |
|   pix_val_V_2_reg_259  |    8   |
|    pix_val_V_reg_289   |    8   |
|         reg_335        |   16   |
|select_ln1913_1_reg_1074|    8   |
|select_ln1913_2_reg_1079|    8   |
| select_ln1913_reg_1069 |    8   |
| select_ln1919_1_reg_965|    2   |
|     tobool_reg_866     |    1   |
|   trunc_ln746_reg_989  |    1   |
|   vDir_load_reg_1014   |    1   |
|      vMax_reg_899      |   16   |
| whiYuv_2_addr_reg_1037 |    2   |
| whiYuv_2_load_reg_1084 |    8   |
|       x_1_reg_984      |   16   |
|        x_reg_230       |   16   |
|       y_1_reg_970      |   16   |
|        y_reg_218       |   16   |
|  zext_ln1867_1_reg_951 |   16   |
|   zext_ln1867_reg_957  |   16   |
+------------------------+--------+
|          Total         |   418  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_212 |  p0  |   2  |   2  |    4   ||    9    |
|     y_reg_218     |  p0  |   2  |  16  |   32   ||    9    |
|     x_reg_230     |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   68   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   590  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   418  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   418  |   617  |
+-----------+--------+--------+--------+
