name: I2C
description: Inter-integrated circuit
groupName: I2C
registers:
  - name: I2C_CR1
    displayName: I2C_CR1
    description: Control register 1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PE
        description: "Peripheral enable\nNote: When PE=0, the I2C SCL and SDA lines\
          \ are released. Internal state machines and status bits are put back to\
          \ their reset value. When cleared, PE must be kept low for at least 3 APB\
          \ clock cycles."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Peripheral disable
            value: 0
          - name: B_0x1
            description: Peripheral enable
            value: 1
      - name: TXIE
        description: TX Interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Transmit (TXIS) interrupt disabled
            value: 0
          - name: B_0x1
            description: Transmit (TXIS) interrupt enabled
            value: 1
      - name: RXIE
        description: RX Interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Receive (RXNE) interrupt disabled
            value: 0
          - name: B_0x1
            description: Receive (RXNE) interrupt enabled
            value: 1
      - name: ADDRIE
        description: Address match Interrupt enable (slave only)
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Address match (ADDR) interrupts disabled
            value: 0
          - name: B_0x1
            description: Address match (ADDR) interrupts enabled
            value: 1
      - name: NACKIE
        description: Not acknowledge received Interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not acknowledge (NACKF) received interrupts disabled
            value: 0
          - name: B_0x1
            description: Not acknowledge (NACKF) received interrupts enabled
            value: 1
      - name: STOPIE
        description: Stop detection Interrupt enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Stop detection (STOPF) interrupt disabled
            value: 0
          - name: B_0x1
            description: Stop detection (STOPF) interrupt enabled
            value: 1
      - name: TCIE
        description: "Transfer Complete interrupt enable\nNote: Any of these events\
          \ generate an interrupt:\nTransfer Complete (TC)\nTransfer Complete Reload\
          \ (TCR)"
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Transfer Complete interrupt disabled
            value: 0
          - name: B_0x1
            description: Transfer Complete interrupt enabled
            value: 1
      - name: ERRIE
        description: "Error interrupts enable\nNote: Any of these errors generate\
          \ an interrupt:\nArbitration Loss (ARLO)\nBus Error detection (BERR)\nOverrun/Underrun\
          \ (OVR)\nTimeout detection (TIMEOUT)\nPEC error detection (PECERR)\nAlert\
          \ pin event detection (ALERT)"
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Error detection interrupts disabled
            value: 0
          - name: B_0x1
            description: Error detection interrupts enabled
            value: 1
      - name: DNF
        description: "Digital noise filter\nThese bits are used to configure the digital\
          \ noise filter on SDA and SCL input. The digital filter, filters spikes\
          \ with a length of up to DNF[3:0] * tI2CCLK\n...\nNote: If the analog filter\
          \ is also enabled, the digital filter is added to the analog filter.\nThis\
          \ filter can only be programmed when the I2C is disabled (PE = 0)."
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Digital filter disabled
            value: 0
          - name: B_0x1
            description: Digital filter enabled and filtering capability up to 1 tI2CCLK
            value: 1
          - name: B_0xF
            description: digital filter enabled and filtering capability up to15 tI2CCLK
            value: 15
      - name: ANFOFF
        description: "Analog noise filter OFF\nNote: This bit can only be programmed\
          \ when the I2C is disabled (PE = 0)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Analog noise filter enabled
            value: 0
          - name: B_0x1
            description: Analog noise filter disabled
            value: 1
      - name: TXDMAEN
        description: DMA transmission requests enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA mode disabled for transmission
            value: 0
          - name: B_0x1
            description: DMA mode enabled for transmission
            value: 1
      - name: RXDMAEN
        description: DMA reception requests enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA mode disabled for reception
            value: 0
          - name: B_0x1
            description: DMA mode enabled for reception
            value: 1
      - name: SBC
        description: "Slave byte control\nThis bit is used to enable hardware byte\
          \ control in slave mode."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave byte control disabled
            value: 0
          - name: B_0x1
            description: Slave byte control enabled
            value: 1
      - name: NOSTRETCH
        description: "Clock stretching disable\nThis bit is used to disable clock\
          \ stretching in slave mode. It must be kept cleared in master mode.\nNote:\
          \ This bit can only be programmed when the I2C is disabled (PE = 0)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Clock stretching enabled
            value: 0
          - name: B_0x1
            description: Clock stretching disabled
            value: 1
      - name: WUPEN
        description: "Wakeup from Stop mode enable\nNote: If the Wakeup from Stop\
          \ mode feature is not supported, this bit is reserved and forced by hardware\
          \ to '0'. Refer to .\nNote: WUPEN can be set only when DNF = '0000'"
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup from Stop mode disable.
            value: 0
          - name: B_0x1
            description: Wakeup from Stop mode enable.
            value: 1
      - name: GCEN
        description: General call enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: General call disabled. Address 0b00000000 is NACKed.
            value: 0
          - name: B_0x1
            description: General call enabled. Address 0b00000000 is ACKed.
            value: 1
      - name: SMBHEN
        description: "SMBus Host Address enable\nNote: If the SMBus feature is not\
          \ supported, this bit is reserved and forced by hardware to '0'. Refer to\
          \ ."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Host Address disabled. Address 0b0001000x is NACKed.
            value: 0
          - name: B_0x1
            description: Host Address enabled. Address 0b0001000x is ACKed.
            value: 1
      - name: SMBDEN
        description: "SMBus Device Default Address enable\nNote: If the SMBus feature\
          \ is not supported, this bit is reserved and forced by hardware to '0'.\
          \ Refer to ."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Device Default Address disabled. Address 0b1100001x is NACKed.
            value: 0
          - name: B_0x1
            description: Device Default Address enabled. Address 0b1100001x is ACKed.
            value: 1
      - name: ALERTEN
        description: "SMBus alert enable\nNote: When ALERTEN=0, the SMBA pin can be\
          \ used as a standard GPIO.\nIf the SMBus feature is not supported, this\
          \ bit is reserved and forced by hardware to '0'. Refer to ."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The SMBus alert pin (SMBA) is not supported in host mode
              (SMBHEN=1). In device mode (SMBHEN=0), the SMBA pin is released and
              the Alert Response Address header is disabled (0001100x followed by
              NACK).
            value: 0
          - name: B_0x1
            description: The SMBus alert pin is supported in host mode (SMBHEN=1).
              In device mode (SMBHEN=0), the SMBA pin is driven low and the Alert
              Response Address header is enabled (0001100x followed by ACK).
            value: 1
      - name: PECEN
        description: "PEC enable\nNote: If the SMBus feature is not supported, this\
          \ bit is reserved and forced by hardware to '0'. Refer to ."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PEC calculation disabled
            value: 0
          - name: B_0x1
            description: PEC calculation enabled
            value: 1
  - name: I2C_CR2
    displayName: I2C_CR2
    description: Control register 2
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SADD
        description: "Slave address (master mode)\nIn 7-bit addressing mode (ADD10\
          \ = 0):\nSADD[7:1] should be written with the 7-bit slave address to be\
          \ sent. The bits SADD[9], SADD[8] and SADD[0] are don't care.\nIn 10-bit\
          \ addressing mode (ADD10 = 1):\nSADD[9:0] should be written with the 10-bit\
          \ slave address to be sent.\nNote: Changing these bits when the START bit\
          \ is set is not allowed."
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: RD_WRN
        description: "Transfer direction (master mode)\nNote: Changing this bit when\
          \ the START bit is set is not allowed."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Master requests a write transfer.
            value: 0
          - name: B_0x1
            description: Master requests a read transfer.
            value: 1
      - name: ADD10
        description: "10-bit addressing mode (master mode)\nNote: Changing this bit\
          \ when the START bit is set is not allowed."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The master operates in 7-bit addressing mode,
            value: 0
          - name: B_0x1
            description: The master operates in 10-bit addressing mode
            value: 1
      - name: HEAD10R
        description: "10-bit address header only read direction (master receiver mode)\n\
          Note: Changing this bit when the START bit is set is not allowed."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'The master sends the complete 10 bit slave address read
              sequence: Start + 2 bytes 10bit address in write direction + Restart
              + 1st 7 bits of the 10 bit address in read direction.'
            value: 0
          - name: B_0x1
            description: The master only sends the 1st 7 bits of the 10 bit address,
              followed by Read direction.
            value: 1
      - name: START
        description: "Start generation\nThis bit is set by software, and cleared by\
          \ hardware after the Start followed by the address sequence is sent, by\
          \ an arbitration loss, by a timeout error detection, or when PE = 0. It\
          \ can also be cleared by software by writing '1' to the ADDRCF bit in the\
          \ I2C_ICR register.\nIf the I2C is already in master mode with AUTOEND =\
          \ 0, setting this bit generates a Repeated Start condition when RELOAD=0,\
          \ after the end of the NBYTES transfer.\nOtherwise setting this bit generates\
          \ a START condition once the bus is free.\nNote: Writing '0' to this bit\
          \ has no effect.\nThe START bit can be set even if the bus is BUSY or I2C\
          \ is in slave mode.\nThis bit has no effect when RELOAD is set."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Start generation.
            value: 0
          - name: B_0x1
            description: 'Restart/Start generation:'
            value: 1
      - name: STOP
        description: "Stop generation (master mode)\nThe bit is set by software, cleared\
          \ by hardware when a STOP condition is detected, or when PE = 0.\nIn Master\
          \ Mode:\nNote: Writing '0' to this bit has no effect."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Stop generation.
            value: 0
          - name: B_0x1
            description: Stop generation after current byte transfer.
            value: 1
      - name: NACK
        description: "NACK generation (slave mode)\nThe bit is set by software, cleared\
          \ by hardware when the NACK is sent, or when a STOP condition or an Address\
          \ matched is received, or when PE=0.\nNote: Writing '0' to this bit has\
          \ no effect.\nThis bit is used in slave mode only: in master receiver mode,\
          \ NACK is automatically generated after last byte preceding STOP or RESTART\
          \ condition, whatever the NACK bit value.\nWhen an overrun occurs in slave\
          \ receiver NOSTRETCH mode, a NACK is automatically generated whatever the\
          \ NACK bit value.\nWhen hardware PEC checking is enabled (PECBYTE=1), the\
          \ PEC acknowledge value does not depend on the NACK value."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an ACK is sent after current received byte.
            value: 0
          - name: B_0x1
            description: a NACK is sent after current received byte.
            value: 1
      - name: NBYTES
        description: "Number of bytes\nThe number of bytes to be transmitted/received\
          \ is programmed there. This field is don't care in slave mode with SBC=0.\n\
          Note: Changing these bits when the START bit is set is not allowed."
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: RELOAD
        description: "NBYTES reload mode\nThis bit is set and cleared by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The transfer is completed after the NBYTES data transfer
              (STOP or RESTART follows).
            value: 0
          - name: B_0x1
            description: The transfer is not completed after the NBYTES data transfer
              (NBYTES is reloaded). TCR flag is set when NBYTES data are transferred,
              stretching SCL low.
            value: 1
      - name: AUTOEND
        description: "Automatic end mode (master mode)\nThis bit is set and cleared\
          \ by software.\nNote: This bit has no effect in slave mode or when the RELOAD\
          \ bit is set."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'software end mode: TC flag is set when NBYTES data are transferred,
              stretching SCL low.'
            value: 0
          - name: B_0x1
            description: 'Automatic end mode: a STOP condition is automatically sent
              when NBYTES data are transferred.'
            value: 1
      - name: PECBYTE
        description: "Packet error checking byte\nThis bit is set by software, and\
          \ cleared by hardware when the PEC is transferred, or when a STOP condition\
          \ or an Address matched is received, also when PE=0.\nNote: Writing '0'\
          \ to this bit has no effect.\nThis bit has no effect when RELOAD is set.\n\
          This bit has no effect is slave mode when SBC=0.\nIf the SMBus feature is\
          \ not supported, this bit is reserved and forced by hardware to '0'. Refer\
          \ to ."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No PEC transfer.
            value: 0
          - name: B_0x1
            description: PEC transmission/reception is requested
            value: 1
  - name: I2C_OAR1
    displayName: I2C_OAR1
    description: Own address register 1
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OA1
        description: "Interface own slave address\n7-bit addressing mode: OA1[7:1]\
          \ contains the 7-bit own slave address. The bits OA1[9], OA1[8] and OA1[0]\
          \ are don't care.\n10-bit addressing mode: OA1[9:0] contains the 10-bit\
          \ own slave address.\nNote: These bits can be written only when OA1EN=0."
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: OA1MODE
        description: "Own Address 1 10-bit mode\nNote: This bit can be written only\
          \ when OA1EN=0."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Own address 1 is a 7-bit address.
            value: 0
          - name: B_0x1
            description: Own address 1 is a 10-bit address.
            value: 1
      - name: OA1EN
        description: Own Address 1 enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Own address 1 disabled. The received slave address OA1 is
              NACKed.
            value: 0
          - name: B_0x1
            description: Own address 1 enabled. The received slave address OA1 is
              ACKed.
            value: 1
  - name: I2C_OAR2
    displayName: I2C_OAR2
    description: Own address register 2
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OA2
        description: "Interface address\n7-bit addressing mode: 7-bit address\nNote:\
          \ These bits can be written only when OA2EN=0."
        bitOffset: 1
        bitWidth: 7
        access: read-write
      - name: OA2MSK
        description: "Own Address 2 masks\nNote: These bits can be written only when\
          \ OA2EN=0.\nAs soon as OA2MSK is not equal to 0, the reserved I2C addresses\
          \ (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison\
          \ matches."
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No mask
            value: 0
          - name: B_0x1
            description: OA2[1] is masked and don't care. Only OA2[7:2] are compared.
            value: 1
          - name: B_0x2
            description: OA2[2:1] are masked and don't care. Only OA2[7:3] are compared.
            value: 2
          - name: B_0x3
            description: OA2[3:1] are masked and don't care. Only OA2[7:4] are compared.
            value: 3
          - name: B_0x4
            description: OA2[4:1] are masked and don't care. Only OA2[7:5] are compared.
            value: 4
          - name: B_0x5
            description: OA2[5:1] are masked and don't care. Only OA2[7:6] are compared.
            value: 5
          - name: B_0x6
            description: OA2[6:1] are masked and don't care. Only OA2[7] is compared.
            value: 6
          - name: B_0x7
            description: OA2[7:1] are masked and don't care. No comparison is done,
              and all (except reserved) 7-bit received addresses are acknowledged.
            value: 7
      - name: OA2EN
        description: Own Address 2 enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Own address 2 disabled. The received slave address OA2 is
              NACKed.
            value: 0
          - name: B_0x1
            description: Own address 2 enabled. The received slave address OA2 is
              ACKed.
            value: 1
  - name: I2C_TIMINGR
    displayName: I2C_TIMINGR
    description: Timing register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCLL
        description: "SCL low period (master\n              mode)"
        bitOffset: 0
        bitWidth: 8
      - name: SCLH
        description: "SCL high period (master\n              mode)"
        bitOffset: 8
        bitWidth: 8
      - name: SDADEL
        description: Data hold time
        bitOffset: 16
        bitWidth: 4
      - name: SCLDEL
        description: Data setup time
        bitOffset: 20
        bitWidth: 4
      - name: PRESC
        description: Timing prescaler
        bitOffset: 28
        bitWidth: 4
  - name: I2C_TIMEOUTR
    displayName: I2C_TIMEOUTR
    description: Status register 1
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIMEOUTA
        description: "Bus Timeout A\nThis field is used to configure:\nThe SCL low\
          \ timeout condition tTIMEOUT when TIDLE=0\ntTIMEOUT= (TIMEOUTA+1) x 2048\
          \ x tI2CCLK\nThe bus idle condition (both SCL and SDA high) when TIDLE=1\n\
          tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK\nNote: These bits can be written only\
          \ when TIMOUTEN=0."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: TIDLE
        description: "Idle clock timeout detection\nNote: This bit can be written\
          \ only when TIMOUTEN=0."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMEOUTA is used to detect SCL low timeout
            value: 0
          - name: B_0x1
            description: TIMEOUTA is used to detect both SCL and SDA high timeout
              (bus idle condition)
            value: 1
      - name: TIMOUTEN
        description: Clock timeout enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SCL timeout detection is disabled
            value: 0
          - name: B_0x1
            description: 'SCL timeout detection is enabled: when SCL is low for more
              than tTIMEOUT (TIDLE=0) or high for more than tIDLE (TIDLE=1), a timeout
              error is detected (TIMEOUT=1).'
            value: 1
      - name: TIMEOUTB
        description: "Bus timeout B\nThis field is used to configure the cumulative\
          \ clock extension timeout:\nIn master mode, the master cumulative clock\
          \ low extend time (tLOW:MEXT) is detected\nIn slave mode, the slave cumulative\
          \ clock low extend time (tLOW:SEXT) is detected\ntLOW:EXT= (TIMEOUTB+1)\
          \ x 2048 x tI2CCLK\nNote: These bits can be written only when TEXTEN=0."
        bitOffset: 16
        bitWidth: 12
        access: read-write
      - name: TEXTEN
        description: Extended clock timeout enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Extended clock timeout detection is disabled
            value: 0
          - name: B_0x1
            description: Extended clock timeout detection is enabled. When a cumulative
              SCL stretch for more than tLOW:EXT is done by the I2C interface, a timeout
              error is detected (TIMEOUT=1).
            value: 1
  - name: I2C_ISR
    displayName: I2C_ISR
    description: Interrupt and Status register
    addressOffset: 24
    size: 32
    resetValue: 1
    fields:
      - name: TXE
        description: "Transmit data register empty\n              (transmitters)"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TXIS
        description: "Transmit interrupt status\n              (transmitters)"
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RXNE
        description: "Receive data register not empty\n              (receivers)"
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: ADDR
        description: "Address matched (slave\n              mode)"
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: NACKF
        description: "Not acknowledge received\n              flag"
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: STOPF
        description: Stop detection flag
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TC
        description: "Transfer Complete (master\n              mode)"
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: TCR
        description: Transfer Complete Reload
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: BERR
        description: Bus error
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: ARLO
        description: Arbitration lost
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: OVR
        description: "Overrun/Underrun (slave\n              mode)"
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: PECERR
        description: PEC Error in reception
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: TIMEOUT
        description: "Timeout or t_low detection\n              flag"
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: ALERT
        description: SMBus alert
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: BUSY
        description: Bus busy
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: DIR
        description: "Transfer direction (Slave mode)\nThis flag is updated when an\
          \ address match event occurs (ADDR=1)."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Write transfer, slave enters receiver mode.
            value: 0
          - name: B_0x1
            description: Read transfer, slave enters transmitter mode.
            value: 1
      - name: ADDCODE
        description: "Address match code (Slave\n              mode)"
        bitOffset: 17
        bitWidth: 7
        access: read-only
  - name: I2C_ICR
    displayName: I2C_ICR
    description: Interrupt clear register
    addressOffset: 28
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: ADDRCF
        description: Address Matched flag clear
        bitOffset: 3
        bitWidth: 1
      - name: NACKCF
        description: Not Acknowledge flag clear
        bitOffset: 4
        bitWidth: 1
      - name: STOPCF
        description: Stop detection flag clear
        bitOffset: 5
        bitWidth: 1
      - name: BERRCF
        description: Bus error flag clear
        bitOffset: 8
        bitWidth: 1
      - name: ARLOCF
        description: "Arbitration lost flag\n              clear"
        bitOffset: 9
        bitWidth: 1
      - name: OVRCF
        description: "Overrun/Underrun flag\n              clear"
        bitOffset: 10
        bitWidth: 1
      - name: PECCF
        description: PEC Error flag clear
        bitOffset: 11
        bitWidth: 1
      - name: TIMOUTCF
        description: "Timeout detection flag\n              clear"
        bitOffset: 12
        bitWidth: 1
      - name: ALERTCF
        description: Alert flag clear
        bitOffset: 13
        bitWidth: 1
  - name: I2C_PECR
    displayName: I2C_PECR
    description: PEC register
    addressOffset: 32
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PEC
        description: "Packet error checking\n              register"
        bitOffset: 0
        bitWidth: 8
  - name: I2C_RXDR
    displayName: I2C_RXDR
    description: Receive data register
    addressOffset: 36
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXDATA
        description: 8-bit receive data
        bitOffset: 0
        bitWidth: 8
  - name: I2C_TXDR
    displayName: I2C_TXDR
    description: Transmit data register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TXDATA
        description: 8-bit transmit data
        bitOffset: 0
        bitWidth: 8
interrupts:
  - name: I2C1
    description: I2C1 global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
