
# CSE-3203 Project

This is an academic project of designing a for working cpu with necessary component. The is project lies under the course of CSE-3203 at RUET.



## Features of the CPU

-> 6 bit CPU    
-> 6 bit ALU with 3 operation    
-> 6 bit Addition  
-> 6 bit Not operation   
-> 6 bit Right Rotation operation  
-> 6 bit Register set  
-> SRAM size: 8x15  
-> Control Unit   
-> Register mode   
-> Immidiate mode  
-> Jump operations: JZ, JMP.

## Authors

- [@Toriqul Islam Tonu](https://www.github.com/toriqultonu)


## Screenshots

![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/CPU%206bit.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/reg%206bit.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/reg%20set%206bit.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/SRAM_%20%208x15%20.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/SRAM_%20%208x15%20.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/1bit_reg.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/FA%201bit.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/ROR%206bit.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/CU%206bit.png)
![App Screenshot](https://raw.githubusercontent.com/toriqultonu/Computer-Architecture-CSE-3203/main/ScreenShots/Program%20Counter%203bit.png)

