set_min_delay 30 -rise -rise_from clk2 -fall_through pin1 -to port* -ignore_clock_latency -probe -reset_path
