Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: tp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tp.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tp"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : tp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_mux.vhd" into library work
Parsing entity <mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_generador.vhd" into library work
Parsing entity <generador>.
Parsing architecture <Beh> of entity <generador>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_cont.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_bcd7.vhd" into library work
Parsing entity <bcd_to_7seg>.
Parsing architecture <Behavioral> of entity <bcd_to_7seg>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_anodos.vhd" into library work
Parsing entity <bits_to_an>.
Parsing architecture <Behavioral> of entity <bits_to_an>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_controlador.vhd" into library work
Parsing entity <disp_ctrl>.
Parsing architecture <Behavioral> of entity <disp_ctrl>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_cont4_dig.vhd" into library work
Parsing entity <contador_4dig>.
Parsing architecture <Behavioral> of entity <contador_4dig>.
Parsing VHDL file "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_tp.vhd" into library work
Parsing entity <tp>.
Parsing architecture <Behavioral> of entity <tp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <tp> (architecture <Behavioral>) from library <work>.

Elaborating entity <disp_ctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <bits_to_an> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_anodos.vhd" Line 18. Case statement is complete. others clause is never selected

Elaborating entity <mux2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_mux.vhd" Line 21. Case statement is complete. others clause is never selected

Elaborating entity <bcd_to_7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <generador> (architecture <Beh>) with generics from library <work>.

Elaborating entity <generador> (architecture <Beh>) with generics from library <work>.

Elaborating entity <contador_4dig> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tp>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_tp.vhd".
    Summary:
	no macro.
Unit <tp> synthesized.

Synthesizing Unit <disp_ctrl>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_controlador.vhd".
INFO:Xst:3210 - "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_controlador.vhd" line 21: Output port <over> of the instance <cont_2b_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <disp_ctrl> synthesized.

Synthesizing Unit <counter_1>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_cont.vhd".
        N = 2
    Found 2-bit register for signal <salida>.
    Found 1-bit register for signal <over>.
    Found 2-bit adder for signal <salida[1]_GND_8_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <counter_1> synthesized.

Synthesizing Unit <bits_to_an>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_anodos.vhd".
    Found 4x4-bit Read Only RAM for signal <anodos>
    Summary:
	inferred   1 RAM(s).
Unit <bits_to_an> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_mux.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <output> created at line 16.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <bcd_to_7seg>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_bcd7.vhd".
    Found 16x8-bit Read Only RAM for signal <seg7>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_to_7seg> synthesized.

Synthesizing Unit <generador_1>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_generador.vhd".
        N = 4
    Found 3-bit register for signal <salida>.
    Found 1-bit register for signal <over>.
    Found 3-bit adder for signal <salida[2]_GND_12_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <generador_1> synthesized.

Synthesizing Unit <generador_2>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_generador.vhd".
        N = 32
    Found 6-bit register for signal <salida>.
    Found 1-bit register for signal <over>.
    Found 6-bit adder for signal <salida[5]_GND_13_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <generador_2> synthesized.

Synthesizing Unit <contador_4dig>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_cont4_dig.vhd".
INFO:Xst:3210 - "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_cont4_dig.vhd" line 24: Output port <over> of the instance <u_c3> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ov>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <contador_4dig> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\FedeA\Facu\Sistemas Digitales\workspace\sistemas-digitales\TP1\tp1\ise_cont.vhd".
        N = 4
    Found 4-bit register for signal <salida>.
    Found 1-bit register for signal <over>.
    Found 4-bit adder for signal <salida[3]_GND_15_o_add_1_OUT> created at line 33.
    Found 4-bit comparator equal for signal <salida[3]_OV[3]_equal_1_o> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 4
 6-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 8
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 6-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator equal                                : 4
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 5
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.

Synthesizing (advanced) Unit <bcd_to_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg7>          |          |
    -----------------------------------------------------------------------
Unit <bcd_to_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <bits_to_an>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anodos> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anodos>        |          |
    -----------------------------------------------------------------------
Unit <bits_to_an> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <salida>: 1 register on signal <salida>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <counter_1>.
The following registers are absorbed into counter <salida>: 1 register on signal <salida>.
Unit <counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <generador_1>.
The following registers are absorbed into counter <salida>: 1 register on signal <salida>.
Unit <generador_1> synthesized (advanced).

Synthesizing (advanced) Unit <generador_2>.
The following registers are absorbed into counter <salida>: 1 register on signal <salida>.
Unit <generador_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 4
 6-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 4
 4-bit comparator equal                                : 4
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <u_c3/over> of sequential type is unconnected in block <contador_4dig>.
WARNING:Xst:2677 - Node <ctrl_disp/cont_2b_unit/over> of sequential type is unconnected in block <tp>.

Optimizing unit <tp> ...

Optimizing unit <contador_4dig> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tp, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tp.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 54
#      INV                         : 7
#      LUT2                        : 9
#      LUT3                        : 7
#      LUT4                        : 17
#      LUT5                        : 4
#      LUT6                        : 9
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FD                          : 12
#      FDC                         : 3
#      FDCE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  126800     0%  
 Number of Slice LUTs:                   53  out of  63400     0%  
    Number used as Logic:                53  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      20  out of     53    37%  
   Number with an unused LUT:             0  out of     53     0%  
   Number of fully used LUT-FF pairs:    33  out of     53    62%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.789ns (Maximum Frequency: 558.878MHz)
   Minimum input arrival time before clock: 1.338ns
   Maximum output required time after clock: 2.348ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.789ns (frequency: 558.878MHz)
  Total number of paths / destination ports: 164 / 70
-------------------------------------------------------------------------
Delay:               1.789ns (Levels of Logic = 2)
  Source:            contadores/u_c2/salida_0 (FF)
  Destination:       contadores/ov (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contadores/u_c2/salida_0 to contadores/ov
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.787  contadores/u_c2/salida_0 (contadores/u_c2/salida_0)
     LUT6:I0->O            1   0.097   0.439  contadores/PWR_16_o_PWR_16_o_AND_8_o31 (contadores/PWR_16_o_PWR_16_o_AND_8_o3)
     LUT6:I4->O            1   0.097   0.000  contadores/PWR_16_o_PWR_16_o_AND_8_o33 (contadores/PWR_16_o_PWR_16_o_AND_8_o)
     FD:D                      0.008          contadores/ov
    ----------------------------------------
    Total                      1.789ns (0.563ns logic, 1.226ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.338ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       contadores/u_c0/salida_3 (FF)
  Destination Clock: clk rising

  Data Path: rst to contadores/u_c0/salida_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.451  rst_IBUF (rst_IBUF)
     LUT2:I0->O           19   0.097   0.440  contadores/reset1 (contadores/reset)
     FDC:CLR                   0.349          contadores/u_c2/over
    ----------------------------------------
    Total                      1.338ns (0.447ns logic, 0.891ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 176 / 11
-------------------------------------------------------------------------
Offset:              2.348ns (Levels of Logic = 3)
  Source:            ctrl_disp/cont_2b_unit/salida_0 (FF)
  Destination:       seg7<6> (PAD)
  Source Clock:      clk rising

  Data Path: ctrl_disp/cont_2b_unit/salida_0 to seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.361   0.803  ctrl_disp/cont_2b_unit/salida_0 (ctrl_disp/cont_2b_unit/salida_0)
     LUT6:I0->O            7   0.097   0.650  ctrl_disp/mux_unit/Mmux_output11 (ctrl_disp/out_mux<0>)
     LUT4:I0->O            1   0.097   0.339  ctrl_disp/bcd_to_seg7_unit/Mram_seg721 (seg7_2_OBUF)
     OBUF:I->O                 0.000          seg7_2_OBUF (seg7<2>)
    ----------------------------------------
    Total                      2.348ns (0.555ns logic, 1.793ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.789|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 68.00 secs
Total CPU time to Xst completion: 68.21 secs
 
--> 

Total memory usage is 761564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

