vivado -mode batch -source run_vivado.tcl -tclargs df_top xc7vx690t-ffg1927-2 df_top.xdc ../../generated_ip/xc7vx690t-ffg1927-2/

****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# set DESIGN [lindex $argv 0]
# set DEVICE [lindex $argv 1]
# set XDC_FILE [lindex $argv 2]
# set GENIP_DIR [lindex $argv 3]
# create_project my_project -force dummy -part ${DEVICE}
# set_property PART ${DEVICE} [current_project]
# set_property target_language VHDL [current_project]
# set_param general.maxThreads 8
# set_msg_config -id {Synth 8-3295}   -limit 100000
# set_msg_config -id {Synth 8-3332}   -limit 100000
# set_msg_config -id {Synth 8-3295}   -limit 100000
# set_msg_config -id {Opt 31-80}      -limit 100000
# set_msg_config -id {Synth 8-3333}   -limit 100000
# set_msg_config -id {Place 30-568}   -limit 100000
# source input_list.tcl
## read_vhdl {
##     ../../pulsar2b_ipbus/vhd/clk_wiz_v3_6.vhd            
##     ../../pulsar2b_ipbus/vhd/clock_div.vhd
##     ../../pulsar2b_ipbus/vhd/clocks_7s_serdes.vhd
##     ../../pulsar2b_ipbus/vhd/eth_7s_1000basex_new.vhd
##     ../../pulsar2b_ipbus/vhd/emac_hostbus_decl.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_package.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_trans_decl.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_addr_decode.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_ctrlreg.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_register_interface.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_ctrl.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_peephole_ram.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_pkt_ctr.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_ram.vhd
##     ../../pulsar2b_ipbus/vhd/ipbus_reg.vhd
##     ../../pulsar2b_ipbus/vhd/stretcher.vhd
##     ../../pulsar2b_ipbus/vhd/transactor_cfg.vhd
##     ../../pulsar2b_ipbus/vhd/transactor_if.vhd
##     ../../pulsar2b_ipbus/vhd/transactor_sm.vhd
##     ../../pulsar2b_ipbus/vhd/transactor.vhd
##     ../../pulsar2b_ipbus/vhd/trans_arb.vhd
##     ../../pulsar2b_ipbus/vhd/udp_buffer_selector.vhd
##     ../../pulsar2b_ipbus/vhd/udp_build_arp.vhd
##     ../../pulsar2b_ipbus/vhd/udp_build_payload.vhd
##     ../../pulsar2b_ipbus/vhd/udp_build_ping.vhd
##     ../../pulsar2b_ipbus/vhd/udp_build_resend.vhd
##     ../../pulsar2b_ipbus/vhd/udp_build_status.vhd
##     ../../pulsar2b_ipbus/vhd/udp_byte_sum.vhd
##     ../../pulsar2b_ipbus/vhd/udp_clock_crossing_if.vhd
##     ../../pulsar2b_ipbus/vhd/udp_do_rx_reset.vhd
##     ../../pulsar2b_ipbus/vhd/udp_dualportram_rx.vhd
##     ../../pulsar2b_ipbus/vhd/udp_dualportram_tx.vhd
##     ../../pulsar2b_ipbus/vhd/udp_dualportram.vhd
##     ../../pulsar2b_ipbus/vhd/udp_if_flat.vhd
##     ../../pulsar2b_ipbus/vhd/udp_ipaddr_block.vhd
##     ../../pulsar2b_ipbus/vhd/udp_packet_parser.vhd
##     ../../pulsar2b_ipbus/vhd/udp_rarp_block.vhd
##     ../../pulsar2b_ipbus/vhd/udp_rxram_mux.vhd
##     ../../pulsar2b_ipbus/vhd/udp_rxram_shim.vhd
##     ../../pulsar2b_ipbus/vhd/udp_rxtransactor_if_simple.vhd
##     ../../pulsar2b_ipbus/vhd/udp_status_buffer.vhd
##     ../../pulsar2b_ipbus/vhd/udp_tx_mux.vhd
##     ../../pulsar2b_ipbus/vhd/udp_txtransactor_if_simple.vhd
## 
##     
## 
## 
##     ../data_formatter_constants.vhd
##     
##     fmcLib.vhd.im
##     ../../pulsar2_fmc_interface/FMC_RX_CLOCK.BUFMR.vhd
##     ../../pulsar2_fmc_interface/variable_delay_fmc.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_front.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/fwft_ic_w36_d512/fwft_ic_w36_d512_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/fwft_ic_w36_d512_f256/fwft_ic_w36_d512_f256_my_wrapper.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_frame.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_mapper_fpga_to_detword.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_parity.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_interface.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_mapper_fmc_to_fpga.vhd
##     ../../pulsar2_fmc_interface/fmc_tx_interface.vhd
##     ../../pulsar2_fmc_interface/fmc_tx_clockfoward.vhd
##     ../../pulsar2_fmc_interface/fmc_tx_mapper_fmc_to_fpga.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_fifo_w36_d1024_fwft/pulsar2_fifo_w36_d1024_fwft_my_wrapper.vhd
##     ../../fmc_input_buffer/fmc_input_buffer.vhd
##     ../../pulsar2_fmc_interface/fmc_rx_data_checker.vhd
##     ../df_fmc_interface.vhd
## 
##     ../../pulsar2_df_internal_decoder/add_df_internalframe.vhd
##     ../../pulsar2_df_internal_decoder/df_input_handler.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/input_pixmod2dest/input_pixmod2dest_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/input_sctmod2dest/input_sctmod2dest_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/input_mod2idx/input_mod2idx_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/input_idx2mod/input_idx2mod_my_wrapper.vhd
##     ../../pulsar2_df_switch/df_switch_element_v3.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/fwft_cc_w36_d512/fwft_cc_w36_d512_my_wrapper.vhd
##     ../df_input_data_operator.vhd
## 
##     ../../generated_ip/xc7vx690t-ffg1927-2/output_pixmod2ftkplane/output_pixmod2ftkplane_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/output_pixmod2tower/output_pixmod2tower_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/output_sctmod2ftkplane/output_sctmod2ftkplane_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/output_sctmod2tower/output_sctmod2tower_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/output_pixmod2duplication/output_pixmod2duplication_my_wrapper.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/output_sctmod2duplication/output_sctmod2duplication_my_wrapper.vhd
##     ../../pulsar2_df_internal_decoder/df_output_preparation_v2.vhd
##     ../../pulsar2_df_internal_decoder/df_output_duplicator.vhd
##     ../../pulsar2_df_switch/df_switch_2ch_merger.vhd
##     ../../pulsar2_df_switch/df_switch_matrix_32x32.vhd
##     ../../pulsar2_df_internal_decoder/df_eventid_comparator.vhd
##     ../../pulsar2_df_internal_decoder/df_output_slink_packer_v2.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/event_sorting_buffer/event_sorting_buffer_my_wrapper.vhd
##     ../df_output_data_operator_v2.vhd
## 
##     ../../prbs/user_logic_prbs.vhd
##     ../../prbs/prbs_any.vhd    
## 
##     ../../slink32handler/LSC/core_holalsc.vhd
##     ../../slink32handler/LSC/holalsc_gtx.vhd
##     ../../slink32handler/LSC/core_holalscLib.vhd
##     
##     ../../slink32handler/TLK_GT_Interface/tlk_gtx_interface.vhd
##     ../../slink32handler/TLK_GT_Interface/tlk_gtx_interfaceLib.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/XFIFOLSC/XFIFOLSC_my_wrapper.vhd
##     
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l/example_design/gt64_rtm34l_rx_startup_fsm.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l/example_design/gt64_rtm34l_sync_block.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l/example_design/gt64_rtm34l_tx_startup_fsm.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_example/gt64_rtm34l_example.srcs/sources_1/imports/example_design/support/gt64_rtm34l_common.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_example/gt64_rtm34l_example.srcs/sources_1/imports/example_design/support/gt64_rtm34l_common_reset.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_example/gt64_rtm34l_example.srcs/sources_1/imports/example_design/support/gt64_rtm34l_gt_usrclk_source.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_example/gt64_rtm34l_example.srcs/sources_1/imports/example_design/support/gt64_rtm34l_support.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_gt.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_init.vhd
##     ../xcvr_core/2b/gt64_rtm34l/gt64_rtm34l_multi_gt.vhd
##     ../xcvr_core/2b/gt64_rtm34l_interface.vhd    
##     
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r/example_design/gt64_rtm6r_rx_startup_fsm.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r/example_design/gt64_rtm6r_sync_block.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r/example_design/gt64_rtm6r_tx_startup_fsm.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_example/gt64_rtm6r_example.srcs/sources_1/imports/example_design/support/gt64_rtm6r_common.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_example/gt64_rtm6r_example.srcs/sources_1/imports/example_design/support/gt64_rtm6r_common_reset.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_example/gt64_rtm6r_example.srcs/sources_1/imports/example_design/support/gt64_rtm6r_gt_usrclk_source.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_example/gt64_rtm6r_example.srcs/sources_1/imports/example_design/support/gt64_rtm6r_support.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_gt.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_init.vhd
##     ../xcvr_core/2b/gt64_rtm6r/gt64_rtm6r_multi_gt.vhd
##     ../xcvr_core/2b/gt64_rtm6r_interface.vhd
##     
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20/example_design/gt625_fab20_rx_startup_fsm.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20/example_design/gt625_fab20_sync_block.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20/example_design/gt625_fab20_tx_startup_fsm.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_example/gt625_fab20_example.srcs/sources_1/imports/example_design/support/gt625_fab20_common.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_example/gt625_fab20_example.srcs/sources_1/imports/example_design/support/gt625_fab20_common_reset.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_example/gt625_fab20_example.srcs/sources_1/imports/example_design/support/gt625_fab20_gt_usrclk_source.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_example/gt625_fab20_example.srcs/sources_1/imports/example_design/support/gt625_fab20_support.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_gt.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_init.vhd
##     ../xcvr_core/2b/gt625_fab20/gt625_fab20_multi_gt.vhd
##     ../xcvr_core/2b/gt625_fab20_interface.vhd    
##     
##     ../df_transceiver.vhd
##     
##     ../../pulsar2_df_switch/df_switch_element_1ch_in.vhd
##     ../../generated_ip/xc7vx690t-ffg1927-2/fwft_cc_w36_d512_for_ilrx/fwft_cc_w36_d512_for_ilrx_my_wrapper.vhd
##     ../df_internallink_input.vhd
##     ../../pulsar2_df_internal_decoder/remove_df_internallink_destination_word.vhd
##     ../../pulsar2_df_internal_decoder/add_df_internallink_destination_word.vhd
##     ../df_internallink_output.vhd
##     ../df_main.vhd
##     ../../pulsar2_df_internal_link/ilink_interface.vhd
##     ../../pulsar2_df_internal_link/pattern_chk.vhd
##     ../../pulsar2_df_internal_link/pattern_gen.vhd
## 
##     ../../i2c_interface/i2c_master.vhd
##     ../../my_registers/my_pulse_generator.vhd
##     ../../my_registers/my_readonly_register.vhd
##     ../../my_registers/my_writable_register.vhd
##     ../../my_registers/spy_buffer_core/GrayCounter.vhd
##     ../../my_registers/spy_buffer_core/spybufferlib.vhd
##     ../../my_registers/spy_buffer_core/spy_buffer_core_d4096.vhd
##     ../../my_registers/spy_buffer_multilanes_d4096_multi_clock_domain.vhd    
##     ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_simple_dpram_w36_d4096/pulsar2_simple_dpram_w36_d4096_my_wrapper.vhd
##     ../../my_registers/spy_buffer_core/spy_buffer_core_d1024.vhd
##     ../../my_registers/spy_buffer_multilanes_d1024_multi_clock_domain.vhd    
##     ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_simple_dpram_w36_d1024/pulsar2_simple_dpram_w36_d1024_my_wrapper.vhd
##     
##     user_interface_df_top.vhd
##     
##     df_top.vhd
## }
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_sysclk_125/pulsar2_sysclk_125.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/net/sw/Xilinx/Vivado/2014.2/data/ip'.
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/fwft_ic_w36_d512_f256/fwft_ic_w36_d512_f256.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/fwft_ic_w36_d512/fwft_ic_w36_d512.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_fifo_w36_d1024_fwft/pulsar2_fifo_w36_d1024_fwft.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/input_pixmod2dest/input_pixmod2dest.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/input_sctmod2dest/input_sctmod2dest.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/input_mod2idx/input_mod2idx.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/input_idx2mod/input_idx2mod.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/fwft_cc_w36_d512/fwft_cc_w36_d512.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/fwft_cc_w36_d512_for_ilrx/fwft_cc_w36_d512_for_ilrx.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/output_pixmod2ftkplane/output_pixmod2ftkplane.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/output_pixmod2tower/output_pixmod2tower.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/output_sctmod2ftkplane/output_sctmod2ftkplane.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/output_sctmod2tower/output_sctmod2tower.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/output_pixmod2duplication/output_pixmod2duplication.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/output_sctmod2duplication/output_sctmod2duplication.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/XFIFOLSC/XFIFOLSC.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_simple_dpram_w36_d4096/pulsar2_simple_dpram_w36_d4096.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/pulsar2_simple_dpram_w36_d1024/pulsar2_simple_dpram_w36_d1024.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/event_sorting_buffer/event_sorting_buffer.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/gig_ethernet_pcs_pma_1/gig_ethernet_pcs_pma_1.xci
## import_ip -files ../../generated_ip/xc7vx690t-ffg1927-2/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci
import_ip: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:06 . Memory (MB): peak = 989.195 ; gain = 5.000
## get_files -all -of [get_files pulsar2_sysclk_125.xci]
## get_files -all -of [get_files fwft_ic_w36_d512_f256.xci]
## get_files -all -of [get_files fwft_ic_w36_d512.xci]
## get_files -all -of [get_files pulsar2_fifo_w36_d1024_fwft.xci]
## get_files -all -of [get_files input_pixmod2dest.xci]
## get_files -all -of [get_files input_sctmod2dest.xci]
## get_files -all -of [get_files input_mod2idx.xci]
## get_files -all -of [get_files input_idx2mod.xci]
## get_files -all -of [get_files fwft_cc_w36_d512.xci]
## get_files -all -of [get_files fwft_cc_w36_d512_for_ilrx.xci]
## get_files -all -of [get_files output_pixmod2ftkplane.xci]
## get_files -all -of [get_files output_pixmod2tower.xci]
## get_files -all -of [get_files output_sctmod2ftkplane.xci]
## get_files -all -of [get_files output_sctmod2tower.xci]
## get_files -all -of [get_files output_pixmod2duplication.xci]
## get_files -all -of [get_files output_sctmod2duplication.xci]
## get_files -all -of [get_files XFIFOLSC.xci]
## get_files -all -of [get_files pulsar2_simple_dpram_w36_d4096.xci]
## get_files -all -of [get_files pulsar2_simple_dpram_w36_d1024.xci]
## get_files -all -of [get_files event_sorting_buffer.xci]
## get_files -all -of [get_files gig_ethernet_pcs_pma_1.xci]
## get_files -all -of [get_files tri_mode_ethernet_mac_0.xci]
## generate_target {all} [get_ips pulsar2_sysclk_125]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pulsar2_sysclk_125'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pulsar2_sysclk_125'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulsar2_sysclk_125'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'pulsar2_sysclk_125'. Target already exists and is up to date.
## generate_target {all} [get_ips fwft_ic_w36_d512_f256]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'fwft_ic_w36_d512_f256'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'fwft_ic_w36_d512_f256'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fwft_ic_w36_d512_f256'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'fwft_ic_w36_d512_f256'. Target already exists and is up to date.
## generate_target {all} [get_ips fwft_ic_w36_d512]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'fwft_ic_w36_d512'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'fwft_ic_w36_d512'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fwft_ic_w36_d512'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'fwft_ic_w36_d512'. Target already exists and is up to date.
## generate_target {all} [get_ips pulsar2_fifo_w36_d1024_fwft]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pulsar2_fifo_w36_d1024_fwft'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pulsar2_fifo_w36_d1024_fwft'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulsar2_fifo_w36_d1024_fwft'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'pulsar2_fifo_w36_d1024_fwft'. Target already exists and is up to date.
## generate_target {all} [get_ips input_pixmod2dest]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'input_pixmod2dest'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'input_pixmod2dest'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_pixmod2dest'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'input_pixmod2dest'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'input_pixmod2dest'. Target already exists and is up to date.
## generate_target {all} [get_ips input_sctmod2dest]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'input_sctmod2dest'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'input_sctmod2dest'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_sctmod2dest'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'input_sctmod2dest'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'input_sctmod2dest'. Target already exists and is up to date.
## generate_target {all} [get_ips input_mod2idx]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'input_mod2idx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'input_mod2idx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_mod2idx'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'input_mod2idx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'input_mod2idx'. Target already exists and is up to date.
## generate_target {all} [get_ips input_idx2mod]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'input_idx2mod'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'input_idx2mod'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_idx2mod'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'input_idx2mod'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'input_idx2mod'. Target already exists and is up to date.
## generate_target {all} [get_ips fwft_cc_w36_d512]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'fwft_cc_w36_d512'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'fwft_cc_w36_d512'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fwft_cc_w36_d512'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'fwft_cc_w36_d512'. Target already exists and is up to date.
## generate_target {all} [get_ips fwft_cc_w36_d512_for_ilrx]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'fwft_cc_w36_d512_for_ilrx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'fwft_cc_w36_d512_for_ilrx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fwft_cc_w36_d512_for_ilrx'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'fwft_cc_w36_d512_for_ilrx'. Target already exists and is up to date.
## generate_target {all} [get_ips output_pixmod2ftkplane]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'output_pixmod2ftkplane'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'output_pixmod2ftkplane'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_pixmod2ftkplane'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'output_pixmod2ftkplane'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'output_pixmod2ftkplane'. Target already exists and is up to date.
## generate_target {all} [get_ips output_pixmod2tower]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'output_pixmod2tower'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'output_pixmod2tower'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_pixmod2tower'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'output_pixmod2tower'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'output_pixmod2tower'. Target already exists and is up to date.
## generate_target {all} [get_ips output_sctmod2ftkplane]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'output_sctmod2ftkplane'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'output_sctmod2ftkplane'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_sctmod2ftkplane'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'output_sctmod2ftkplane'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'output_sctmod2ftkplane'. Target already exists and is up to date.
## generate_target {all} [get_ips output_sctmod2tower]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'output_sctmod2tower'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'output_sctmod2tower'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_sctmod2tower'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'output_sctmod2tower'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'output_sctmod2tower'. Target already exists and is up to date.
## generate_target {all} [get_ips output_pixmod2duplication]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'output_pixmod2duplication'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'output_pixmod2duplication'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_pixmod2duplication'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'output_pixmod2duplication'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'output_pixmod2duplication'. Target already exists and is up to date.
## generate_target {all} [get_ips output_sctmod2duplication]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'output_sctmod2duplication'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'output_sctmod2duplication'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_sctmod2duplication'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'output_sctmod2duplication'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'output_sctmod2duplication'. Target already exists and is up to date.
## generate_target {all} [get_ips XFIFOLSC]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'XFIFOLSC'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'XFIFOLSC'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'XFIFOLSC'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'XFIFOLSC'. Target already exists and is up to date.
## generate_target {all} [get_ips pulsar2_simple_dpram_w36_d4096]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pulsar2_simple_dpram_w36_d4096'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pulsar2_simple_dpram_w36_d4096'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulsar2_simple_dpram_w36_d4096'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'pulsar2_simple_dpram_w36_d4096'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'pulsar2_simple_dpram_w36_d4096'. Target already exists and is up to date.
## generate_target {all} [get_ips pulsar2_simple_dpram_w36_d1024]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pulsar2_simple_dpram_w36_d1024'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pulsar2_simple_dpram_w36_d1024'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulsar2_simple_dpram_w36_d1024'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'pulsar2_simple_dpram_w36_d1024'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'pulsar2_simple_dpram_w36_d1024'. Target already exists and is up to date.
## generate_target {all} [get_ips event_sorting_buffer]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'event_sorting_buffer'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'event_sorting_buffer'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'event_sorting_buffer'...
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'event_sorting_buffer'. Target already exists and is up to date.
## generate_target {all} [get_ips gig_ethernet_pcs_pma_1]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_1'...
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'gig_ethernet_pcs_pma_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_1'. Target already exists and is up to date.
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.195 ; gain = 0.000
## generate_target {all} [get_ips tri_mode_ethernet_mac_0]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tri_mode_ethernet_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2014.04' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.195 ; gain = 3.000
# read_xdc ${XDC_FILE}
# generate_target {all} [get_files ./dummy/my_project.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'tri_mode_ethernet_mac_0'. Target already exists and is up to date.
# synth_design -top ${DESIGN} -part ${DEVICE} -include_dirs ${GENIP_DIR}
Command: synth_design -top df_top -part xc7vx690t-ffg1927-2 -include_dirs ../../generated_ip/xc7vx690t-ffg1927-2/

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:02:13 . Memory (MB): peak = 1050.195 ; gain = 346.293
---------------------------------------------------------------------------------
INFO: [Synth 8-2810] unit logic ignored due to previous errors [/nfs/net/users/okumura/firmware_vivado.2014.2.for.svn/data_formatter_firmware_pro-00-00-02-branch/pulsar2_df_internal_decoder/add_df_internalframe.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:02:14 . Memory (MB): peak = 1087.070 ; gain = 383.168
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_rtlelab -module $rt::top
    }"
    ("uplevel" body line 212)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace ./.Xil/Vivado-9943-eshop1/realtime/df_top.tcl"
    invoked from within
"synth_design -top ${DESIGN} -part ${DEVICE} -include_dirs ${GENIP_DIR}"
    (file "run_vivado.tcl" line 29)
INFO: [Common 17-206] Exiting Vivado at Tue Jan 27 13:27:57 2015...
