{
    "addd": 29760,
    "adddcc": 29760,
    "subd": 29760,
    "subdcc": 29760,
    "smuld": 29760,
    "smuldcc": 29760,
    "umuld": 29760,
    "umuldcc": 29760,
    "udivd": 29760,
    "udivdcc": 29760,
    "sdivd": 29760,
    "sdivdcc": 29760,
    "andd": 29760,
    "anddcc": 29760,
    "anddn": 29760,
    "anddncc": 29760,
    "ord": 29760,
    "ordcc": 29760,
    "ordn": 29760,
    "ordncc": 29760,
    "xord": 29760,
    "xordcc": 29760,
    "xnord": 29760,
    "xnordcc": 29760,
    "vaddd8": 29760,
    "vaddd16": 29760,
    "vaddd32": 29760,
    "vsubd8": 29760,
    "vsubd16": 29760,
    "vsubd32": 29760,
    "vumuld8": 29760,
    "vumuld16": 29760,
    "vumuld32": 29760,
    "vsmuld8": 29760,
    "vsmuld16": 29760,
    "vsmuld32": 29760,
    "adddreduce8": 29760,
    "adddreduce16": 29760,
    "anddreduce8": 29760,
    "anddreduce16": 29760,
    "ordreduce8": 29760,
    "ordreduce16": 29760,
    "xordreduce8": 29760,
    "xordreduce16": 29760,
    "zbytedpos": 29760,
    "srad": 30752,
    "srld": 30752,
    "slld": 30752, 

    "g0": 75516,
    "g1": 75516,
    "g2": 75516,
    "g3": 75516,
    "g4": 75516,
    "g5": 75516,
    "g6": 75516,
    "g7": 75516,

    "o0": 75516,
    "o1": 75516,
    "o2": 75516,
    "o3": 75516,
    "o4": 75516,
    "o5": 75516,
    "o6": 75516,
    "o7": 75516,

    "l0": 75516,
    "l1": 75516,
    "l2": 75516,
    "l3": 75516,
    "l4": 75516,
    "l5": 75516,
    "l6": 75516,
    "l7": 75516,

    "i0": 75516,
    "i1": 75516,
    "i2": 75516,
    "i3": 75516,
    "i4": 75516,
    "i5": 75516,
    "i6": 75516,
    "i7": 75516
}
