// Seed: 3243921791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  defparam id_7.id_8 = (1);
  logic id_9;
  always @(posedge 1 or posedge 1) begin
    id_8 <= !id_6;
  end
  always @(1'b0 or posedge 1'b0 or 1)
    if (id_3)
      if (id_8)
        if (id_4) begin
          if (1 && 1) begin
            id_5 <= id_4;
            id_2 <= id_4;
          end
        end
endmodule
