
003FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007420  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080075b0  080075b0  000175b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007678  08007678  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08007678  08007678  00017678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007680  08007680  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007680  08007680  00017680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007684  08007684  00017684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08007688  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
 10 .bss          0000cae8  20000084  20000084  00020084  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000cb6c  2000cb6c  00020084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001da68  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000395f  00000000  00000000  0003db1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001340  00000000  00000000  00041480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011e8  00000000  00000000  000427c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024628  00000000  00000000  000439a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000182e9  00000000  00000000  00067fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9ef0  00000000  00000000  000802b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0015a1a9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005388  00000000  00000000  0015a1fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007598 	.word	0x08007598

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	08007598 	.word	0x08007598

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <led_effect_stop>:
#include "main.h"

void led_effect_stop(void) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af02      	add	r7, sp, #8
	turn_off_all_leds();
 800059e:	f000 f8a1 	bl	80006e4 <turn_off_all_leds>
	for(uint8_t i = 0; i < 4; i++) {
 80005a2:	2300      	movs	r3, #0
 80005a4:	71fb      	strb	r3, [r7, #7]
 80005a6:	e00e      	b.n	80005c6 <led_effect_stop+0x2e>
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	4a0b      	ldr	r2, [pc, #44]	; (80005d8 <led_effect_stop+0x40>)
 80005ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80005b0:	f04f 33ff 	mov.w	r3, #4294967295
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	2300      	movs	r3, #0
 80005b8:	2200      	movs	r2, #0
 80005ba:	2103      	movs	r1, #3
 80005bc:	f005 fc34 	bl	8005e28 <xTimerGenericCommand>
	for(uint8_t i = 0; i < 4; i++) {
 80005c0:	79fb      	ldrb	r3, [r7, #7]
 80005c2:	3301      	adds	r3, #1
 80005c4:	71fb      	strb	r3, [r7, #7]
 80005c6:	79fb      	ldrb	r3, [r7, #7]
 80005c8:	2b03      	cmp	r3, #3
 80005ca:	d9ed      	bls.n	80005a8 <led_effect_stop+0x10>
	}
}
 80005cc:	bf00      	nop
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	2000ca40 	.word	0x2000ca40

080005dc <led_effect>:
void led_effect(int n) {
 80005dc:	b590      	push	{r4, r7, lr}
 80005de:	b085      	sub	sp, #20
 80005e0:	af02      	add	r7, sp, #8
 80005e2:	6078      	str	r0, [r7, #4]
	led_effect_stop();
 80005e4:	f7ff ffd8 	bl	8000598 <led_effect_stop>
	xTimerStart(handle_led_timer[n - 1], portMAX_DELAY);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	3b01      	subs	r3, #1
 80005ec:	4a08      	ldr	r2, [pc, #32]	; (8000610 <led_effect+0x34>)
 80005ee:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80005f2:	f004 fd1b 	bl	800502c <xTaskGetTickCount>
 80005f6:	4602      	mov	r2, r0
 80005f8:	f04f 33ff 	mov.w	r3, #4294967295
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	2300      	movs	r3, #0
 8000600:	2101      	movs	r1, #1
 8000602:	4620      	mov	r0, r4
 8000604:	f005 fc10 	bl	8005e28 <xTimerGenericCommand>
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	bd90      	pop	{r4, r7, pc}
 8000610:	2000ca40 	.word	0x2000ca40

08000614 <LED_effect1>:

void LED_effect1(void) {
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	static uint8_t flag = 1;
	//(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
	flag ^= 1;
 8000618:	4b09      	ldr	r3, [pc, #36]	; (8000640 <LED_effect1+0x2c>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	f083 0301 	eor.w	r3, r3, #1
 8000620:	b2da      	uxtb	r2, r3
 8000622:	4b07      	ldr	r3, [pc, #28]	; (8000640 <LED_effect1+0x2c>)
 8000624:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, (GPIO_PinState)flag);
 8000626:	4b06      	ldr	r3, [pc, #24]	; (8000640 <LED_effect1+0x2c>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	461a      	mov	r2, r3
 800062c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <LED_effect1+0x30>)
 8000632:	f001 fa89 	bl	8001b48 <HAL_GPIO_WritePin>
	show_date_time();
 8000636:	f000 fbff 	bl	8000e38 <show_date_time>
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000000 	.word	0x20000000
 8000644:	40020c00 	.word	0x40020c00

08000648 <LED_effect2>:

void LED_effect2(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	static uint8_t flag = 1;
	//(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
	flag ^= 1;
 800064c:	4b09      	ldr	r3, [pc, #36]	; (8000674 <LED_effect2+0x2c>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	f083 0301 	eor.w	r3, r3, #1
 8000654:	b2da      	uxtb	r2, r3
 8000656:	4b07      	ldr	r3, [pc, #28]	; (8000674 <LED_effect2+0x2c>)
 8000658:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, (GPIO_PinState)flag);
 800065a:	4b06      	ldr	r3, [pc, #24]	; (8000674 <LED_effect2+0x2c>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	461a      	mov	r2, r3
 8000660:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000664:	4804      	ldr	r0, [pc, #16]	; (8000678 <LED_effect2+0x30>)
 8000666:	f001 fa6f 	bl	8001b48 <HAL_GPIO_WritePin>
	show_date_time();
 800066a:	f000 fbe5 	bl	8000e38 <show_date_time>
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000001 	.word	0x20000001
 8000678:	40020c00 	.word	0x40020c00

0800067c <LED_effect3>:

void LED_effect3(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	static uint8_t flag = 1;
	//LED_control(0x01 << (i++ % 4));
	flag ^= 1;
 8000680:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <LED_effect3+0x2c>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	f083 0301 	eor.w	r3, r3, #1
 8000688:	b2da      	uxtb	r2, r3
 800068a:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <LED_effect3+0x2c>)
 800068c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, (GPIO_PinState)flag);
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <LED_effect3+0x2c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000698:	4804      	ldr	r0, [pc, #16]	; (80006ac <LED_effect3+0x30>)
 800069a:	f001 fa55 	bl	8001b48 <HAL_GPIO_WritePin>
	show_date_time();
 800069e:	f000 fbcb 	bl	8000e38 <show_date_time>
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000002 	.word	0x20000002
 80006ac:	40020c00 	.word	0x40020c00

080006b0 <LED_effect4>:

void LED_effect4(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	static uint8_t flag = 1;
	//LED_control(0x08 >> (i++ % 4));
	flag ^= 1;
 80006b4:	4b09      	ldr	r3, [pc, #36]	; (80006dc <LED_effect4+0x2c>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	f083 0301 	eor.w	r3, r3, #1
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4b07      	ldr	r3, [pc, #28]	; (80006dc <LED_effect4+0x2c>)
 80006c0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, (GPIO_PinState)flag);
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <LED_effect4+0x2c>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	461a      	mov	r2, r3
 80006c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006cc:	4804      	ldr	r0, [pc, #16]	; (80006e0 <LED_effect4+0x30>)
 80006ce:	f001 fa3b 	bl	8001b48 <HAL_GPIO_WritePin>
	show_date_time();
 80006d2:	f000 fbb1 	bl	8000e38 <show_date_time>
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000003 	.word	0x20000003
 80006e0:	40020c00 	.word	0x40020c00

080006e4 <turn_off_all_leds>:
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
}*/
void turn_off_all_leds(void) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ee:	480b      	ldr	r0, [pc, #44]	; (800071c <turn_off_all_leds+0x38>)
 80006f0:	f001 fa2a 	bl	8001b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fa:	4808      	ldr	r0, [pc, #32]	; (800071c <turn_off_all_leds+0x38>)
 80006fc:	f001 fa24 	bl	8001b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000706:	4805      	ldr	r0, [pc, #20]	; (800071c <turn_off_all_leds+0x38>)
 8000708:	f001 fa1e 	bl	8001b48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000712:	4802      	ldr	r0, [pc, #8]	; (800071c <turn_off_all_leds+0x38>)
 8000714:	f001 fa18 	bl	8001b48 <HAL_GPIO_WritePin>
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40020c00 	.word	0x40020c00

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b590      	push	{r4, r7, lr}
 8000722:	b08b      	sub	sp, #44	; 0x2c
 8000724:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000726:	f000 febd 	bl	80014a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 f8e1 	bl	80008f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072e:	f000 f99b 	bl	8000a68 <MX_GPIO_Init>
  MX_RTC_Init();
 8000732:	f000 f949 	bl	80009c8 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8000736:	f000 f96d 	bl	8000a14 <MX_USART2_UART_Init>

  //DWT_CTRL |= (1 << 0);

  //SEGGER_SYSVIEW_Conf();
  //SEGGER_SYSVIEW_Start();
  status = xTaskCreate(menu_task, "menu_task", 250, NULL, 2, &handle_menu_task);
 800073a:	4b5a      	ldr	r3, [pc, #360]	; (80008a4 <main+0x184>)
 800073c:	9301      	str	r3, [sp, #4]
 800073e:	2302      	movs	r3, #2
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	2300      	movs	r3, #0
 8000744:	22fa      	movs	r2, #250	; 0xfa
 8000746:	4958      	ldr	r1, [pc, #352]	; (80008a8 <main+0x188>)
 8000748:	4858      	ldr	r0, [pc, #352]	; (80008ac <main+0x18c>)
 800074a:	f004 fa2d 	bl	8004ba8 <xTaskCreate>
 800074e:	61b8      	str	r0, [r7, #24]

  configASSERT(status == pdPASS);
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	2b01      	cmp	r3, #1
 8000754:	d00a      	beq.n	800076c <main+0x4c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800075a:	f383 8811 	msr	BASEPRI, r3
 800075e:	f3bf 8f6f 	isb	sy
 8000762:	f3bf 8f4f 	dsb	sy
 8000766:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000768:	bf00      	nop
 800076a:	e7fe      	b.n	800076a <main+0x4a>

  status = xTaskCreate(cmd_handler_task, "cmd_task", 250, NULL, 2, &handle_cmd_task);
 800076c:	4b50      	ldr	r3, [pc, #320]	; (80008b0 <main+0x190>)
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	2302      	movs	r3, #2
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	2300      	movs	r3, #0
 8000776:	22fa      	movs	r2, #250	; 0xfa
 8000778:	494e      	ldr	r1, [pc, #312]	; (80008b4 <main+0x194>)
 800077a:	484f      	ldr	r0, [pc, #316]	; (80008b8 <main+0x198>)
 800077c:	f004 fa14 	bl	8004ba8 <xTaskCreate>
 8000780:	61b8      	str	r0, [r7, #24]

  configASSERT(status == pdPASS);
 8000782:	69bb      	ldr	r3, [r7, #24]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d00a      	beq.n	800079e <main+0x7e>
        __asm volatile
 8000788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800078c:	f383 8811 	msr	BASEPRI, r3
 8000790:	f3bf 8f6f 	isb	sy
 8000794:	f3bf 8f4f 	dsb	sy
 8000798:	613b      	str	r3, [r7, #16]
    }
 800079a:	bf00      	nop
 800079c:	e7fe      	b.n	800079c <main+0x7c>

  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 800079e:	4b47      	ldr	r3, [pc, #284]	; (80008bc <main+0x19c>)
 80007a0:	9301      	str	r3, [sp, #4]
 80007a2:	2302      	movs	r3, #2
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	2300      	movs	r3, #0
 80007a8:	22fa      	movs	r2, #250	; 0xfa
 80007aa:	4945      	ldr	r1, [pc, #276]	; (80008c0 <main+0x1a0>)
 80007ac:	4845      	ldr	r0, [pc, #276]	; (80008c4 <main+0x1a4>)
 80007ae:	f004 f9fb 	bl	8004ba8 <xTaskCreate>
 80007b2:	61b8      	str	r0, [r7, #24]

  configASSERT(status == pdPASS);
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d00a      	beq.n	80007d0 <main+0xb0>
        __asm volatile
 80007ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007be:	f383 8811 	msr	BASEPRI, r3
 80007c2:	f3bf 8f6f 	isb	sy
 80007c6:	f3bf 8f4f 	dsb	sy
 80007ca:	60fb      	str	r3, [r7, #12]
    }
 80007cc:	bf00      	nop
 80007ce:	e7fe      	b.n	80007ce <main+0xae>

  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 80007d0:	4b3d      	ldr	r3, [pc, #244]	; (80008c8 <main+0x1a8>)
 80007d2:	9301      	str	r3, [sp, #4]
 80007d4:	2302      	movs	r3, #2
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2300      	movs	r3, #0
 80007da:	22fa      	movs	r2, #250	; 0xfa
 80007dc:	493b      	ldr	r1, [pc, #236]	; (80008cc <main+0x1ac>)
 80007de:	483c      	ldr	r0, [pc, #240]	; (80008d0 <main+0x1b0>)
 80007e0:	f004 f9e2 	bl	8004ba8 <xTaskCreate>
 80007e4:	61b8      	str	r0, [r7, #24]

  configASSERT(status == pdPASS);
 80007e6:	69bb      	ldr	r3, [r7, #24]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d00a      	beq.n	8000802 <main+0xe2>
        __asm volatile
 80007ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007f0:	f383 8811 	msr	BASEPRI, r3
 80007f4:	f3bf 8f6f 	isb	sy
 80007f8:	f3bf 8f4f 	dsb	sy
 80007fc:	60bb      	str	r3, [r7, #8]
    }
 80007fe:	bf00      	nop
 8000800:	e7fe      	b.n	8000800 <main+0xe0>

  /*status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);

  configASSERT(status == pdPASS); */

  q_data = xQueueCreate(10, sizeof(char));
 8000802:	2200      	movs	r2, #0
 8000804:	2101      	movs	r1, #1
 8000806:	200a      	movs	r0, #10
 8000808:	f003 fc82 	bl	8004110 <xQueueGenericCreate>
 800080c:	4603      	mov	r3, r0
 800080e:	4a31      	ldr	r2, [pc, #196]	; (80008d4 <main+0x1b4>)
 8000810:	6013      	str	r3, [r2, #0]

  configASSERT(q_data != NULL);
 8000812:	4b30      	ldr	r3, [pc, #192]	; (80008d4 <main+0x1b4>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d10a      	bne.n	8000830 <main+0x110>
        __asm volatile
 800081a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800081e:	f383 8811 	msr	BASEPRI, r3
 8000822:	f3bf 8f6f 	isb	sy
 8000826:	f3bf 8f4f 	dsb	sy
 800082a:	607b      	str	r3, [r7, #4]
    }
 800082c:	bf00      	nop
 800082e:	e7fe      	b.n	800082e <main+0x10e>

  q_print = xQueueCreate(10, sizeof(size_t));
 8000830:	2200      	movs	r2, #0
 8000832:	2104      	movs	r1, #4
 8000834:	200a      	movs	r0, #10
 8000836:	f003 fc6b 	bl	8004110 <xQueueGenericCreate>
 800083a:	4603      	mov	r3, r0
 800083c:	4a26      	ldr	r2, [pc, #152]	; (80008d8 <main+0x1b8>)
 800083e:	6013      	str	r3, [r2, #0]

  configASSERT(q_print != NULL);
 8000840:	4b25      	ldr	r3, [pc, #148]	; (80008d8 <main+0x1b8>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d10a      	bne.n	800085e <main+0x13e>
        __asm volatile
 8000848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800084c:	f383 8811 	msr	BASEPRI, r3
 8000850:	f3bf 8f6f 	isb	sy
 8000854:	f3bf 8f4f 	dsb	sy
 8000858:	603b      	str	r3, [r7, #0]
    }
 800085a:	bf00      	nop
 800085c:	e7fe      	b.n	800085c <main+0x13c>

  // create software timers for LED effects
  for(uint8_t i = 0; i < 4; i++) {
 800085e:	2300      	movs	r3, #0
 8000860:	77fb      	strb	r3, [r7, #31]
 8000862:	e013      	b.n	800088c <main+0x16c>
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)(i + 1), led_effect_callback);
 8000864:	7ffb      	ldrb	r3, [r7, #31]
 8000866:	3301      	adds	r3, #1
 8000868:	461a      	mov	r2, r3
 800086a:	7ffc      	ldrb	r4, [r7, #31]
 800086c:	4b1b      	ldr	r3, [pc, #108]	; (80008dc <main+0x1bc>)
 800086e:	9300      	str	r3, [sp, #0]
 8000870:	4613      	mov	r3, r2
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000878:	4819      	ldr	r0, [pc, #100]	; (80008e0 <main+0x1c0>)
 800087a:	f005 fa79 	bl	8005d70 <xTimerCreate>
 800087e:	4603      	mov	r3, r0
 8000880:	4a18      	ldr	r2, [pc, #96]	; (80008e4 <main+0x1c4>)
 8000882:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  for(uint8_t i = 0; i < 4; i++) {
 8000886:	7ffb      	ldrb	r3, [r7, #31]
 8000888:	3301      	adds	r3, #1
 800088a:	77fb      	strb	r3, [r7, #31]
 800088c:	7ffb      	ldrb	r3, [r7, #31]
 800088e:	2b03      	cmp	r3, #3
 8000890:	d9e8      	bls.n	8000864 <main+0x144>
  }
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000892:	2201      	movs	r2, #1
 8000894:	4914      	ldr	r1, [pc, #80]	; (80008e8 <main+0x1c8>)
 8000896:	4815      	ldr	r0, [pc, #84]	; (80008ec <main+0x1cc>)
 8000898:	f002 fc35 	bl	8003106 <HAL_UART_Receive_IT>
  // start the FreeRTOS scheduler
  vTaskStartScheduler();
 800089c:	f004 faca 	bl	8004e34 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008a0:	e7fe      	b.n	80008a0 <main+0x180>
 80008a2:	bf00      	nop
 80008a4:	2000ca58 	.word	0x2000ca58
 80008a8:	080075b0 	.word	0x080075b0
 80008ac:	08001125 	.word	0x08001125
 80008b0:	2000ca50 	.word	0x2000ca50
 80008b4:	080075bc 	.word	0x080075bc
 80008b8:	08001355 	.word	0x08001355
 80008bc:	2000ca80 	.word	0x2000ca80
 80008c0:	080075c8 	.word	0x080075c8
 80008c4:	08001315 	.word	0x08001315
 80008c8:	2000ca84 	.word	0x2000ca84
 80008cc:	080075d4 	.word	0x080075d4
 80008d0:	080011e9 	.word	0x080011e9
 80008d4:	2000ca54 	.word	0x2000ca54
 80008d8:	2000ca5c 	.word	0x2000ca5c
 80008dc:	08000d25 	.word	0x08000d25
 80008e0:	080075e0 	.word	0x080075e0
 80008e4:	2000ca40 	.word	0x2000ca40
 80008e8:	2000ca88 	.word	0x2000ca88
 80008ec:	2000ca8c 	.word	0x2000ca8c

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b094      	sub	sp, #80	; 0x50
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 0320 	add.w	r3, r7, #32
 80008fa:	2230      	movs	r2, #48	; 0x30
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f006 fa14 	bl	8006d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	f107 030c 	add.w	r3, r7, #12
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000914:	2300      	movs	r3, #0
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	4b29      	ldr	r3, [pc, #164]	; (80009c0 <SystemClock_Config+0xd0>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091c:	4a28      	ldr	r2, [pc, #160]	; (80009c0 <SystemClock_Config+0xd0>)
 800091e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000922:	6413      	str	r3, [r2, #64]	; 0x40
 8000924:	4b26      	ldr	r3, [pc, #152]	; (80009c0 <SystemClock_Config+0xd0>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000930:	2300      	movs	r3, #0
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	4b23      	ldr	r3, [pc, #140]	; (80009c4 <SystemClock_Config+0xd4>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a22      	ldr	r2, [pc, #136]	; (80009c4 <SystemClock_Config+0xd4>)
 800093a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800093e:	6013      	str	r3, [r2, #0]
 8000940:	4b20      	ldr	r3, [pc, #128]	; (80009c4 <SystemClock_Config+0xd4>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800094c:	230a      	movs	r3, #10
 800094e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000950:	2301      	movs	r3, #1
 8000952:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000954:	2310      	movs	r3, #16
 8000956:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000958:	2301      	movs	r3, #1
 800095a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800095c:	2302      	movs	r3, #2
 800095e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000960:	2300      	movs	r3, #0
 8000962:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000964:	2308      	movs	r3, #8
 8000966:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000968:	2332      	movs	r3, #50	; 0x32
 800096a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800096c:	2304      	movs	r3, #4
 800096e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000970:	2307      	movs	r3, #7
 8000972:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000974:	f107 0320 	add.w	r3, r7, #32
 8000978:	4618      	mov	r0, r3
 800097a:	f001 f8ff 	bl	8001b7c <HAL_RCC_OscConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000984:	f000 fa52 	bl	8000e2c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000988:	230f      	movs	r3, #15
 800098a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800098c:	2302      	movs	r3, #2
 800098e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000994:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000998:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800099a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800099e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	2100      	movs	r1, #0
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 fb60 	bl	800206c <HAL_RCC_ClockConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80009b2:	f000 fa3b 	bl	8000e2c <Error_Handler>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3750      	adds	r7, #80	; 0x50
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40007000 	.word	0x40007000

080009c8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <MX_RTC_Init+0x44>)
 80009ce:	4a10      	ldr	r2, [pc, #64]	; (8000a10 <MX_RTC_Init+0x48>)
 80009d0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <MX_RTC_Init+0x44>)
 80009d4:	2240      	movs	r2, #64	; 0x40
 80009d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <MX_RTC_Init+0x44>)
 80009da:	227f      	movs	r2, #127	; 0x7f
 80009dc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80009de:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <MX_RTC_Init+0x44>)
 80009e0:	22ff      	movs	r2, #255	; 0xff
 80009e2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80009e4:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <MX_RTC_Init+0x44>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80009ea:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <MX_RTC_Init+0x44>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <MX_RTC_Init+0x44>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	; (8000a0c <MX_RTC_Init+0x44>)
 80009f8:	f001 fe48 	bl	800268c <HAL_RTC_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000a02:	f000 fa13 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	2000ca60 	.word	0x2000ca60
 8000a10:	40002800 	.word	0x40002800

08000a14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a1a:	4a12      	ldr	r2, [pc, #72]	; (8000a64 <MX_USART2_UART_Init+0x50>)
 8000a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_USART2_UART_Init+0x4c>)
 8000a4c:	f002 fa7c 	bl	8002f48 <HAL_UART_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a56:	f000 f9e9 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	2000ca8c 	.word	0x2000ca8c
 8000a64:	40004400 	.word	0x40004400

08000a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08c      	sub	sp, #48	; 0x30
 8000a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
 8000a7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61bb      	str	r3, [r7, #24]
 8000a82:	4ba2      	ldr	r3, [pc, #648]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	4aa1      	ldr	r2, [pc, #644]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000a88:	f043 0310 	orr.w	r3, r3, #16
 8000a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8e:	4b9f      	ldr	r3, [pc, #636]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	f003 0310 	and.w	r3, r3, #16
 8000a96:	61bb      	str	r3, [r7, #24]
 8000a98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
 8000a9e:	4b9b      	ldr	r3, [pc, #620]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a9a      	ldr	r2, [pc, #616]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000aa4:	f043 0304 	orr.w	r3, r3, #4
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b98      	ldr	r3, [pc, #608]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0304 	and.w	r3, r3, #4
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	4b94      	ldr	r3, [pc, #592]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a93      	ldr	r2, [pc, #588]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000ac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b91      	ldr	r3, [pc, #580]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	4b8d      	ldr	r3, [pc, #564]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a8c      	ldr	r2, [pc, #560]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b8a      	ldr	r3, [pc, #552]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60bb      	str	r3, [r7, #8]
 8000af2:	4b86      	ldr	r3, [pc, #536]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a85      	ldr	r2, [pc, #532]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000af8:	f043 0302 	orr.w	r3, r3, #2
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b83      	ldr	r3, [pc, #524]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f003 0302 	and.w	r3, r3, #2
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	4b7f      	ldr	r3, [pc, #508]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a7e      	ldr	r2, [pc, #504]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000b14:	f043 0308 	orr.w	r3, r3, #8
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b7c      	ldr	r3, [pc, #496]	; (8000d0c <MX_GPIO_Init+0x2a4>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0308 	and.w	r3, r3, #8
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2108      	movs	r1, #8
 8000b2a:	4879      	ldr	r0, [pc, #484]	; (8000d10 <MX_GPIO_Init+0x2a8>)
 8000b2c:	f001 f80c 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2101      	movs	r1, #1
 8000b34:	4877      	ldr	r0, [pc, #476]	; (8000d14 <MX_GPIO_Init+0x2ac>)
 8000b36:	f001 f807 	bl	8001b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000b40:	4875      	ldr	r0, [pc, #468]	; (8000d18 <MX_GPIO_Init+0x2b0>)
 8000b42:	f001 f801 	bl	8001b48 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000b46:	2308      	movs	r3, #8
 8000b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f107 031c 	add.w	r3, r7, #28
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	486c      	ldr	r0, [pc, #432]	; (8000d10 <MX_GPIO_Init+0x2a8>)
 8000b5e:	f000 fe57 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000b62:	2301      	movs	r3, #1
 8000b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b66:	2301      	movs	r3, #1
 8000b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b72:	f107 031c 	add.w	r3, r7, #28
 8000b76:	4619      	mov	r1, r3
 8000b78:	4866      	ldr	r0, [pc, #408]	; (8000d14 <MX_GPIO_Init+0x2ac>)
 8000b7a:	f000 fe49 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000b7e:	2308      	movs	r3, #8
 8000b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	2302      	movs	r3, #2
 8000b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b8e:	2305      	movs	r3, #5
 8000b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000b92:	f107 031c 	add.w	r3, r7, #28
 8000b96:	4619      	mov	r1, r3
 8000b98:	485e      	ldr	r0, [pc, #376]	; (8000d14 <MX_GPIO_Init+0x2ac>)
 8000b9a:	f000 fe39 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bac:	f107 031c 	add.w	r3, r7, #28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	485a      	ldr	r0, [pc, #360]	; (8000d1c <MX_GPIO_Init+0x2b4>)
 8000bb4:	f000 fe2c 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bb8:	2310      	movs	r3, #16
 8000bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bc8:	2306      	movs	r3, #6
 8000bca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4852      	ldr	r0, [pc, #328]	; (8000d1c <MX_GPIO_Init+0x2b4>)
 8000bd4:	f000 fe1c 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bd8:	23e0      	movs	r3, #224	; 0xe0
 8000bda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000be8:	2305      	movs	r3, #5
 8000bea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	484a      	ldr	r0, [pc, #296]	; (8000d1c <MX_GPIO_Init+0x2b4>)
 8000bf4:	f000 fe0c 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4845      	ldr	r0, [pc, #276]	; (8000d20 <MX_GPIO_Init+0x2b8>)
 8000c0c:	f000 fe00 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000c10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c16:	2302      	movs	r3, #2
 8000c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c22:	2305      	movs	r3, #5
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	483c      	ldr	r0, [pc, #240]	; (8000d20 <MX_GPIO_Init+0x2b8>)
 8000c2e:	f000 fdef 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c32:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000c36:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c44:	f107 031c 	add.w	r3, r7, #28
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4833      	ldr	r0, [pc, #204]	; (8000d18 <MX_GPIO_Init+0x2b0>)
 8000c4c:	f000 fde0 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c50:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c62:	2306      	movs	r3, #6
 8000c64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4829      	ldr	r0, [pc, #164]	; (8000d14 <MX_GPIO_Init+0x2ac>)
 8000c6e:	f000 fdcf 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000c72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000c80:	f107 031c 	add.w	r3, r7, #28
 8000c84:	4619      	mov	r1, r3
 8000c86:	4825      	ldr	r0, [pc, #148]	; (8000d1c <MX_GPIO_Init+0x2b4>)
 8000c88:	f000 fdc2 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000c8c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c9e:	230a      	movs	r3, #10
 8000ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca2:	f107 031c 	add.w	r3, r7, #28
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	481c      	ldr	r0, [pc, #112]	; (8000d1c <MX_GPIO_Init+0x2b4>)
 8000caa:	f000 fdb1 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000cae:	2320      	movs	r3, #32
 8000cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4815      	ldr	r0, [pc, #84]	; (8000d18 <MX_GPIO_Init+0x2b0>)
 8000cc2:	f000 fda5 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000cc6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ccc:	2312      	movs	r3, #18
 8000cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cd8:	2304      	movs	r3, #4
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	480f      	ldr	r0, [pc, #60]	; (8000d20 <MX_GPIO_Init+0x2b8>)
 8000ce4:	f000 fd94 	bl	8001810 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cec:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4804      	ldr	r0, [pc, #16]	; (8000d10 <MX_GPIO_Init+0x2a8>)
 8000cfe:	f000 fd87 	bl	8001810 <HAL_GPIO_Init>

}
 8000d02:	bf00      	nop
 8000d04:	3730      	adds	r7, #48	; 0x30
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40020800 	.word	0x40020800
 8000d18:	40020c00 	.word	0x40020c00
 8000d1c:	40020000 	.word	0x40020000
 8000d20:	40020400 	.word	0x40020400

08000d24 <led_effect_callback>:

/* USER CODE BEGIN 4 */
void led_effect_callback(TimerHandle_t xTimer) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
	int id;
	id = (uint32_t)pvTimerGetTimerID(xTimer);
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f005 fb5b 	bl	80063e8 <pvTimerGetTimerID>
 8000d32:	4603      	mov	r3, r0
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	2b03      	cmp	r3, #3
 8000d3c:	d816      	bhi.n	8000d6c <led_effect_callback+0x48>
 8000d3e:	a201      	add	r2, pc, #4	; (adr r2, 8000d44 <led_effect_callback+0x20>)
 8000d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d44:	08000d55 	.word	0x08000d55
 8000d48:	08000d5b 	.word	0x08000d5b
 8000d4c:	08000d61 	.word	0x08000d61
 8000d50:	08000d67 	.word	0x08000d67
	switch(id) {
	case 1:
		LED_effect1();
 8000d54:	f7ff fc5e 	bl	8000614 <LED_effect1>
		break;
 8000d58:	e008      	b.n	8000d6c <led_effect_callback+0x48>
	case 2:
		LED_effect2();
 8000d5a:	f7ff fc75 	bl	8000648 <LED_effect2>
		break;
 8000d5e:	e005      	b.n	8000d6c <led_effect_callback+0x48>
	case 3:
		LED_effect3();
 8000d60:	f7ff fc8c 	bl	800067c <LED_effect3>
		break;
 8000d64:	e002      	b.n	8000d6c <led_effect_callback+0x48>
	case 4:
		LED_effect4();
 8000d66:	f7ff fca3 	bl	80006b0 <LED_effect4>
		break;
 8000d6a:	bf00      	nop
	}
}
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af02      	add	r7, sp, #8
 8000d7a:	6078      	str	r0, [r7, #4]
	uint8_t dummy;
	// make small delay
	//for(int i = 0; i < 4000; i++);
	if(!xQueueIsQueueFullFromISR(q_data)) {
 8000d7c:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <HAL_UART_RxCpltCallback+0x84>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f003 fe8c 	bl	8004a9e <xQueueIsQueueFullFromISR>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d107      	bne.n	8000d9c <HAL_UART_RxCpltCallback+0x28>

		// enqueue data byte
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <HAL_UART_RxCpltCallback+0x84>)
 8000d8e:	6818      	ldr	r0, [r3, #0]
 8000d90:	2300      	movs	r3, #0
 8000d92:	2200      	movs	r2, #0
 8000d94:	4919      	ldr	r1, [pc, #100]	; (8000dfc <HAL_UART_RxCpltCallback+0x88>)
 8000d96:	f003 fb3b 	bl	8004410 <xQueueGenericSendFromISR>
 8000d9a:	e013      	b.n	8000dc4 <HAL_UART_RxCpltCallback+0x50>
	}
	else {
		if(user_data == '\n') {
 8000d9c:	4b17      	ldr	r3, [pc, #92]	; (8000dfc <HAL_UART_RxCpltCallback+0x88>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	2b0a      	cmp	r3, #10
 8000da4:	d10e      	bne.n	8000dc4 <HAL_UART_RxCpltCallback+0x50>
			// make sure that last data byte of the queue is '\n'
			xQueueReceiveFromISR(q_data, (void*)&dummy, NULL);
 8000da6:	4b14      	ldr	r3, [pc, #80]	; (8000df8 <HAL_UART_RxCpltCallback+0x84>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f107 010f 	add.w	r1, r7, #15
 8000dae:	2200      	movs	r2, #0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f003 fcb7 	bl	8004724 <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <HAL_UART_RxCpltCallback+0x84>)
 8000db8:	6818      	ldr	r0, [r3, #0]
 8000dba:	2300      	movs	r3, #0
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	490f      	ldr	r1, [pc, #60]	; (8000dfc <HAL_UART_RxCpltCallback+0x88>)
 8000dc0:	f003 fb26 	bl	8004410 <xQueueGenericSendFromISR>
		}
	}

	// send notification to command handling task if user data is '\n'
	if(user_data == '\n') {
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	; (8000dfc <HAL_UART_RxCpltCallback+0x88>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	2b0a      	cmp	r3, #10
 8000dcc:	d10a      	bne.n	8000de4 <HAL_UART_RxCpltCallback+0x70>
		xTaskNotifyFromISR(handle_cmd_task, 0, eNoAction, NULL);
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <HAL_UART_RxCpltCallback+0x8c>)
 8000dd0:	6818      	ldr	r0, [r3, #0]
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	9301      	str	r3, [sp, #4]
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2100      	movs	r1, #0
 8000de0:	f004 fe2c 	bl	8005a3c <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in IT mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000de4:	2201      	movs	r2, #1
 8000de6:	4905      	ldr	r1, [pc, #20]	; (8000dfc <HAL_UART_RxCpltCallback+0x88>)
 8000de8:	4806      	ldr	r0, [pc, #24]	; (8000e04 <HAL_UART_RxCpltCallback+0x90>)
 8000dea:	f002 f98c 	bl	8003106 <HAL_UART_Receive_IT>
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	2000ca54 	.word	0x2000ca54
 8000dfc:	2000ca88 	.word	0x2000ca88
 8000e00:	2000ca50 	.word	0x2000ca50
 8000e04:	2000ca8c 	.word	0x2000ca8c

08000e08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d101      	bne.n	8000e1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e1a:	f000 fb65 	bl	80014e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40001000 	.word	0x40001000

08000e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e30:	b672      	cpsid	i
}
 8000e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <Error_Handler+0x8>
	...

08000e38 <show_date_time>:
#include "main.h"

void show_date_time(void) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b088      	sub	sp, #32
 8000e3c:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef rtc_time;

	static char* time = show_time;
	//static char* date = show_date;

	memset(&rtc_date, 0, sizeof(rtc_date));
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	2204      	movs	r2, #4
 8000e44:	2100      	movs	r1, #0
 8000e46:	4618      	mov	r0, r3
 8000e48:	f005 ff70 	bl	8006d2c <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 8000e4c:	463b      	mov	r3, r7
 8000e4e:	2214      	movs	r2, #20
 8000e50:	2100      	movs	r1, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f005 ff6a 	bl	8006d2c <memset>

	//get the rtc current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8000e58:	463b      	mov	r3, r7
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4810      	ldr	r0, [pc, #64]	; (8000ea0 <show_date_time+0x68>)
 8000e60:	f001 fca5 	bl	80027ae <HAL_RTC_GetTime>

	//get the rtc current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	2200      	movs	r2, #0
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	480c      	ldr	r0, [pc, #48]	; (8000ea0 <show_date_time+0x68>)
 8000e6e:	f001 fcfc 	bl	800286a <HAL_RTC_GetDate>

	//char* format;
	//format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";

	// display time format: hh:mm:ss [AM/PM]
	sprintf((char*)show_time, "\n%02d:%02d:%02d", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds);
 8000e72:	783b      	ldrb	r3, [r7, #0]
 8000e74:	461a      	mov	r2, r3
 8000e76:	787b      	ldrb	r3, [r7, #1]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	78bb      	ldrb	r3, [r7, #2]
 8000e7c:	9300      	str	r3, [sp, #0]
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4908      	ldr	r1, [pc, #32]	; (8000ea4 <show_date_time+0x6c>)
 8000e82:	4809      	ldr	r0, [pc, #36]	; (8000ea8 <show_date_time+0x70>)
 8000e84:	f005 ff5a 	bl	8006d3c <siprintf>
	xQueueSend(q_print, &time, portMAX_DELAY);
 8000e88:	4b08      	ldr	r3, [pc, #32]	; (8000eac <show_date_time+0x74>)
 8000e8a:	6818      	ldr	r0, [r3, #0]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8000e92:	4907      	ldr	r1, [pc, #28]	; (8000eb0 <show_date_time+0x78>)
 8000e94:	f003 f9be 	bl	8004214 <xQueueGenericSend>

	// display date format: date-month-year
	//sprintf((char*)show_date, "\t%02d-%02d-%02d\n", rtc_date.Month, rtc_date.Date, 2000 + rtc_date.Year);
	//xQueueSend(q_print, &date, portMAX_DELAY);
}
 8000e98:	bf00      	nop
 8000e9a:	3718      	adds	r7, #24
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	2000ca60 	.word	0x2000ca60
 8000ea4:	080075ec 	.word	0x080075ec
 8000ea8:	200000a4 	.word	0x200000a4
 8000eac:	2000ca5c 	.word	0x2000ca5c
 8000eb0:	20000004 	.word	0x20000004

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	607b      	str	r3, [r7, #4]
 8000ebe:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <HAL_MspInit+0x4c>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec2:	4a0f      	ldr	r2, [pc, #60]	; (8000f00 <HAL_MspInit+0x4c>)
 8000ec4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eca:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <HAL_MspInit+0x4c>)
 8000ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ece:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	603b      	str	r3, [r7, #0]
 8000eda:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <HAL_MspInit+0x4c>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	4a08      	ldr	r2, [pc, #32]	; (8000f00 <HAL_MspInit+0x4c>)
 8000ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_MspInit+0x4c>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eee:	603b      	str	r3, [r7, #0]
 8000ef0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800

08000f04 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f0c:	f107 0308 	add.w	r3, r7, #8
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a0c      	ldr	r2, [pc, #48]	; (8000f50 <HAL_RTC_MspInit+0x4c>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d111      	bne.n	8000f48 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f24:	2302      	movs	r3, #2
 8000f26:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000f28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f2c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f2e:	f107 0308 	add.w	r3, r7, #8
 8000f32:	4618      	mov	r0, r3
 8000f34:	f001 fac8 	bl	80024c8 <HAL_RCCEx_PeriphCLKConfig>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000f3e:	f7ff ff75 	bl	8000e2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f42:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <HAL_RTC_MspInit+0x50>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40002800 	.word	0x40002800
 8000f54:	42470e3c 	.word	0x42470e3c

08000f58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	; 0x28
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <HAL_UART_MspInit+0x94>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d133      	bne.n	8000fe2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <HAL_UART_MspInit+0x98>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f82:	4a1b      	ldr	r2, [pc, #108]	; (8000ff0 <HAL_UART_MspInit+0x98>)
 8000f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f88:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <HAL_UART_MspInit+0x98>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <HAL_UART_MspInit+0x98>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a14      	ldr	r2, [pc, #80]	; (8000ff0 <HAL_UART_MspInit+0x98>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b12      	ldr	r3, [pc, #72]	; (8000ff0 <HAL_UART_MspInit+0x98>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fb2:	230c      	movs	r3, #12
 8000fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fc2:	2307      	movs	r3, #7
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4809      	ldr	r0, [pc, #36]	; (8000ff4 <HAL_UART_MspInit+0x9c>)
 8000fce:	f000 fc1f 	bl	8001810 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2106      	movs	r1, #6
 8000fd6:	2026      	movs	r0, #38	; 0x26
 8000fd8:	f000 fb5e 	bl	8001698 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fdc:	2026      	movs	r0, #38	; 0x26
 8000fde:	f000 fb77 	bl	80016d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fe2:	bf00      	nop
 8000fe4:	3728      	adds	r7, #40	; 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40004400 	.word	0x40004400
 8000ff0:	40023800 	.word	0x40023800
 8000ff4:	40020000 	.word	0x40020000

08000ff8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08c      	sub	sp, #48	; 0x30
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001008:	2200      	movs	r2, #0
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	2036      	movs	r0, #54	; 0x36
 800100e:	f000 fb43 	bl	8001698 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001012:	2036      	movs	r0, #54	; 0x36
 8001014:	f000 fb5c 	bl	80016d0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	4b1f      	ldr	r3, [pc, #124]	; (800109c <HAL_InitTick+0xa4>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001020:	4a1e      	ldr	r2, [pc, #120]	; (800109c <HAL_InitTick+0xa4>)
 8001022:	f043 0310 	orr.w	r3, r3, #16
 8001026:	6413      	str	r3, [r2, #64]	; 0x40
 8001028:	4b1c      	ldr	r3, [pc, #112]	; (800109c <HAL_InitTick+0xa4>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102c:	f003 0310 	and.w	r3, r3, #16
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001034:	f107 0210 	add.w	r2, r7, #16
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f001 fa10 	bl	8002464 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001044:	f001 f9e6 	bl	8002414 <HAL_RCC_GetPCLK1Freq>
 8001048:	4603      	mov	r3, r0
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800104e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001050:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <HAL_InitTick+0xa8>)
 8001052:	fba2 2303 	umull	r2, r3, r2, r3
 8001056:	0c9b      	lsrs	r3, r3, #18
 8001058:	3b01      	subs	r3, #1
 800105a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <HAL_InitTick+0xac>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <HAL_InitTick+0xb0>)
 8001060:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <HAL_InitTick+0xac>)
 8001064:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001068:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800106a:	4a0e      	ldr	r2, [pc, #56]	; (80010a4 <HAL_InitTick+0xac>)
 800106c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <HAL_InitTick+0xac>)
 8001072:	2200      	movs	r2, #0
 8001074:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <HAL_InitTick+0xac>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800107c:	4809      	ldr	r0, [pc, #36]	; (80010a4 <HAL_InitTick+0xac>)
 800107e:	f001 fcb5 	bl	80029ec <HAL_TIM_Base_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d104      	bne.n	8001092 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001088:	4806      	ldr	r0, [pc, #24]	; (80010a4 <HAL_InitTick+0xac>)
 800108a:	f001 fd09 	bl	8002aa0 <HAL_TIM_Base_Start_IT>
 800108e:	4603      	mov	r3, r0
 8001090:	e000      	b.n	8001094 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	3730      	adds	r7, #48	; 0x30
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40023800 	.word	0x40023800
 80010a0:	431bde83 	.word	0x431bde83
 80010a4:	2000cad0 	.word	0x2000cad0
 80010a8:	40001000 	.word	0x40001000

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <NMI_Handler+0x4>

080010b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b6:	e7fe      	b.n	80010b6 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	e7fe      	b.n	80010bc <MemManage_Handler+0x4>

080010be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <UsageFault_Handler+0x4>

080010ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <USART2_IRQHandler+0x10>)
 80010de:	f002 f843 	bl	8003168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	2000ca8c 	.word	0x2000ca8c

080010ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <TIM6_DAC_IRQHandler+0x10>)
 80010f2:	f001 fd45 	bl	8002b80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	2000cad0 	.word	0x2000cad0

08001100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <SystemInit+0x20>)
 8001106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800110a:	4a05      	ldr	r2, [pc, #20]	; (8001120 <SystemInit+0x20>)
 800110c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <menu_task>:
const char* msg_inv = "";
int extract_command(command_t* cmd);
void process_command(command_t* cmd);
uint8_t get_number(uint8_t *p, int len);
void menu_task(void* parameters)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af02      	add	r7, sp, #8
 800112a:	6078      	str	r0, [r7, #4]
	uint32_t cmd_addr;
	command_t* cmd;
	int option;
	const char* msg_menu = "";
 800112c:	4b29      	ldr	r3, [pc, #164]	; (80011d4 <menu_task+0xb0>)
 800112e:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		xQueueSend(q_print, &msg_menu, portMAX_DELAY);
 8001130:	4b29      	ldr	r3, [pc, #164]	; (80011d8 <menu_task+0xb4>)
 8001132:	6818      	ldr	r0, [r3, #0]
 8001134:	f107 0108 	add.w	r1, r7, #8
 8001138:	2300      	movs	r3, #0
 800113a:	f04f 32ff 	mov.w	r2, #4294967295
 800113e:	f003 f869 	bl	8004214 <xQueueGenericSend>
		// wait for menu command
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	f04f 32ff 	mov.w	r2, #4294967295
 800114a:	9200      	str	r2, [sp, #0]
 800114c:	2200      	movs	r2, #0
 800114e:	2100      	movs	r1, #0
 8001150:	2000      	movs	r0, #0
 8001152:	f004 fb13 	bl	800577c <xTaskGenericNotifyWait>
		cmd = (command_t*)cmd_addr;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	617b      	str	r3, [r7, #20]

		if(cmd->len == 1) {
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d12d      	bne.n	80011be <menu_task+0x9a>
			option = cmd->payload[0] - 48;
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	3b30      	subs	r3, #48	; 0x30
 8001168:	613b      	str	r3, [r7, #16]
			switch(option) {
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	2b02      	cmp	r3, #2
 800116e:	dc03      	bgt.n	8001178 <menu_task+0x54>
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	2b00      	cmp	r3, #0
 8001174:	dc03      	bgt.n	800117e <menu_task+0x5a>
 8001176:	e019      	b.n	80011ac <menu_task+0x88>
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	2b09      	cmp	r3, #9
 800117c:	d116      	bne.n	80011ac <menu_task+0x88>
			case 2:
			case 9:
			case 1:
				curr_state = sLedEffect;
 800117e:	4b17      	ldr	r3, [pc, #92]	; (80011dc <menu_task+0xb8>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
				xTaskNotify(handle_led_task, 0, eNoAction);
 8001184:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <menu_task+0xbc>)
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	2300      	movs	r3, #0
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2300      	movs	r3, #0
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	f004 fb73 	bl	800587c <xTaskGenericNotify>
				break;
 8001196:	bf00      	nop
			xQueueSend(q_print, &msg_inv, portMAX_DELAY);
			continue;
		}

		// wait to run again when some other task notifies
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001198:	f04f 33ff 	mov.w	r3, #4294967295
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2300      	movs	r3, #0
 80011a0:	2200      	movs	r2, #0
 80011a2:	2100      	movs	r1, #0
 80011a4:	2000      	movs	r0, #0
 80011a6:	f004 fae9 	bl	800577c <xTaskGenericNotifyWait>
 80011aa:	e7c1      	b.n	8001130 <menu_task+0xc>
				xQueueSend(q_print, &msg_inv, portMAX_DELAY);
 80011ac:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <menu_task+0xb4>)
 80011ae:	6818      	ldr	r0, [r3, #0]
 80011b0:	2300      	movs	r3, #0
 80011b2:	f04f 32ff 	mov.w	r2, #4294967295
 80011b6:	490b      	ldr	r1, [pc, #44]	; (80011e4 <menu_task+0xc0>)
 80011b8:	f003 f82c 	bl	8004214 <xQueueGenericSend>
				continue;
 80011bc:	e008      	b.n	80011d0 <menu_task+0xac>
			xQueueSend(q_print, &msg_inv, portMAX_DELAY);
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <menu_task+0xb4>)
 80011c0:	6818      	ldr	r0, [r3, #0]
 80011c2:	2300      	movs	r3, #0
 80011c4:	f04f 32ff 	mov.w	r2, #4294967295
 80011c8:	4906      	ldr	r1, [pc, #24]	; (80011e4 <menu_task+0xc0>)
 80011ca:	f003 f823 	bl	8004214 <xQueueGenericSend>
			continue;
 80011ce:	bf00      	nop
		xQueueSend(q_print, &msg_menu, portMAX_DELAY);
 80011d0:	e7ae      	b.n	8001130 <menu_task+0xc>
 80011d2:	bf00      	nop
 80011d4:	080075fc 	.word	0x080075fc
 80011d8:	2000ca5c 	.word	0x2000ca5c
 80011dc:	200000a0 	.word	0x200000a0
 80011e0:	2000ca84 	.word	0x2000ca84
 80011e4:	2000000c 	.word	0x2000000c

080011e8 <led_task>:
	}
}

void led_task(void* parameters)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	6078      	str	r0, [r7, #4]
	uint32_t cmd_addr;
	command_t* cmd;
	const char* msg_led = "";
 80011f0:	4b3e      	ldr	r3, [pc, #248]	; (80012ec <led_task+0x104>)
 80011f2:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		// wait for notification
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80011f4:	f04f 33ff 	mov.w	r3, #4294967295
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2300      	movs	r3, #0
 80011fc:	2200      	movs	r2, #0
 80011fe:	2100      	movs	r1, #0
 8001200:	2000      	movs	r0, #0
 8001202:	f004 fabb 	bl	800577c <xTaskGenericNotifyWait>
		// print LED menu
		xQueueSend(q_print, &msg_led, portMAX_DELAY);
 8001206:	4b3a      	ldr	r3, [pc, #232]	; (80012f0 <led_task+0x108>)
 8001208:	6818      	ldr	r0, [r3, #0]
 800120a:	f107 010c 	add.w	r1, r7, #12
 800120e:	2300      	movs	r3, #0
 8001210:	f04f 32ff 	mov.w	r2, #4294967295
 8001214:	f002 fffe 	bl	8004214 <xQueueGenericSend>
		// wait for LED command
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	f04f 32ff 	mov.w	r2, #4294967295
 8001220:	9200      	str	r2, [sp, #0]
 8001222:	2200      	movs	r2, #0
 8001224:	2100      	movs	r1, #0
 8001226:	2000      	movs	r0, #0
 8001228:	f004 faa8 	bl	800577c <xTaskGenericNotifyWait>
		cmd = (command_t*)cmd_addr;
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	617b      	str	r3, [r7, #20]

		if(cmd->len <= 1) {
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	2b01      	cmp	r3, #1
 8001236:	d843      	bhi.n	80012c0 <led_task+0xd8>
			if(!strcmp((char*)cmd->payload, "s"))
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	492e      	ldr	r1, [pc, #184]	; (80012f4 <led_task+0x10c>)
 800123c:	4618      	mov	r0, r3
 800123e:	f7fe ffc7 	bl	80001d0 <strcmp>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d102      	bne.n	800124e <led_task+0x66>
				led_effect_stop();
 8001248:	f7ff f9a6 	bl	8000598 <led_effect_stop>
 800124c:	e040      	b.n	80012d0 <led_task+0xe8>
			else if(!strcmp((char*)cmd->payload, "u"))
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	4929      	ldr	r1, [pc, #164]	; (80012f8 <led_task+0x110>)
 8001252:	4618      	mov	r0, r3
 8001254:	f7fe ffbc 	bl	80001d0 <strcmp>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d103      	bne.n	8001266 <led_task+0x7e>
				led_effect(1);
 800125e:	2001      	movs	r0, #1
 8001260:	f7ff f9bc 	bl	80005dc <led_effect>
 8001264:	e034      	b.n	80012d0 <led_task+0xe8>
			else if(!strcmp((char*)cmd->payload, "d"))
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	4924      	ldr	r1, [pc, #144]	; (80012fc <led_task+0x114>)
 800126a:	4618      	mov	r0, r3
 800126c:	f7fe ffb0 	bl	80001d0 <strcmp>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d103      	bne.n	800127e <led_task+0x96>
				led_effect(2);
 8001276:	2002      	movs	r0, #2
 8001278:	f7ff f9b0 	bl	80005dc <led_effect>
 800127c:	e028      	b.n	80012d0 <led_task+0xe8>
			else if(!strcmp((char*)cmd->payload, "i"))
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	491f      	ldr	r1, [pc, #124]	; (8001300 <led_task+0x118>)
 8001282:	4618      	mov	r0, r3
 8001284:	f7fe ffa4 	bl	80001d0 <strcmp>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d103      	bne.n	8001296 <led_task+0xae>
				led_effect(3);
 800128e:	2003      	movs	r0, #3
 8001290:	f7ff f9a4 	bl	80005dc <led_effect>
 8001294:	e01c      	b.n	80012d0 <led_task+0xe8>
			else if(!strcmp((char*)cmd->payload, "o"))
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	491a      	ldr	r1, [pc, #104]	; (8001304 <led_task+0x11c>)
 800129a:	4618      	mov	r0, r3
 800129c:	f7fe ff98 	bl	80001d0 <strcmp>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d103      	bne.n	80012ae <led_task+0xc6>
				led_effect(4);
 80012a6:	2004      	movs	r0, #4
 80012a8:	f7ff f998 	bl	80005dc <led_effect>
 80012ac:	e010      	b.n	80012d0 <led_task+0xe8>
			else
				xQueueSend(q_print, &msg_inv, portMAX_DELAY);
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <led_task+0x108>)
 80012b0:	6818      	ldr	r0, [r3, #0]
 80012b2:	2300      	movs	r3, #0
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295
 80012b8:	4913      	ldr	r1, [pc, #76]	; (8001308 <led_task+0x120>)
 80012ba:	f002 ffab 	bl	8004214 <xQueueGenericSend>
 80012be:	e007      	b.n	80012d0 <led_task+0xe8>
		}
		else
			xQueueSend(q_print, &msg_inv, portMAX_DELAY);
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <led_task+0x108>)
 80012c2:	6818      	ldr	r0, [r3, #0]
 80012c4:	2300      	movs	r3, #0
 80012c6:	f04f 32ff 	mov.w	r2, #4294967295
 80012ca:	490f      	ldr	r1, [pc, #60]	; (8001308 <led_task+0x120>)
 80012cc:	f002 ffa2 	bl	8004214 <xQueueGenericSend>

		// update state variable
		curr_state = sMainMenu;
 80012d0:	4b0e      	ldr	r3, [pc, #56]	; (800130c <led_task+0x124>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
		// notify menu task
		xTaskNotify(handle_menu_task, 0, eNoAction);
 80012d6:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <led_task+0x128>)
 80012d8:	6818      	ldr	r0, [r3, #0]
 80012da:	2300      	movs	r3, #0
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2300      	movs	r3, #0
 80012e0:	2200      	movs	r2, #0
 80012e2:	2100      	movs	r1, #0
 80012e4:	f004 faca 	bl	800587c <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80012e8:	e784      	b.n	80011f4 <led_task+0xc>
 80012ea:	bf00      	nop
 80012ec:	080075fc 	.word	0x080075fc
 80012f0:	2000ca5c 	.word	0x2000ca5c
 80012f4:	08007600 	.word	0x08007600
 80012f8:	08007604 	.word	0x08007604
 80012fc:	08007608 	.word	0x08007608
 8001300:	0800760c 	.word	0x0800760c
 8001304:	08007610 	.word	0x08007610
 8001308:	2000000c 	.word	0x2000000c
 800130c:	200000a0 	.word	0x200000a0
 8001310:	2000ca58 	.word	0x2000ca58

08001314 <print_task>:
		xTaskNotify(handle_menu_task, 0, eNoAction);

		}//while super loop end
} */
void print_task(void* parameters)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	uint32_t* msg;
	while(1)
	{
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 800131c:	4b0b      	ldr	r3, [pc, #44]	; (800134c <print_task+0x38>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f107 010c 	add.w	r1, r7, #12
 8001324:	f04f 32ff 	mov.w	r2, #4294967295
 8001328:	4618      	mov	r0, r3
 800132a:	f003 f91b 	bl	8004564 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg), HAL_MAX_DELAY);
 800132e:	68fc      	ldr	r4, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4618      	mov	r0, r3
 8001334:	f7fe ff56 	bl	80001e4 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	b29a      	uxth	r2, r3
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	4621      	mov	r1, r4
 8001342:	4803      	ldr	r0, [pc, #12]	; (8001350 <print_task+0x3c>)
 8001344:	f001 fe4d 	bl	8002fe2 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8001348:	e7e8      	b.n	800131c <print_task+0x8>
 800134a:	bf00      	nop
 800134c:	2000ca5c 	.word	0x2000ca5c
 8001350:	2000ca8c 	.word	0x2000ca8c

08001354 <cmd_handler_task>:
	}
}
void cmd_handler_task(void* parameters)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	; 0x28
 8001358:	af02      	add	r7, sp, #8
 800135a:	6078      	str	r0, [r7, #4]
	BaseType_t ret;
	command_t cmd;
	while(1)
	{
		// implement notify wait
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2300      	movs	r3, #0
 8001364:	2200      	movs	r2, #0
 8001366:	2100      	movs	r1, #0
 8001368:	2000      	movs	r0, #0
 800136a:	f004 fa07 	bl	800577c <xTaskGenericNotifyWait>
 800136e:	61f8      	str	r0, [r7, #28]
		if(ret == pdTRUE) {
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d1f2      	bne.n	800135c <cmd_handler_task+0x8>
			// process user data stored in input data queue
			process_command(&cmd);
 8001376:	f107 030c 	add.w	r3, r7, #12
 800137a:	4618      	mov	r0, r3
 800137c:	f000 f802 	bl	8001384 <process_command>
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001380:	e7ec      	b.n	800135c <cmd_handler_task+0x8>
	...

08001384 <process_command>:
		}
	}
}

void process_command(command_t* cmd) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af02      	add	r7, sp, #8
 800138a:	6078      	str	r0, [r7, #4]
	extract_command(cmd);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 f825 	bl	80013dc <extract_command>
	switch(curr_state)
 8001392:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <process_command+0x4c>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d002      	beq.n	80013a0 <process_command+0x1c>
 800139a:	2b01      	cmp	r3, #1
 800139c:	d00a      	beq.n	80013b4 <process_command+0x30>
	case sRtcDateConfig:
	case sRtcReport:
		xTaskNotify(handle_rtc_task, (uint32_t)cmd, eSetValueWithOverwrite);
		break;*/
	}
}
 800139e:	e013      	b.n	80013c8 <process_command+0x44>
		xTaskNotify(handle_menu_task, (uint32_t)cmd, eSetValueWithOverwrite);
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <process_command+0x50>)
 80013a2:	6818      	ldr	r0, [r3, #0]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	2300      	movs	r3, #0
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2303      	movs	r3, #3
 80013ac:	2100      	movs	r1, #0
 80013ae:	f004 fa65 	bl	800587c <xTaskGenericNotify>
		break;
 80013b2:	e009      	b.n	80013c8 <process_command+0x44>
		xTaskNotify(handle_led_task, (uint32_t)cmd, eSetValueWithOverwrite);
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <process_command+0x54>)
 80013b6:	6818      	ldr	r0, [r3, #0]
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	2300      	movs	r3, #0
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	2303      	movs	r3, #3
 80013c0:	2100      	movs	r1, #0
 80013c2:	f004 fa5b 	bl	800587c <xTaskGenericNotify>
		break;
 80013c6:	bf00      	nop
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200000a0 	.word	0x200000a0
 80013d4:	2000ca58 	.word	0x2000ca58
 80013d8:	2000ca84 	.word	0x2000ca84

080013dc <extract_command>:

int extract_command(command_t* cmd) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	uint8_t item;
	BaseType_t status;

	status = uxQueueMessagesWaiting(q_data);
 80013e4:	4b19      	ldr	r3, [pc, #100]	; (800144c <extract_command+0x70>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f003 fa2a 	bl	8004842 <uxQueueMessagesWaiting>
 80013ee:	4603      	mov	r3, r0
 80013f0:	613b      	str	r3, [r7, #16]
	if(!status)
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d102      	bne.n	80013fe <extract_command+0x22>
		return -1;
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295
 80013fc:	e022      	b.n	8001444 <extract_command+0x68>
	uint8_t i = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	75fb      	strb	r3, [r7, #23]
	do {
		status = xQueueReceive(q_data, &item, 0);
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <extract_command+0x70>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f107 010f 	add.w	r1, r7, #15
 800140a:	2200      	movs	r2, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f003 f8a9 	bl	8004564 <xQueueReceive>
 8001412:	6138      	str	r0, [r7, #16]
		if(status == pdTRUE)
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d106      	bne.n	8001428 <extract_command+0x4c>
			cmd->payload[i++] = item;
 800141a:	7dfb      	ldrb	r3, [r7, #23]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	75fa      	strb	r2, [r7, #23]
 8001420:	461a      	mov	r2, r3
 8001422:	7bf9      	ldrb	r1, [r7, #15]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	5499      	strb	r1, [r3, r2]
	} while(item != '\n');
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	2b0a      	cmp	r3, #10
 800142c:	d1e9      	bne.n	8001402 <extract_command+0x26>

	cmd->payload[i - 1] = '\0';
 800142e:	7dfb      	ldrb	r3, [r7, #23]
 8001430:	3b01      	subs	r3, #1
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	2100      	movs	r1, #0
 8001436:	54d1      	strb	r1, [r2, r3]
	cmd->len = i - 1; // save length of the command excluding null char
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	3b01      	subs	r3, #1
 800143c:	461a      	mov	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	60da      	str	r2, [r3, #12]

	return 0;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000ca54 	.word	0x2000ca54

08001450 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001450:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001488 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001454:	480d      	ldr	r0, [pc, #52]	; (800148c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001456:	490e      	ldr	r1, [pc, #56]	; (8001490 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001458:	4a0e      	ldr	r2, [pc, #56]	; (8001494 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800145c:	e002      	b.n	8001464 <LoopCopyDataInit>

0800145e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800145e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001460:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001462:	3304      	adds	r3, #4

08001464 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001464:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001466:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001468:	d3f9      	bcc.n	800145e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800146a:	4a0b      	ldr	r2, [pc, #44]	; (8001498 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800146c:	4c0b      	ldr	r4, [pc, #44]	; (800149c <LoopFillZerobss+0x26>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001470:	e001      	b.n	8001476 <LoopFillZerobss>

08001472 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001472:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001474:	3204      	adds	r2, #4

08001476 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001476:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001478:	d3fb      	bcc.n	8001472 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800147a:	f7ff fe41 	bl	8001100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800147e:	f005 fc23 	bl	8006cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001482:	f7ff f94d 	bl	8000720 <main>
  bx  lr    
 8001486:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001488:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800148c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001490:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001494:	08007688 	.word	0x08007688
  ldr r2, =_sbss
 8001498:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 800149c:	2000cb6c 	.word	0x2000cb6c

080014a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014a0:	e7fe      	b.n	80014a0 <ADC_IRQHandler>
	...

080014a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014a8:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_Init+0x40>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <HAL_Init+0x40>)
 80014ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_Init+0x40>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a0a      	ldr	r2, [pc, #40]	; (80014e4 <HAL_Init+0x40>)
 80014ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <HAL_Init+0x40>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <HAL_Init+0x40>)
 80014c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014cc:	2003      	movs	r0, #3
 80014ce:	f000 f8d8 	bl	8001682 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d2:	200f      	movs	r0, #15
 80014d4:	f7ff fd90 	bl	8000ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d8:	f7ff fcec 	bl	8000eb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023c00 	.word	0x40023c00

080014e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <HAL_IncTick+0x20>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b06      	ldr	r3, [pc, #24]	; (800150c <HAL_IncTick+0x24>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4413      	add	r3, r2
 80014f8:	4a04      	ldr	r2, [pc, #16]	; (800150c <HAL_IncTick+0x24>)
 80014fa:	6013      	str	r3, [r2, #0]
}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	20000014 	.word	0x20000014
 800150c:	2000cb18 	.word	0x2000cb18

08001510 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return uwTick;
 8001514:	4b03      	ldr	r3, [pc, #12]	; (8001524 <HAL_GetTick+0x14>)
 8001516:	681b      	ldr	r3, [r3, #0]
}
 8001518:	4618      	mov	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	2000cb18 	.word	0x2000cb18

08001528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001538:	4b0c      	ldr	r3, [pc, #48]	; (800156c <__NVIC_SetPriorityGrouping+0x44>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001544:	4013      	ands	r3, r2
 8001546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001550:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155a:	4a04      	ldr	r2, [pc, #16]	; (800156c <__NVIC_SetPriorityGrouping+0x44>)
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	60d3      	str	r3, [r2, #12]
}
 8001560:	bf00      	nop
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001574:	4b04      	ldr	r3, [pc, #16]	; (8001588 <__NVIC_GetPriorityGrouping+0x18>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	0a1b      	lsrs	r3, r3, #8
 800157a:	f003 0307 	and.w	r3, r3, #7
}
 800157e:	4618      	mov	r0, r3
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	2b00      	cmp	r3, #0
 800159c:	db0b      	blt.n	80015b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	f003 021f 	and.w	r2, r3, #31
 80015a4:	4907      	ldr	r1, [pc, #28]	; (80015c4 <__NVIC_EnableIRQ+0x38>)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	095b      	lsrs	r3, r3, #5
 80015ac:	2001      	movs	r0, #1
 80015ae:	fa00 f202 	lsl.w	r2, r0, r2
 80015b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	e000e100 	.word	0xe000e100

080015c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	6039      	str	r1, [r7, #0]
 80015d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	db0a      	blt.n	80015f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	490c      	ldr	r1, [pc, #48]	; (8001614 <__NVIC_SetPriority+0x4c>)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	0112      	lsls	r2, r2, #4
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	440b      	add	r3, r1
 80015ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f0:	e00a      	b.n	8001608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	4908      	ldr	r1, [pc, #32]	; (8001618 <__NVIC_SetPriority+0x50>)
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	3b04      	subs	r3, #4
 8001600:	0112      	lsls	r2, r2, #4
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	440b      	add	r3, r1
 8001606:	761a      	strb	r2, [r3, #24]
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr
 8001614:	e000e100 	.word	0xe000e100
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	; 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f1c3 0307 	rsb	r3, r3, #7
 8001636:	2b04      	cmp	r3, #4
 8001638:	bf28      	it	cs
 800163a:	2304      	movcs	r3, #4
 800163c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3304      	adds	r3, #4
 8001642:	2b06      	cmp	r3, #6
 8001644:	d902      	bls.n	800164c <NVIC_EncodePriority+0x30>
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3b03      	subs	r3, #3
 800164a:	e000      	b.n	800164e <NVIC_EncodePriority+0x32>
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001650:	f04f 32ff 	mov.w	r2, #4294967295
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	43da      	mvns	r2, r3
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	401a      	ands	r2, r3
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001664:	f04f 31ff 	mov.w	r1, #4294967295
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	fa01 f303 	lsl.w	r3, r1, r3
 800166e:	43d9      	mvns	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	4313      	orrs	r3, r2
         );
}
 8001676:	4618      	mov	r0, r3
 8001678:	3724      	adds	r7, #36	; 0x24
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ff4c 	bl	8001528 <__NVIC_SetPriorityGrouping>
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}

08001698 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016aa:	f7ff ff61 	bl	8001570 <__NVIC_GetPriorityGrouping>
 80016ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	68b9      	ldr	r1, [r7, #8]
 80016b4:	6978      	ldr	r0, [r7, #20]
 80016b6:	f7ff ffb1 	bl	800161c <NVIC_EncodePriority>
 80016ba:	4602      	mov	r2, r0
 80016bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c0:	4611      	mov	r1, r2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ff80 	bl	80015c8 <__NVIC_SetPriority>
}
 80016c8:	bf00      	nop
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff ff54 	bl	800158c <__NVIC_EnableIRQ>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016fa:	f7ff ff09 	bl	8001510 <HAL_GetTick>
 80016fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d008      	beq.n	800171e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2280      	movs	r2, #128	; 0x80
 8001710:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e052      	b.n	80017c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f022 0216 	bic.w	r2, r2, #22
 800172c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	695a      	ldr	r2, [r3, #20]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800173c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001742:	2b00      	cmp	r3, #0
 8001744:	d103      	bne.n	800174e <HAL_DMA_Abort+0x62>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800174a:	2b00      	cmp	r3, #0
 800174c:	d007      	beq.n	800175e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 0208 	bic.w	r2, r2, #8
 800175c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f022 0201 	bic.w	r2, r2, #1
 800176c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800176e:	e013      	b.n	8001798 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001770:	f7ff fece 	bl	8001510 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b05      	cmp	r3, #5
 800177c:	d90c      	bls.n	8001798 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2220      	movs	r2, #32
 8001782:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2203      	movs	r2, #3
 8001788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e015      	b.n	80017c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1e4      	bne.n	8001770 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017aa:	223f      	movs	r2, #63	; 0x3f
 80017ac:	409a      	lsls	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2201      	movs	r2, #1
 80017b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d004      	beq.n	80017ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2280      	movs	r2, #128	; 0x80
 80017e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e00c      	b.n	8001804 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2205      	movs	r2, #5
 80017ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 0201 	bic.w	r2, r2, #1
 8001800:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	e16b      	b.n	8001b04 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800182c:	2201      	movs	r2, #1
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	4013      	ands	r3, r2
 800183e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	429a      	cmp	r2, r3
 8001846:	f040 815a 	bne.w	8001afe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f003 0303 	and.w	r3, r3, #3
 8001852:	2b01      	cmp	r3, #1
 8001854:	d005      	beq.n	8001862 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800185e:	2b02      	cmp	r3, #2
 8001860:	d130      	bne.n	80018c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	2203      	movs	r2, #3
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	43db      	mvns	r3, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4013      	ands	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4313      	orrs	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001898:	2201      	movs	r2, #1
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4013      	ands	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	091b      	lsrs	r3, r3, #4
 80018ae:	f003 0201 	and.w	r2, r3, #1
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d017      	beq.n	8001900 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	2203      	movs	r2, #3
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 0303 	and.w	r3, r3, #3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d123      	bne.n	8001954 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	08da      	lsrs	r2, r3, #3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3208      	adds	r2, #8
 8001914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001918:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	220f      	movs	r2, #15
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	08da      	lsrs	r2, r3, #3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3208      	adds	r2, #8
 800194e:	69b9      	ldr	r1, [r7, #24]
 8001950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	2203      	movs	r2, #3
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0203 	and.w	r2, r3, #3
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001990:	2b00      	cmp	r3, #0
 8001992:	f000 80b4 	beq.w	8001afe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b60      	ldr	r3, [pc, #384]	; (8001b1c <HAL_GPIO_Init+0x30c>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a5f      	ldr	r2, [pc, #380]	; (8001b1c <HAL_GPIO_Init+0x30c>)
 80019a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b5d      	ldr	r3, [pc, #372]	; (8001b1c <HAL_GPIO_Init+0x30c>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019b2:	4a5b      	ldr	r2, [pc, #364]	; (8001b20 <HAL_GPIO_Init+0x310>)
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	089b      	lsrs	r3, r3, #2
 80019b8:	3302      	adds	r3, #2
 80019ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0303 	and.w	r3, r3, #3
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	220f      	movs	r2, #15
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43db      	mvns	r3, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4013      	ands	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a52      	ldr	r2, [pc, #328]	; (8001b24 <HAL_GPIO_Init+0x314>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d02b      	beq.n	8001a36 <HAL_GPIO_Init+0x226>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a51      	ldr	r2, [pc, #324]	; (8001b28 <HAL_GPIO_Init+0x318>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d025      	beq.n	8001a32 <HAL_GPIO_Init+0x222>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a50      	ldr	r2, [pc, #320]	; (8001b2c <HAL_GPIO_Init+0x31c>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d01f      	beq.n	8001a2e <HAL_GPIO_Init+0x21e>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a4f      	ldr	r2, [pc, #316]	; (8001b30 <HAL_GPIO_Init+0x320>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d019      	beq.n	8001a2a <HAL_GPIO_Init+0x21a>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a4e      	ldr	r2, [pc, #312]	; (8001b34 <HAL_GPIO_Init+0x324>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d013      	beq.n	8001a26 <HAL_GPIO_Init+0x216>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a4d      	ldr	r2, [pc, #308]	; (8001b38 <HAL_GPIO_Init+0x328>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d00d      	beq.n	8001a22 <HAL_GPIO_Init+0x212>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a4c      	ldr	r2, [pc, #304]	; (8001b3c <HAL_GPIO_Init+0x32c>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d007      	beq.n	8001a1e <HAL_GPIO_Init+0x20e>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a4b      	ldr	r2, [pc, #300]	; (8001b40 <HAL_GPIO_Init+0x330>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d101      	bne.n	8001a1a <HAL_GPIO_Init+0x20a>
 8001a16:	2307      	movs	r3, #7
 8001a18:	e00e      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a1a:	2308      	movs	r3, #8
 8001a1c:	e00c      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a1e:	2306      	movs	r3, #6
 8001a20:	e00a      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a22:	2305      	movs	r3, #5
 8001a24:	e008      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a26:	2304      	movs	r3, #4
 8001a28:	e006      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e004      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a2e:	2302      	movs	r3, #2
 8001a30:	e002      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a32:	2301      	movs	r3, #1
 8001a34:	e000      	b.n	8001a38 <HAL_GPIO_Init+0x228>
 8001a36:	2300      	movs	r3, #0
 8001a38:	69fa      	ldr	r2, [r7, #28]
 8001a3a:	f002 0203 	and.w	r2, r2, #3
 8001a3e:	0092      	lsls	r2, r2, #2
 8001a40:	4093      	lsls	r3, r2
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a48:	4935      	ldr	r1, [pc, #212]	; (8001b20 <HAL_GPIO_Init+0x310>)
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	089b      	lsrs	r3, r3, #2
 8001a4e:	3302      	adds	r3, #2
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a56:	4b3b      	ldr	r3, [pc, #236]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	4013      	ands	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a7a:	4a32      	ldr	r2, [pc, #200]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a80:	4b30      	ldr	r3, [pc, #192]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001aa4:	4a27      	ldr	r2, [pc, #156]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aaa:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ace:	4a1d      	ldr	r2, [pc, #116]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001af8:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <HAL_GPIO_Init+0x334>)
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3301      	adds	r3, #1
 8001b02:	61fb      	str	r3, [r7, #28]
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	2b0f      	cmp	r3, #15
 8001b08:	f67f ae90 	bls.w	800182c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b0c:	bf00      	nop
 8001b0e:	bf00      	nop
 8001b10:	3724      	adds	r7, #36	; 0x24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40013800 	.word	0x40013800
 8001b24:	40020000 	.word	0x40020000
 8001b28:	40020400 	.word	0x40020400
 8001b2c:	40020800 	.word	0x40020800
 8001b30:	40020c00 	.word	0x40020c00
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40021400 	.word	0x40021400
 8001b3c:	40021800 	.word	0x40021800
 8001b40:	40021c00 	.word	0x40021c00
 8001b44:	40013c00 	.word	0x40013c00

08001b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
 8001b54:	4613      	mov	r3, r2
 8001b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b64:	e003      	b.n	8001b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	041a      	lsls	r2, r3, #16
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	619a      	str	r2, [r3, #24]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e264      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d075      	beq.n	8001c86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b9a:	4ba3      	ldr	r3, [pc, #652]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f003 030c 	and.w	r3, r3, #12
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d00c      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ba6:	4ba0      	ldr	r3, [pc, #640]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bae:	2b08      	cmp	r3, #8
 8001bb0:	d112      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bb2:	4b9d      	ldr	r3, [pc, #628]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bbe:	d10b      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc0:	4b99      	ldr	r3, [pc, #612]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d05b      	beq.n	8001c84 <HAL_RCC_OscConfig+0x108>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d157      	bne.n	8001c84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e23f      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be0:	d106      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x74>
 8001be2:	4b91      	ldr	r3, [pc, #580]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a90      	ldr	r2, [pc, #576]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	e01d      	b.n	8001c2c <HAL_RCC_OscConfig+0xb0>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bf8:	d10c      	bne.n	8001c14 <HAL_RCC_OscConfig+0x98>
 8001bfa:	4b8b      	ldr	r3, [pc, #556]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a8a      	ldr	r2, [pc, #552]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	4b88      	ldr	r3, [pc, #544]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a87      	ldr	r2, [pc, #540]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	e00b      	b.n	8001c2c <HAL_RCC_OscConfig+0xb0>
 8001c14:	4b84      	ldr	r3, [pc, #528]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a83      	ldr	r2, [pc, #524]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	4b81      	ldr	r3, [pc, #516]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a80      	ldr	r2, [pc, #512]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d013      	beq.n	8001c5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff fc6c 	bl	8001510 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c3c:	f7ff fc68 	bl	8001510 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b64      	cmp	r3, #100	; 0x64
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e204      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	4b76      	ldr	r3, [pc, #472]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d0f0      	beq.n	8001c3c <HAL_RCC_OscConfig+0xc0>
 8001c5a:	e014      	b.n	8001c86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff fc58 	bl	8001510 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c64:	f7ff fc54 	bl	8001510 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e1f0      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c76:	4b6c      	ldr	r3, [pc, #432]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f0      	bne.n	8001c64 <HAL_RCC_OscConfig+0xe8>
 8001c82:	e000      	b.n	8001c86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d063      	beq.n	8001d5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c92:	4b65      	ldr	r3, [pc, #404]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00b      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c9e:	4b62      	ldr	r3, [pc, #392]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ca6:	2b08      	cmp	r3, #8
 8001ca8:	d11c      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001caa:	4b5f      	ldr	r3, [pc, #380]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d116      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb6:	4b5c      	ldr	r3, [pc, #368]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <HAL_RCC_OscConfig+0x152>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d001      	beq.n	8001cce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e1c4      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cce:	4b56      	ldr	r3, [pc, #344]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	4952      	ldr	r1, [pc, #328]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce2:	e03a      	b.n	8001d5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d020      	beq.n	8001d2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cec:	4b4f      	ldr	r3, [pc, #316]	; (8001e2c <HAL_RCC_OscConfig+0x2b0>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	f7ff fc0d 	bl	8001510 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cfa:	f7ff fc09 	bl	8001510 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e1a5      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0c:	4b46      	ldr	r3, [pc, #280]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d18:	4b43      	ldr	r3, [pc, #268]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4940      	ldr	r1, [pc, #256]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
 8001d2c:	e015      	b.n	8001d5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d2e:	4b3f      	ldr	r3, [pc, #252]	; (8001e2c <HAL_RCC_OscConfig+0x2b0>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d34:	f7ff fbec 	bl	8001510 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d3c:	f7ff fbe8 	bl	8001510 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e184      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4e:	4b36      	ldr	r3, [pc, #216]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d030      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d016      	beq.n	8001d9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d6e:	4b30      	ldr	r3, [pc, #192]	; (8001e30 <HAL_RCC_OscConfig+0x2b4>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d74:	f7ff fbcc 	bl	8001510 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d7c:	f7ff fbc8 	bl	8001510 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e164      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8e:	4b26      	ldr	r3, [pc, #152]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0f0      	beq.n	8001d7c <HAL_RCC_OscConfig+0x200>
 8001d9a:	e015      	b.n	8001dc8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d9c:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <HAL_RCC_OscConfig+0x2b4>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da2:	f7ff fbb5 	bl	8001510 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001daa:	f7ff fbb1 	bl	8001510 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e14d      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1f0      	bne.n	8001daa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80a0 	beq.w	8001f16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10f      	bne.n	8001e06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df4:	6413      	str	r3, [r2, #64]	; 0x40
 8001df6:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <HAL_RCC_OscConfig+0x2ac>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <HAL_RCC_OscConfig+0x2b8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d121      	bne.n	8001e56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e12:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <HAL_RCC_OscConfig+0x2b8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a07      	ldr	r2, [pc, #28]	; (8001e34 <HAL_RCC_OscConfig+0x2b8>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff fb77 	bl	8001510 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	e011      	b.n	8001e4a <HAL_RCC_OscConfig+0x2ce>
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	42470000 	.word	0x42470000
 8001e30:	42470e80 	.word	0x42470e80
 8001e34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e38:	f7ff fb6a 	bl	8001510 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e106      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4a:	4b85      	ldr	r3, [pc, #532]	; (8002060 <HAL_RCC_OscConfig+0x4e4>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d0f0      	beq.n	8001e38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d106      	bne.n	8001e6c <HAL_RCC_OscConfig+0x2f0>
 8001e5e:	4b81      	ldr	r3, [pc, #516]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e62:	4a80      	ldr	r2, [pc, #512]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6713      	str	r3, [r2, #112]	; 0x70
 8001e6a:	e01c      	b.n	8001ea6 <HAL_RCC_OscConfig+0x32a>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	2b05      	cmp	r3, #5
 8001e72:	d10c      	bne.n	8001e8e <HAL_RCC_OscConfig+0x312>
 8001e74:	4b7b      	ldr	r3, [pc, #492]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e78:	4a7a      	ldr	r2, [pc, #488]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e7a:	f043 0304 	orr.w	r3, r3, #4
 8001e7e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e80:	4b78      	ldr	r3, [pc, #480]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e84:	4a77      	ldr	r2, [pc, #476]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e8c:	e00b      	b.n	8001ea6 <HAL_RCC_OscConfig+0x32a>
 8001e8e:	4b75      	ldr	r3, [pc, #468]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e92:	4a74      	ldr	r2, [pc, #464]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e94:	f023 0301 	bic.w	r3, r3, #1
 8001e98:	6713      	str	r3, [r2, #112]	; 0x70
 8001e9a:	4b72      	ldr	r3, [pc, #456]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9e:	4a71      	ldr	r2, [pc, #452]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001ea0:	f023 0304 	bic.w	r3, r3, #4
 8001ea4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d015      	beq.n	8001eda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eae:	f7ff fb2f 	bl	8001510 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7ff fb2b 	bl	8001510 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e0c5      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ecc:	4b65      	ldr	r3, [pc, #404]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ee      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x33a>
 8001ed8:	e014      	b.n	8001f04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eda:	f7ff fb19 	bl	8001510 <HAL_GetTick>
 8001ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee0:	e00a      	b.n	8001ef8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ee2:	f7ff fb15 	bl	8001510 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e0af      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef8:	4b5a      	ldr	r3, [pc, #360]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1ee      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f04:	7dfb      	ldrb	r3, [r7, #23]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d105      	bne.n	8001f16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0a:	4b56      	ldr	r3, [pc, #344]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	4a55      	ldr	r2, [pc, #340]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 809b 	beq.w	8002056 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f20:	4b50      	ldr	r3, [pc, #320]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 030c 	and.w	r3, r3, #12
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d05c      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d141      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f34:	4b4c      	ldr	r3, [pc, #304]	; (8002068 <HAL_RCC_OscConfig+0x4ec>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fae9 	bl	8001510 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f42:	f7ff fae5 	bl	8001510 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e081      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f54:	4b43      	ldr	r3, [pc, #268]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f0      	bne.n	8001f42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69da      	ldr	r2, [r3, #28]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	019b      	lsls	r3, r3, #6
 8001f70:	431a      	orrs	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f76:	085b      	lsrs	r3, r3, #1
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	041b      	lsls	r3, r3, #16
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f82:	061b      	lsls	r3, r3, #24
 8001f84:	4937      	ldr	r1, [pc, #220]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f8a:	4b37      	ldr	r3, [pc, #220]	; (8002068 <HAL_RCC_OscConfig+0x4ec>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff fabe 	bl	8001510 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f98:	f7ff faba 	bl	8001510 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e056      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001faa:	4b2e      	ldr	r3, [pc, #184]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0x41c>
 8001fb6:	e04e      	b.n	8002056 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb8:	4b2b      	ldr	r3, [pc, #172]	; (8002068 <HAL_RCC_OscConfig+0x4ec>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbe:	f7ff faa7 	bl	8001510 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc4:	e008      	b.n	8001fd8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc6:	f7ff faa3 	bl	8001510 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d901      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e03f      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd8:	4b22      	ldr	r3, [pc, #136]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1f0      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x44a>
 8001fe4:	e037      	b.n	8002056 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e032      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ff2:	4b1c      	ldr	r3, [pc, #112]	; (8002064 <HAL_RCC_OscConfig+0x4e8>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d028      	beq.n	8002052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800200a:	429a      	cmp	r2, r3
 800200c:	d121      	bne.n	8002052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002018:	429a      	cmp	r2, r3
 800201a:	d11a      	bne.n	8002052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002022:	4013      	ands	r3, r2
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002028:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800202a:	4293      	cmp	r3, r2
 800202c:	d111      	bne.n	8002052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	3b01      	subs	r3, #1
 800203c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d107      	bne.n	8002052 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800204e:	429a      	cmp	r2, r3
 8002050:	d001      	beq.n	8002056 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40007000 	.word	0x40007000
 8002064:	40023800 	.word	0x40023800
 8002068:	42470060 	.word	0x42470060

0800206c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0cc      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002080:	4b68      	ldr	r3, [pc, #416]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	d90c      	bls.n	80020a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208e:	4b65      	ldr	r3, [pc, #404]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002096:	4b63      	ldr	r3, [pc, #396]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d001      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e0b8      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d020      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c0:	4b59      	ldr	r3, [pc, #356]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	4a58      	ldr	r2, [pc, #352]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0308 	and.w	r3, r3, #8
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d005      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d8:	4b53      	ldr	r3, [pc, #332]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	4a52      	ldr	r2, [pc, #328]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e4:	4b50      	ldr	r3, [pc, #320]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	494d      	ldr	r1, [pc, #308]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d044      	beq.n	800218c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d107      	bne.n	800211a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210a:	4b47      	ldr	r3, [pc, #284]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d119      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e07f      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b02      	cmp	r3, #2
 8002120:	d003      	beq.n	800212a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002126:	2b03      	cmp	r3, #3
 8002128:	d107      	bne.n	800213a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212a:	4b3f      	ldr	r3, [pc, #252]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d109      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e06f      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213a:	4b3b      	ldr	r3, [pc, #236]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e067      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214a:	4b37      	ldr	r3, [pc, #220]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f023 0203 	bic.w	r2, r3, #3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	4934      	ldr	r1, [pc, #208]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 8002158:	4313      	orrs	r3, r2
 800215a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800215c:	f7ff f9d8 	bl	8001510 <HAL_GetTick>
 8002160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002162:	e00a      	b.n	800217a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002164:	f7ff f9d4 	bl	8001510 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e04f      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217a:	4b2b      	ldr	r3, [pc, #172]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 020c 	and.w	r2, r3, #12
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	429a      	cmp	r2, r3
 800218a:	d1eb      	bne.n	8002164 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800218c:	4b25      	ldr	r3, [pc, #148]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d20c      	bcs.n	80021b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b22      	ldr	r3, [pc, #136]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a2:	4b20      	ldr	r3, [pc, #128]	; (8002224 <HAL_RCC_ClockConfig+0x1b8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e032      	b.n	800221a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0304 	and.w	r3, r3, #4
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d008      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	4916      	ldr	r1, [pc, #88]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d009      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021de:	4b12      	ldr	r3, [pc, #72]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	490e      	ldr	r1, [pc, #56]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021f2:	f000 f821 	bl	8002238 <HAL_RCC_GetSysClockFreq>
 80021f6:	4602      	mov	r2, r0
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <HAL_RCC_ClockConfig+0x1bc>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	091b      	lsrs	r3, r3, #4
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	490a      	ldr	r1, [pc, #40]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	5ccb      	ldrb	r3, [r1, r3]
 8002206:	fa22 f303 	lsr.w	r3, r2, r3
 800220a:	4a09      	ldr	r2, [pc, #36]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 800220c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_RCC_ClockConfig+0x1c8>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe fef0 	bl	8000ff8 <HAL_InitTick>

  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40023c00 	.word	0x40023c00
 8002228:	40023800 	.word	0x40023800
 800222c:	0800762c 	.word	0x0800762c
 8002230:	20000008 	.word	0x20000008
 8002234:	20000010 	.word	0x20000010

08002238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002238:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800223c:	b084      	sub	sp, #16
 800223e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	2300      	movs	r3, #0
 800224a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002250:	4b67      	ldr	r3, [pc, #412]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 030c 	and.w	r3, r3, #12
 8002258:	2b08      	cmp	r3, #8
 800225a:	d00d      	beq.n	8002278 <HAL_RCC_GetSysClockFreq+0x40>
 800225c:	2b08      	cmp	r3, #8
 800225e:	f200 80bd 	bhi.w	80023dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8002262:	2b00      	cmp	r3, #0
 8002264:	d002      	beq.n	800226c <HAL_RCC_GetSysClockFreq+0x34>
 8002266:	2b04      	cmp	r3, #4
 8002268:	d003      	beq.n	8002272 <HAL_RCC_GetSysClockFreq+0x3a>
 800226a:	e0b7      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800226c:	4b61      	ldr	r3, [pc, #388]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800226e:	60bb      	str	r3, [r7, #8]
       break;
 8002270:	e0b7      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002272:	4b61      	ldr	r3, [pc, #388]	; (80023f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002274:	60bb      	str	r3, [r7, #8]
      break;
 8002276:	e0b4      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002278:	4b5d      	ldr	r3, [pc, #372]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002280:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002282:	4b5b      	ldr	r3, [pc, #364]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d04d      	beq.n	800232a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800228e:	4b58      	ldr	r3, [pc, #352]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	099b      	lsrs	r3, r3, #6
 8002294:	461a      	mov	r2, r3
 8002296:	f04f 0300 	mov.w	r3, #0
 800229a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800229e:	f04f 0100 	mov.w	r1, #0
 80022a2:	ea02 0800 	and.w	r8, r2, r0
 80022a6:	ea03 0901 	and.w	r9, r3, r1
 80022aa:	4640      	mov	r0, r8
 80022ac:	4649      	mov	r1, r9
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	f04f 0300 	mov.w	r3, #0
 80022b6:	014b      	lsls	r3, r1, #5
 80022b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80022bc:	0142      	lsls	r2, r0, #5
 80022be:	4610      	mov	r0, r2
 80022c0:	4619      	mov	r1, r3
 80022c2:	ebb0 0008 	subs.w	r0, r0, r8
 80022c6:	eb61 0109 	sbc.w	r1, r1, r9
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	018b      	lsls	r3, r1, #6
 80022d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80022d8:	0182      	lsls	r2, r0, #6
 80022da:	1a12      	subs	r2, r2, r0
 80022dc:	eb63 0301 	sbc.w	r3, r3, r1
 80022e0:	f04f 0000 	mov.w	r0, #0
 80022e4:	f04f 0100 	mov.w	r1, #0
 80022e8:	00d9      	lsls	r1, r3, #3
 80022ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022ee:	00d0      	lsls	r0, r2, #3
 80022f0:	4602      	mov	r2, r0
 80022f2:	460b      	mov	r3, r1
 80022f4:	eb12 0208 	adds.w	r2, r2, r8
 80022f8:	eb43 0309 	adc.w	r3, r3, r9
 80022fc:	f04f 0000 	mov.w	r0, #0
 8002300:	f04f 0100 	mov.w	r1, #0
 8002304:	0259      	lsls	r1, r3, #9
 8002306:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800230a:	0250      	lsls	r0, r2, #9
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	461a      	mov	r2, r3
 8002318:	f04f 0300 	mov.w	r3, #0
 800231c:	f7fd ffc0 	bl	80002a0 <__aeabi_uldivmod>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4613      	mov	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	e04a      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800232a:	4b31      	ldr	r3, [pc, #196]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	099b      	lsrs	r3, r3, #6
 8002330:	461a      	mov	r2, r3
 8002332:	f04f 0300 	mov.w	r3, #0
 8002336:	f240 10ff 	movw	r0, #511	; 0x1ff
 800233a:	f04f 0100 	mov.w	r1, #0
 800233e:	ea02 0400 	and.w	r4, r2, r0
 8002342:	ea03 0501 	and.w	r5, r3, r1
 8002346:	4620      	mov	r0, r4
 8002348:	4629      	mov	r1, r5
 800234a:	f04f 0200 	mov.w	r2, #0
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	014b      	lsls	r3, r1, #5
 8002354:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002358:	0142      	lsls	r2, r0, #5
 800235a:	4610      	mov	r0, r2
 800235c:	4619      	mov	r1, r3
 800235e:	1b00      	subs	r0, r0, r4
 8002360:	eb61 0105 	sbc.w	r1, r1, r5
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	018b      	lsls	r3, r1, #6
 800236e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002372:	0182      	lsls	r2, r0, #6
 8002374:	1a12      	subs	r2, r2, r0
 8002376:	eb63 0301 	sbc.w	r3, r3, r1
 800237a:	f04f 0000 	mov.w	r0, #0
 800237e:	f04f 0100 	mov.w	r1, #0
 8002382:	00d9      	lsls	r1, r3, #3
 8002384:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002388:	00d0      	lsls	r0, r2, #3
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	1912      	adds	r2, r2, r4
 8002390:	eb45 0303 	adc.w	r3, r5, r3
 8002394:	f04f 0000 	mov.w	r0, #0
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	0299      	lsls	r1, r3, #10
 800239e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80023a2:	0290      	lsls	r0, r2, #10
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	461a      	mov	r2, r3
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	f7fd ff74 	bl	80002a0 <__aeabi_uldivmod>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4613      	mov	r3, r2
 80023be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023c0:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	0c1b      	lsrs	r3, r3, #16
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	3301      	adds	r3, #1
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80023d0:	68fa      	ldr	r2, [r7, #12]
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d8:	60bb      	str	r3, [r7, #8]
      break;
 80023da:	e002      	b.n	80023e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80023de:	60bb      	str	r3, [r7, #8]
      break;
 80023e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023e2:	68bb      	ldr	r3, [r7, #8]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800
 80023f4:	00f42400 	.word	0x00f42400
 80023f8:	007a1200 	.word	0x007a1200

080023fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002400:	4b03      	ldr	r3, [pc, #12]	; (8002410 <HAL_RCC_GetHCLKFreq+0x14>)
 8002402:	681b      	ldr	r3, [r3, #0]
}
 8002404:	4618      	mov	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	20000008 	.word	0x20000008

08002414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002418:	f7ff fff0 	bl	80023fc <HAL_RCC_GetHCLKFreq>
 800241c:	4602      	mov	r2, r0
 800241e:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	0a9b      	lsrs	r3, r3, #10
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	4903      	ldr	r1, [pc, #12]	; (8002438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800242a:	5ccb      	ldrb	r3, [r1, r3]
 800242c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002430:	4618      	mov	r0, r3
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40023800 	.word	0x40023800
 8002438:	0800763c 	.word	0x0800763c

0800243c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002440:	f7ff ffdc 	bl	80023fc <HAL_RCC_GetHCLKFreq>
 8002444:	4602      	mov	r2, r0
 8002446:	4b05      	ldr	r3, [pc, #20]	; (800245c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	0b5b      	lsrs	r3, r3, #13
 800244c:	f003 0307 	and.w	r3, r3, #7
 8002450:	4903      	ldr	r1, [pc, #12]	; (8002460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002452:	5ccb      	ldrb	r3, [r1, r3]
 8002454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002458:	4618      	mov	r0, r3
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40023800 	.word	0x40023800
 8002460:	0800763c 	.word	0x0800763c

08002464 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	220f      	movs	r2, #15
 8002472:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002474:	4b12      	ldr	r3, [pc, #72]	; (80024c0 <HAL_RCC_GetClockConfig+0x5c>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 0203 	and.w	r2, r3, #3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002480:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <HAL_RCC_GetClockConfig+0x5c>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800248c:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <HAL_RCC_GetClockConfig+0x5c>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002498:	4b09      	ldr	r3, [pc, #36]	; (80024c0 <HAL_RCC_GetClockConfig+0x5c>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	08db      	lsrs	r3, r3, #3
 800249e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80024a6:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <HAL_RCC_GetClockConfig+0x60>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0207 	and.w	r2, r3, #7
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	601a      	str	r2, [r3, #0]
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40023c00 	.word	0x40023c00

080024c8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d105      	bne.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d035      	beq.n	800255c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80024f0:	4b62      	ldr	r3, [pc, #392]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80024f6:	f7ff f80b 	bl	8001510 <HAL_GetTick>
 80024fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80024fc:	e008      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80024fe:	f7ff f807 	bl	8001510 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e0b0      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002510:	4b5b      	ldr	r3, [pc, #364]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d1f0      	bne.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	019a      	lsls	r2, r3, #6
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	071b      	lsls	r3, r3, #28
 8002528:	4955      	ldr	r1, [pc, #340]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800252a:	4313      	orrs	r3, r2
 800252c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002530:	4b52      	ldr	r3, [pc, #328]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002532:	2201      	movs	r2, #1
 8002534:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002536:	f7fe ffeb 	bl	8001510 <HAL_GetTick>
 800253a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800253c:	e008      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800253e:	f7fe ffe7 	bl	8001510 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e090      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002550:	4b4b      	ldr	r3, [pc, #300]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0f0      	beq.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 8083 	beq.w	8002670 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b44      	ldr	r3, [pc, #272]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	4a43      	ldr	r2, [pc, #268]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002578:	6413      	str	r3, [r2, #64]	; 0x40
 800257a:	4b41      	ldr	r3, [pc, #260]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002586:	4b3f      	ldr	r3, [pc, #252]	; (8002684 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a3e      	ldr	r2, [pc, #248]	; (8002684 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002592:	f7fe ffbd 	bl	8001510 <HAL_GetTick>
 8002596:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800259a:	f7fe ffb9 	bl	8001510 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e062      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80025ac:	4b35      	ldr	r3, [pc, #212]	; (8002684 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025b8:	4b31      	ldr	r3, [pc, #196]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d02f      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d028      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025d6:	4b2a      	ldr	r3, [pc, #168]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025de:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025e0:	4b29      	ldr	r3, [pc, #164]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025e6:	4b28      	ldr	r3, [pc, #160]	; (8002688 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80025ec:	4a24      	ldr	r2, [pc, #144]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025f2:	4b23      	ldr	r3, [pc, #140]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80025f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d114      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80025fe:	f7fe ff87 	bl	8001510 <HAL_GetTick>
 8002602:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002604:	e00a      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002606:	f7fe ff83 	bl	8001510 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	f241 3288 	movw	r2, #5000	; 0x1388
 8002614:	4293      	cmp	r3, r2
 8002616:	d901      	bls.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e02a      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261c:	4b18      	ldr	r3, [pc, #96]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800261e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0ee      	beq.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002630:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002634:	d10d      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002636:	4b12      	ldr	r3, [pc, #72]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800264a:	490d      	ldr	r1, [pc, #52]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800264c:	4313      	orrs	r3, r2
 800264e:	608b      	str	r3, [r1, #8]
 8002650:	e005      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002652:	4b0b      	ldr	r3, [pc, #44]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	4a0a      	ldr	r2, [pc, #40]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002658:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800265c:	6093      	str	r3, [r2, #8]
 800265e:	4b08      	ldr	r3, [pc, #32]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002660:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800266a:	4905      	ldr	r1, [pc, #20]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800266c:	4313      	orrs	r3, r2
 800266e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3718      	adds	r7, #24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	42470068 	.word	0x42470068
 8002680:	40023800 	.word	0x40023800
 8002684:	40007000 	.word	0x40007000
 8002688:	42470e40 	.word	0x42470e40

0800268c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e083      	b.n	80027a6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7f5b      	ldrb	r3, [r3, #29]
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d105      	bne.n	80026b4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7fe fc28 	bl	8000f04 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2202      	movs	r2, #2
 80026b8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	22ca      	movs	r2, #202	; 0xca
 80026c0:	625a      	str	r2, [r3, #36]	; 0x24
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2253      	movs	r2, #83	; 0x53
 80026c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f944 	bl	8002958 <RTC_EnterInitMode>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	22ff      	movs	r2, #255	; 0xff
 80026dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2204      	movs	r2, #4
 80026e2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e05e      	b.n	80027a6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	6812      	ldr	r2, [r2, #0]
 80026f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80026f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026fa:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6899      	ldr	r1, [r3, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	431a      	orrs	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	68d2      	ldr	r2, [r2, #12]
 8002722:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6919      	ldr	r1, [r3, #16]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	041a      	lsls	r2, r3, #16
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002746:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10e      	bne.n	8002774 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f8d6 	bl	8002908 <HAL_RTC_WaitForSynchro>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	22ff      	movs	r2, #255	; 0xff
 8002768:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2204      	movs	r2, #4
 800276e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e018      	b.n	80027a6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002782:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	699a      	ldr	r2, [r3, #24]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	22ff      	movs	r2, #255	; 0xff
 800279c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80027a4:	2300      	movs	r3, #0
  }
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b086      	sub	sp, #24
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80027e0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80027e4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	0c1b      	lsrs	r3, r3, #16
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002800:	b2da      	uxtb	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800280e:	b2da      	uxtb	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	0c1b      	lsrs	r3, r3, #16
 8002818:	b2db      	uxtb	r3, r3
 800281a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281e:	b2da      	uxtb	r2, r3
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d11a      	bne.n	8002860 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f000 f8be 	bl	80029b0 <RTC_Bcd2ToByte>
 8002834:	4603      	mov	r3, r0
 8002836:	461a      	mov	r2, r3
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	785b      	ldrb	r3, [r3, #1]
 8002840:	4618      	mov	r0, r3
 8002842:	f000 f8b5 	bl	80029b0 <RTC_Bcd2ToByte>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	789b      	ldrb	r3, [r3, #2]
 8002852:	4618      	mov	r0, r3
 8002854:	f000 f8ac 	bl	80029b0 <RTC_Bcd2ToByte>
 8002858:	4603      	mov	r3, r0
 800285a:	461a      	mov	r2, r3
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b086      	sub	sp, #24
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002884:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002888:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	0c1b      	lsrs	r3, r3, #16
 800288e:	b2da      	uxtb	r2, r3
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	0a1b      	lsrs	r3, r3, #8
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 031f 	and.w	r3, r3, #31
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	0b5b      	lsrs	r3, r3, #13
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d11a      	bne.n	80028fe <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	78db      	ldrb	r3, [r3, #3]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f000 f86f 	bl	80029b0 <RTC_Bcd2ToByte>
 80028d2:	4603      	mov	r3, r0
 80028d4:	461a      	mov	r2, r3
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	785b      	ldrb	r3, [r3, #1]
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 f866 	bl	80029b0 <RTC_Bcd2ToByte>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461a      	mov	r2, r3
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	789b      	ldrb	r3, [r3, #2]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f000 f85d 	bl	80029b0 <RTC_Bcd2ToByte>
 80028f6:	4603      	mov	r3, r0
 80028f8:	461a      	mov	r2, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002922:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002924:	f7fe fdf4 	bl	8001510 <HAL_GetTick>
 8002928:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800292a:	e009      	b.n	8002940 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800292c:	f7fe fdf0 	bl	8001510 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800293a:	d901      	bls.n	8002940 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e007      	b.n	8002950 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f003 0320 	and.w	r3, r3, #32
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0ee      	beq.n	800292c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800296e:	2b00      	cmp	r3, #0
 8002970:	d119      	bne.n	80029a6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f04f 32ff 	mov.w	r2, #4294967295
 800297a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800297c:	f7fe fdc8 	bl	8001510 <HAL_GetTick>
 8002980:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002982:	e009      	b.n	8002998 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002984:	f7fe fdc4 	bl	8001510 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002992:	d901      	bls.n	8002998 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e007      	b.n	80029a8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0ee      	beq.n	8002984 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	091b      	lsrs	r3, r3, #4
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	461a      	mov	r2, r3
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	b2da      	uxtb	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	4413      	add	r3, r2
 80029de:	b2db      	uxtb	r3, r3
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e041      	b.n	8002a82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f839 	bl	8002a8a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3304      	adds	r3, #4
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	f000 f9d8 	bl	8002de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d001      	beq.n	8002ab8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e04e      	b.n	8002b56 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2202      	movs	r2, #2
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 0201 	orr.w	r2, r2, #1
 8002ace:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a23      	ldr	r2, [pc, #140]	; (8002b64 <HAL_TIM_Base_Start_IT+0xc4>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d022      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae2:	d01d      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a1f      	ldr	r2, [pc, #124]	; (8002b68 <HAL_TIM_Base_Start_IT+0xc8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d018      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a1e      	ldr	r2, [pc, #120]	; (8002b6c <HAL_TIM_Base_Start_IT+0xcc>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d013      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a1c      	ldr	r2, [pc, #112]	; (8002b70 <HAL_TIM_Base_Start_IT+0xd0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d00e      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a1b      	ldr	r2, [pc, #108]	; (8002b74 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d009      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a19      	ldr	r2, [pc, #100]	; (8002b78 <HAL_TIM_Base_Start_IT+0xd8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d004      	beq.n	8002b20 <HAL_TIM_Base_Start_IT+0x80>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a18      	ldr	r2, [pc, #96]	; (8002b7c <HAL_TIM_Base_Start_IT+0xdc>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d111      	bne.n	8002b44 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2b06      	cmp	r3, #6
 8002b30:	d010      	beq.n	8002b54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f042 0201 	orr.w	r2, r2, #1
 8002b40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b42:	e007      	b.n	8002b54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0201 	orr.w	r2, r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40010000 	.word	0x40010000
 8002b68:	40000400 	.word	0x40000400
 8002b6c:	40000800 	.word	0x40000800
 8002b70:	40000c00 	.word	0x40000c00
 8002b74:	40010400 	.word	0x40010400
 8002b78:	40014000 	.word	0x40014000
 8002b7c:	40001800 	.word	0x40001800

08002b80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d122      	bne.n	8002bdc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d11b      	bne.n	8002bdc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0202 	mvn.w	r2, #2
 8002bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f8ee 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002bc8:	e005      	b.n	8002bd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f8e0 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f8f1 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	d122      	bne.n	8002c30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d11b      	bne.n	8002c30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 0204 	mvn.w	r2, #4
 8002c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2202      	movs	r2, #2
 8002c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f8c4 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002c1c:	e005      	b.n	8002c2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f8b6 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f8c7 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b08      	cmp	r3, #8
 8002c3c:	d122      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d11b      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f06f 0208 	mvn.w	r2, #8
 8002c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2204      	movs	r2, #4
 8002c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	f003 0303 	and.w	r3, r3, #3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f89a 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002c70:	e005      	b.n	8002c7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f88c 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 f89d 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	2b10      	cmp	r3, #16
 8002c90:	d122      	bne.n	8002cd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b10      	cmp	r3, #16
 8002c9e:	d11b      	bne.n	8002cd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0210 	mvn.w	r2, #16
 8002ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2208      	movs	r2, #8
 8002cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f870 	bl	8002da4 <HAL_TIM_IC_CaptureCallback>
 8002cc4:	e005      	b.n	8002cd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f862 	bl	8002d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f873 	bl	8002db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d10e      	bne.n	8002d04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d107      	bne.n	8002d04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f06f 0201 	mvn.w	r2, #1
 8002cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7fe f882 	bl	8000e08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d0e:	2b80      	cmp	r3, #128	; 0x80
 8002d10:	d10e      	bne.n	8002d30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1c:	2b80      	cmp	r3, #128	; 0x80
 8002d1e:	d107      	bne.n	8002d30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f902 	bl	8002f34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3a:	2b40      	cmp	r3, #64	; 0x40
 8002d3c:	d10e      	bne.n	8002d5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d48:	2b40      	cmp	r3, #64	; 0x40
 8002d4a:	d107      	bne.n	8002d5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f838 	bl	8002dcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d10e      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	f003 0320 	and.w	r3, r3, #32
 8002d74:	2b20      	cmp	r3, #32
 8002d76:	d107      	bne.n	8002d88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f06f 0220 	mvn.w	r2, #32
 8002d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 f8cc 	bl	8002f20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d88:	bf00      	nop
 8002d8a:	3708      	adds	r7, #8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a40      	ldr	r2, [pc, #256]	; (8002ef4 <TIM_Base_SetConfig+0x114>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d013      	beq.n	8002e20 <TIM_Base_SetConfig+0x40>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dfe:	d00f      	beq.n	8002e20 <TIM_Base_SetConfig+0x40>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a3d      	ldr	r2, [pc, #244]	; (8002ef8 <TIM_Base_SetConfig+0x118>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d00b      	beq.n	8002e20 <TIM_Base_SetConfig+0x40>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a3c      	ldr	r2, [pc, #240]	; (8002efc <TIM_Base_SetConfig+0x11c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d007      	beq.n	8002e20 <TIM_Base_SetConfig+0x40>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a3b      	ldr	r2, [pc, #236]	; (8002f00 <TIM_Base_SetConfig+0x120>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d003      	beq.n	8002e20 <TIM_Base_SetConfig+0x40>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a3a      	ldr	r2, [pc, #232]	; (8002f04 <TIM_Base_SetConfig+0x124>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d108      	bne.n	8002e32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a2f      	ldr	r2, [pc, #188]	; (8002ef4 <TIM_Base_SetConfig+0x114>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d02b      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e40:	d027      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a2c      	ldr	r2, [pc, #176]	; (8002ef8 <TIM_Base_SetConfig+0x118>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d023      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a2b      	ldr	r2, [pc, #172]	; (8002efc <TIM_Base_SetConfig+0x11c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d01f      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a2a      	ldr	r2, [pc, #168]	; (8002f00 <TIM_Base_SetConfig+0x120>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d01b      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a29      	ldr	r2, [pc, #164]	; (8002f04 <TIM_Base_SetConfig+0x124>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d017      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a28      	ldr	r2, [pc, #160]	; (8002f08 <TIM_Base_SetConfig+0x128>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d013      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a27      	ldr	r2, [pc, #156]	; (8002f0c <TIM_Base_SetConfig+0x12c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d00f      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a26      	ldr	r2, [pc, #152]	; (8002f10 <TIM_Base_SetConfig+0x130>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d00b      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a25      	ldr	r2, [pc, #148]	; (8002f14 <TIM_Base_SetConfig+0x134>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d007      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a24      	ldr	r2, [pc, #144]	; (8002f18 <TIM_Base_SetConfig+0x138>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d003      	beq.n	8002e92 <TIM_Base_SetConfig+0xb2>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a23      	ldr	r2, [pc, #140]	; (8002f1c <TIM_Base_SetConfig+0x13c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d108      	bne.n	8002ea4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a0a      	ldr	r2, [pc, #40]	; (8002ef4 <TIM_Base_SetConfig+0x114>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d003      	beq.n	8002ed8 <TIM_Base_SetConfig+0xf8>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a0c      	ldr	r2, [pc, #48]	; (8002f04 <TIM_Base_SetConfig+0x124>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d103      	bne.n	8002ee0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	691a      	ldr	r2, [r3, #16]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	615a      	str	r2, [r3, #20]
}
 8002ee6:	bf00      	nop
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	40010000 	.word	0x40010000
 8002ef8:	40000400 	.word	0x40000400
 8002efc:	40000800 	.word	0x40000800
 8002f00:	40000c00 	.word	0x40000c00
 8002f04:	40010400 	.word	0x40010400
 8002f08:	40014000 	.word	0x40014000
 8002f0c:	40014400 	.word	0x40014400
 8002f10:	40014800 	.word	0x40014800
 8002f14:	40001800 	.word	0x40001800
 8002f18:	40001c00 	.word	0x40001c00
 8002f1c:	40002000 	.word	0x40002000

08002f20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e03f      	b.n	8002fda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d106      	bne.n	8002f74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7fd fff2 	bl	8000f58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2224      	movs	r2, #36	; 0x24
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fddb 	bl	8003b48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fa0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695a      	ldr	r2, [r3, #20]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b08a      	sub	sp, #40	; 0x28
 8002fe6:	af02      	add	r7, sp, #8
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	603b      	str	r3, [r7, #0]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b20      	cmp	r3, #32
 8003000:	d17c      	bne.n	80030fc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d002      	beq.n	800300e <HAL_UART_Transmit+0x2c>
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e075      	b.n	80030fe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_UART_Transmit+0x3e>
 800301c:	2302      	movs	r3, #2
 800301e:	e06e      	b.n	80030fe <HAL_UART_Transmit+0x11c>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2221      	movs	r2, #33	; 0x21
 8003032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003036:	f7fe fa6b 	bl	8001510 <HAL_GetTick>
 800303a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	88fa      	ldrh	r2, [r7, #6]
 8003040:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	88fa      	ldrh	r2, [r7, #6]
 8003046:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003050:	d108      	bne.n	8003064 <HAL_UART_Transmit+0x82>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d104      	bne.n	8003064 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800305a:	2300      	movs	r3, #0
 800305c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	61bb      	str	r3, [r7, #24]
 8003062:	e003      	b.n	800306c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003068:	2300      	movs	r3, #0
 800306a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003074:	e02a      	b.n	80030cc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2200      	movs	r2, #0
 800307e:	2180      	movs	r1, #128	; 0x80
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 fb1f 	bl	80036c4 <UART_WaitOnFlagUntilTimeout>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e036      	b.n	80030fe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10b      	bne.n	80030ae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	881b      	ldrh	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	3302      	adds	r3, #2
 80030aa:	61bb      	str	r3, [r7, #24]
 80030ac:	e007      	b.n	80030be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	781a      	ldrb	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	3301      	adds	r3, #1
 80030bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1cf      	bne.n	8003076 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2200      	movs	r2, #0
 80030de:	2140      	movs	r1, #64	; 0x40
 80030e0:	68f8      	ldr	r0, [r7, #12]
 80030e2:	f000 faef 	bl	80036c4 <UART_WaitOnFlagUntilTimeout>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e006      	b.n	80030fe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030f8:	2300      	movs	r3, #0
 80030fa:	e000      	b.n	80030fe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80030fc:	2302      	movs	r3, #2
  }
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3720      	adds	r7, #32
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b084      	sub	sp, #16
 800310a:	af00      	add	r7, sp, #0
 800310c:	60f8      	str	r0, [r7, #12]
 800310e:	60b9      	str	r1, [r7, #8]
 8003110:	4613      	mov	r3, r2
 8003112:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b20      	cmp	r3, #32
 800311e:	d11d      	bne.n	800315c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d002      	beq.n	800312c <HAL_UART_Receive_IT+0x26>
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e016      	b.n	800315e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003136:	2b01      	cmp	r3, #1
 8003138:	d101      	bne.n	800313e <HAL_UART_Receive_IT+0x38>
 800313a:	2302      	movs	r3, #2
 800313c:	e00f      	b.n	800315e <HAL_UART_Receive_IT+0x58>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800314c:	88fb      	ldrh	r3, [r7, #6]
 800314e:	461a      	mov	r2, r3
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 fb24 	bl	80037a0 <UART_Start_Receive_IT>
 8003158:	4603      	mov	r3, r0
 800315a:	e000      	b.n	800315e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800315c:	2302      	movs	r3, #2
  }
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b0ba      	sub	sp, #232	; 0xe8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	695b      	ldr	r3, [r3, #20]
 800318a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003194:	2300      	movs	r3, #0
 8003196:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800319a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80031a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10f      	bne.n	80031ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d009      	beq.n	80031ce <HAL_UART_IRQHandler+0x66>
 80031ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031be:	f003 0320 	and.w	r3, r3, #32
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fc03 	bl	80039d2 <UART_Receive_IT>
      return;
 80031cc:	e256      	b.n	800367c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 80de 	beq.w	8003394 <HAL_UART_IRQHandler+0x22c>
 80031d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031dc:	f003 0301 	and.w	r3, r3, #1
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d106      	bne.n	80031f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80d1 	beq.w	8003394 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00b      	beq.n	8003216 <HAL_UART_IRQHandler+0xae>
 80031fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	f043 0201 	orr.w	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00b      	beq.n	800323a <HAL_UART_IRQHandler+0xd2>
 8003222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d005      	beq.n	800323a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	f043 0202 	orr.w	r2, r3, #2
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800323a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00b      	beq.n	800325e <HAL_UART_IRQHandler+0xf6>
 8003246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d005      	beq.n	800325e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	f043 0204 	orr.w	r2, r3, #4
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800325e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003262:	f003 0308 	and.w	r3, r3, #8
 8003266:	2b00      	cmp	r3, #0
 8003268:	d011      	beq.n	800328e <HAL_UART_IRQHandler+0x126>
 800326a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800326e:	f003 0320 	and.w	r3, r3, #32
 8003272:	2b00      	cmp	r3, #0
 8003274:	d105      	bne.n	8003282 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f043 0208 	orr.w	r2, r3, #8
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 81ed 	beq.w	8003672 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800329c:	f003 0320 	and.w	r3, r3, #32
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d008      	beq.n	80032b6 <HAL_UART_IRQHandler+0x14e>
 80032a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d002      	beq.n	80032b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 fb8e 	bl	80039d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c0:	2b40      	cmp	r3, #64	; 0x40
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d103      	bne.n	80032e2 <HAL_UART_IRQHandler+0x17a>
 80032da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d04f      	beq.n	8003382 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fa96 	bl	8003814 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f2:	2b40      	cmp	r3, #64	; 0x40
 80032f4:	d141      	bne.n	800337a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3314      	adds	r3, #20
 80032fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003300:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003304:	e853 3f00 	ldrex	r3, [r3]
 8003308:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800330c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003310:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003314:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3314      	adds	r3, #20
 800331e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003322:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003326:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800332e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003332:	e841 2300 	strex	r3, r2, [r1]
 8003336:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800333a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1d9      	bne.n	80032f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003346:	2b00      	cmp	r3, #0
 8003348:	d013      	beq.n	8003372 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334e:	4a7d      	ldr	r2, [pc, #500]	; (8003544 <HAL_UART_IRQHandler+0x3dc>)
 8003350:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	4618      	mov	r0, r3
 8003358:	f7fe fa38 	bl	80017cc <HAL_DMA_Abort_IT>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d016      	beq.n	8003390 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800336c:	4610      	mov	r0, r2
 800336e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003370:	e00e      	b.n	8003390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f990 	bl	8003698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003378:	e00a      	b.n	8003390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f98c 	bl	8003698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003380:	e006      	b.n	8003390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f988 	bl	8003698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800338e:	e170      	b.n	8003672 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003390:	bf00      	nop
    return;
 8003392:	e16e      	b.n	8003672 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	2b01      	cmp	r3, #1
 800339a:	f040 814a 	bne.w	8003632 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800339e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8143 	beq.w	8003632 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80033ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033b0:	f003 0310 	and.w	r3, r3, #16
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 813c 	beq.w	8003632 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	60bb      	str	r3, [r7, #8]
 80033ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033da:	2b40      	cmp	r3, #64	; 0x40
 80033dc:	f040 80b4 	bne.w	8003548 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8140 	beq.w	8003676 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033fe:	429a      	cmp	r2, r3
 8003400:	f080 8139 	bcs.w	8003676 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800340a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003416:	f000 8088 	beq.w	800352a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	330c      	adds	r3, #12
 8003420:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003424:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003428:	e853 3f00 	ldrex	r3, [r3]
 800342c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003430:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003434:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003438:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	330c      	adds	r3, #12
 8003442:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003446:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800344a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800344e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003452:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003456:	e841 2300 	strex	r3, r2, [r1]
 800345a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800345e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1d9      	bne.n	800341a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	3314      	adds	r3, #20
 800346c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003470:	e853 3f00 	ldrex	r3, [r3]
 8003474:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003476:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3314      	adds	r3, #20
 8003486:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800348a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800348e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003490:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003492:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003496:	e841 2300 	strex	r3, r2, [r1]
 800349a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800349c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1e1      	bne.n	8003466 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	3314      	adds	r3, #20
 80034a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034ac:	e853 3f00 	ldrex	r3, [r3]
 80034b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80034b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	3314      	adds	r3, #20
 80034c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80034c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80034c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80034cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80034ce:	e841 2300 	strex	r3, r2, [r1]
 80034d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80034d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1e3      	bne.n	80034a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2220      	movs	r2, #32
 80034de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	330c      	adds	r3, #12
 80034ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034f2:	e853 3f00 	ldrex	r3, [r3]
 80034f6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80034f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034fa:	f023 0310 	bic.w	r3, r3, #16
 80034fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	330c      	adds	r3, #12
 8003508:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800350c:	65ba      	str	r2, [r7, #88]	; 0x58
 800350e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003510:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003512:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003514:	e841 2300 	strex	r3, r2, [r1]
 8003518:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800351a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1e3      	bne.n	80034e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003524:	4618      	mov	r0, r3
 8003526:	f7fe f8e1 	bl	80016ec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003532:	b29b      	uxth	r3, r3
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	b29b      	uxth	r3, r3
 8003538:	4619      	mov	r1, r3
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f8b6 	bl	80036ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003540:	e099      	b.n	8003676 <HAL_UART_IRQHandler+0x50e>
 8003542:	bf00      	nop
 8003544:	080038db 	.word	0x080038db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003550:	b29b      	uxth	r3, r3
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800355c:	b29b      	uxth	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 808b 	beq.w	800367a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003564:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 8086 	beq.w	800367a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	330c      	adds	r3, #12
 8003574:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003578:	e853 3f00 	ldrex	r3, [r3]
 800357c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800357e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003580:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003584:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	330c      	adds	r3, #12
 800358e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003592:	647a      	str	r2, [r7, #68]	; 0x44
 8003594:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003596:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003598:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800359a:	e841 2300 	strex	r3, r2, [r1]
 800359e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80035a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1e3      	bne.n	800356e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	3314      	adds	r3, #20
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	e853 3f00 	ldrex	r3, [r3]
 80035b4:	623b      	str	r3, [r7, #32]
   return(result);
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	f023 0301 	bic.w	r3, r3, #1
 80035bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	3314      	adds	r3, #20
 80035c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80035ca:	633a      	str	r2, [r7, #48]	; 0x30
 80035cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035d2:	e841 2300 	strex	r3, r2, [r1]
 80035d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80035d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1e3      	bne.n	80035a6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	330c      	adds	r3, #12
 80035f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	e853 3f00 	ldrex	r3, [r3]
 80035fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f023 0310 	bic.w	r3, r3, #16
 8003602:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	330c      	adds	r3, #12
 800360c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003610:	61fa      	str	r2, [r7, #28]
 8003612:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003614:	69b9      	ldr	r1, [r7, #24]
 8003616:	69fa      	ldr	r2, [r7, #28]
 8003618:	e841 2300 	strex	r3, r2, [r1]
 800361c:	617b      	str	r3, [r7, #20]
   return(result);
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1e3      	bne.n	80035ec <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003624:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003628:	4619      	mov	r1, r3
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f83e 	bl	80036ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003630:	e023      	b.n	800367a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003632:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800363a:	2b00      	cmp	r3, #0
 800363c:	d009      	beq.n	8003652 <HAL_UART_IRQHandler+0x4ea>
 800363e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003646:	2b00      	cmp	r3, #0
 8003648:	d003      	beq.n	8003652 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f959 	bl	8003902 <UART_Transmit_IT>
    return;
 8003650:	e014      	b.n	800367c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00e      	beq.n	800367c <HAL_UART_IRQHandler+0x514>
 800365e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d008      	beq.n	800367c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f999 	bl	80039a2 <UART_EndTransmit_IT>
    return;
 8003670:	e004      	b.n	800367c <HAL_UART_IRQHandler+0x514>
    return;
 8003672:	bf00      	nop
 8003674:	e002      	b.n	800367c <HAL_UART_IRQHandler+0x514>
      return;
 8003676:	bf00      	nop
 8003678:	e000      	b.n	800367c <HAL_UART_IRQHandler+0x514>
      return;
 800367a:	bf00      	nop
  }
}
 800367c:	37e8      	adds	r7, #232	; 0xe8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop

08003684 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	460b      	mov	r3, r1
 80036b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b090      	sub	sp, #64	; 0x40
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	603b      	str	r3, [r7, #0]
 80036d0:	4613      	mov	r3, r2
 80036d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036d4:	e050      	b.n	8003778 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036dc:	d04c      	beq.n	8003778 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80036de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d007      	beq.n	80036f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80036e4:	f7fd ff14 	bl	8001510 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d241      	bcs.n	8003778 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	330c      	adds	r3, #12
 80036fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fe:	e853 3f00 	ldrex	r3, [r3]
 8003702:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800370a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	330c      	adds	r3, #12
 8003712:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003714:	637a      	str	r2, [r7, #52]	; 0x34
 8003716:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003718:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800371a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800371c:	e841 2300 	strex	r3, r2, [r1]
 8003720:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1e5      	bne.n	80036f4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	3314      	adds	r3, #20
 800372e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	e853 3f00 	ldrex	r3, [r3]
 8003736:	613b      	str	r3, [r7, #16]
   return(result);
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f023 0301 	bic.w	r3, r3, #1
 800373e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3314      	adds	r3, #20
 8003746:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003748:	623a      	str	r2, [r7, #32]
 800374a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374c:	69f9      	ldr	r1, [r7, #28]
 800374e:	6a3a      	ldr	r2, [r7, #32]
 8003750:	e841 2300 	strex	r3, r2, [r1]
 8003754:	61bb      	str	r3, [r7, #24]
   return(result);
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d1e5      	bne.n	8003728 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e00f      	b.n	8003798 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	4013      	ands	r3, r2
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	429a      	cmp	r2, r3
 8003786:	bf0c      	ite	eq
 8003788:	2301      	moveq	r3, #1
 800378a:	2300      	movne	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	461a      	mov	r2, r3
 8003790:	79fb      	ldrb	r3, [r7, #7]
 8003792:	429a      	cmp	r2, r3
 8003794:	d09f      	beq.n	80036d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3740      	adds	r7, #64	; 0x40
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	4613      	mov	r3, r2
 80037ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	88fa      	ldrh	r2, [r7, #6]
 80037b8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	88fa      	ldrh	r2, [r7, #6]
 80037be:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2222      	movs	r2, #34	; 0x22
 80037ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68da      	ldr	r2, [r3, #12]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695a      	ldr	r2, [r3, #20]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f042 0201 	orr.w	r2, r2, #1
 80037f4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68da      	ldr	r2, [r3, #12]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f042 0220 	orr.w	r2, r2, #32
 8003804:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003814:	b480      	push	{r7}
 8003816:	b095      	sub	sp, #84	; 0x54
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	330c      	adds	r3, #12
 8003822:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003826:	e853 3f00 	ldrex	r3, [r3]
 800382a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800382c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003832:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	330c      	adds	r3, #12
 800383a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800383c:	643a      	str	r2, [r7, #64]	; 0x40
 800383e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003840:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003842:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003844:	e841 2300 	strex	r3, r2, [r1]
 8003848:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800384a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1e5      	bne.n	800381c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	3314      	adds	r3, #20
 8003856:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	e853 3f00 	ldrex	r3, [r3]
 800385e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f023 0301 	bic.w	r3, r3, #1
 8003866:	64bb      	str	r3, [r7, #72]	; 0x48
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	3314      	adds	r3, #20
 800386e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003870:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003872:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003874:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003876:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003878:	e841 2300 	strex	r3, r2, [r1]
 800387c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1e5      	bne.n	8003850 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003888:	2b01      	cmp	r3, #1
 800388a:	d119      	bne.n	80038c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	330c      	adds	r3, #12
 8003892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	e853 3f00 	ldrex	r3, [r3]
 800389a:	60bb      	str	r3, [r7, #8]
   return(result);
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f023 0310 	bic.w	r3, r3, #16
 80038a2:	647b      	str	r3, [r7, #68]	; 0x44
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	330c      	adds	r3, #12
 80038aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80038ac:	61ba      	str	r2, [r7, #24]
 80038ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b0:	6979      	ldr	r1, [r7, #20]
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	e841 2300 	strex	r3, r2, [r1]
 80038b8:	613b      	str	r3, [r7, #16]
   return(result);
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1e5      	bne.n	800388c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80038ce:	bf00      	nop
 80038d0:	3754      	adds	r7, #84	; 0x54
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b084      	sub	sp, #16
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f7ff fecf 	bl	8003698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038fa:	bf00      	nop
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003902:	b480      	push	{r7}
 8003904:	b085      	sub	sp, #20
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003910:	b2db      	uxtb	r3, r3
 8003912:	2b21      	cmp	r3, #33	; 0x21
 8003914:	d13e      	bne.n	8003994 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800391e:	d114      	bne.n	800394a <UART_Transmit_IT+0x48>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d110      	bne.n	800394a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	881b      	ldrh	r3, [r3, #0]
 8003932:	461a      	mov	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800393c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a1b      	ldr	r3, [r3, #32]
 8003942:	1c9a      	adds	r2, r3, #2
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	621a      	str	r2, [r3, #32]
 8003948:	e008      	b.n	800395c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	1c59      	adds	r1, r3, #1
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6211      	str	r1, [r2, #32]
 8003954:	781a      	ldrb	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003960:	b29b      	uxth	r3, r3
 8003962:	3b01      	subs	r3, #1
 8003964:	b29b      	uxth	r3, r3
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	4619      	mov	r1, r3
 800396a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10f      	bne.n	8003990 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800397e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	68da      	ldr	r2, [r3, #12]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800398e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003990:	2300      	movs	r3, #0
 8003992:	e000      	b.n	8003996 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003994:	2302      	movs	r3, #2
  }
}
 8003996:	4618      	mov	r0, r3
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr

080039a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b082      	sub	sp, #8
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff fe5e 	bl	8003684 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b08c      	sub	sp, #48	; 0x30
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b22      	cmp	r3, #34	; 0x22
 80039e4:	f040 80ab 	bne.w	8003b3e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039f0:	d117      	bne.n	8003a22 <UART_Receive_IT+0x50>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d113      	bne.n	8003a22 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a02:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a14:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1a:	1c9a      	adds	r2, r3, #2
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	629a      	str	r2, [r3, #40]	; 0x28
 8003a20:	e026      	b.n	8003a70 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a26:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a34:	d007      	beq.n	8003a46 <UART_Receive_IT+0x74>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10a      	bne.n	8003a54 <UART_Receive_IT+0x82>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d106      	bne.n	8003a54 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a50:	701a      	strb	r2, [r3, #0]
 8003a52:	e008      	b.n	8003a66 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a64:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	3b01      	subs	r3, #1
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d15a      	bne.n	8003b3a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68da      	ldr	r2, [r3, #12]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0220 	bic.w	r2, r2, #32
 8003a92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003aa2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695a      	ldr	r2, [r3, #20]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0201 	bic.w	r2, r2, #1
 8003ab2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d135      	bne.n	8003b30 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	330c      	adds	r3, #12
 8003ad0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	e853 3f00 	ldrex	r3, [r3]
 8003ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f023 0310 	bic.w	r3, r3, #16
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	330c      	adds	r3, #12
 8003ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aea:	623a      	str	r2, [r7, #32]
 8003aec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aee:	69f9      	ldr	r1, [r7, #28]
 8003af0:	6a3a      	ldr	r2, [r7, #32]
 8003af2:	e841 2300 	strex	r3, r2, [r1]
 8003af6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1e5      	bne.n	8003aca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0310 	and.w	r3, r3, #16
 8003b08:	2b10      	cmp	r3, #16
 8003b0a:	d10a      	bne.n	8003b22 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	60fb      	str	r3, [r7, #12]
 8003b20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b26:	4619      	mov	r1, r3
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff fdbf 	bl	80036ac <HAL_UARTEx_RxEventCallback>
 8003b2e:	e002      	b.n	8003b36 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7fd f91f 	bl	8000d74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	e002      	b.n	8003b40 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	e000      	b.n	8003b40 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003b3e:	2302      	movs	r3, #2
  }
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3730      	adds	r7, #48	; 0x30
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b4c:	b09f      	sub	sp, #124	; 0x7c
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b5e:	68d9      	ldr	r1, [r3, #12]
 8003b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	ea40 0301 	orr.w	r3, r0, r1
 8003b68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	431a      	orrs	r2, r3
 8003b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003b82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003b8c:	f021 010c 	bic.w	r1, r1, #12
 8003b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b96:	430b      	orrs	r3, r1
 8003b98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ba4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ba6:	6999      	ldr	r1, [r3, #24]
 8003ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	ea40 0301 	orr.w	r3, r0, r1
 8003bb0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	4bc5      	ldr	r3, [pc, #788]	; (8003ecc <UART_SetConfig+0x384>)
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d004      	beq.n	8003bc6 <UART_SetConfig+0x7e>
 8003bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4bc3      	ldr	r3, [pc, #780]	; (8003ed0 <UART_SetConfig+0x388>)
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d103      	bne.n	8003bce <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bc6:	f7fe fc39 	bl	800243c <HAL_RCC_GetPCLK2Freq>
 8003bca:	6778      	str	r0, [r7, #116]	; 0x74
 8003bcc:	e002      	b.n	8003bd4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bce:	f7fe fc21 	bl	8002414 <HAL_RCC_GetPCLK1Freq>
 8003bd2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bdc:	f040 80b6 	bne.w	8003d4c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003be0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003be2:	461c      	mov	r4, r3
 8003be4:	f04f 0500 	mov.w	r5, #0
 8003be8:	4622      	mov	r2, r4
 8003bea:	462b      	mov	r3, r5
 8003bec:	1891      	adds	r1, r2, r2
 8003bee:	6439      	str	r1, [r7, #64]	; 0x40
 8003bf0:	415b      	adcs	r3, r3
 8003bf2:	647b      	str	r3, [r7, #68]	; 0x44
 8003bf4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003bf8:	1912      	adds	r2, r2, r4
 8003bfa:	eb45 0303 	adc.w	r3, r5, r3
 8003bfe:	f04f 0000 	mov.w	r0, #0
 8003c02:	f04f 0100 	mov.w	r1, #0
 8003c06:	00d9      	lsls	r1, r3, #3
 8003c08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c0c:	00d0      	lsls	r0, r2, #3
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	1911      	adds	r1, r2, r4
 8003c14:	6639      	str	r1, [r7, #96]	; 0x60
 8003c16:	416b      	adcs	r3, r5
 8003c18:	667b      	str	r3, [r7, #100]	; 0x64
 8003c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f04f 0300 	mov.w	r3, #0
 8003c24:	1891      	adds	r1, r2, r2
 8003c26:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c28:	415b      	adcs	r3, r3
 8003c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c30:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003c34:	f7fc fb34 	bl	80002a0 <__aeabi_uldivmod>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	4ba5      	ldr	r3, [pc, #660]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	011e      	lsls	r6, r3, #4
 8003c46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c48:	461c      	mov	r4, r3
 8003c4a:	f04f 0500 	mov.w	r5, #0
 8003c4e:	4622      	mov	r2, r4
 8003c50:	462b      	mov	r3, r5
 8003c52:	1891      	adds	r1, r2, r2
 8003c54:	6339      	str	r1, [r7, #48]	; 0x30
 8003c56:	415b      	adcs	r3, r3
 8003c58:	637b      	str	r3, [r7, #52]	; 0x34
 8003c5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c5e:	1912      	adds	r2, r2, r4
 8003c60:	eb45 0303 	adc.w	r3, r5, r3
 8003c64:	f04f 0000 	mov.w	r0, #0
 8003c68:	f04f 0100 	mov.w	r1, #0
 8003c6c:	00d9      	lsls	r1, r3, #3
 8003c6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c72:	00d0      	lsls	r0, r2, #3
 8003c74:	4602      	mov	r2, r0
 8003c76:	460b      	mov	r3, r1
 8003c78:	1911      	adds	r1, r2, r4
 8003c7a:	65b9      	str	r1, [r7, #88]	; 0x58
 8003c7c:	416b      	adcs	r3, r5
 8003c7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	461a      	mov	r2, r3
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	1891      	adds	r1, r2, r2
 8003c8c:	62b9      	str	r1, [r7, #40]	; 0x28
 8003c8e:	415b      	adcs	r3, r3
 8003c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c96:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003c9a:	f7fc fb01 	bl	80002a0 <__aeabi_uldivmod>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4b8c      	ldr	r3, [pc, #560]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003ca4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ca8:	095b      	lsrs	r3, r3, #5
 8003caa:	2164      	movs	r1, #100	; 0x64
 8003cac:	fb01 f303 	mul.w	r3, r1, r3
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	3332      	adds	r3, #50	; 0x32
 8003cb6:	4a87      	ldr	r2, [pc, #540]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbc:	095b      	lsrs	r3, r3, #5
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003cc4:	441e      	add	r6, r3
 8003cc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f04f 0100 	mov.w	r1, #0
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	1894      	adds	r4, r2, r2
 8003cd4:	623c      	str	r4, [r7, #32]
 8003cd6:	415b      	adcs	r3, r3
 8003cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8003cda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003cde:	1812      	adds	r2, r2, r0
 8003ce0:	eb41 0303 	adc.w	r3, r1, r3
 8003ce4:	f04f 0400 	mov.w	r4, #0
 8003ce8:	f04f 0500 	mov.w	r5, #0
 8003cec:	00dd      	lsls	r5, r3, #3
 8003cee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003cf2:	00d4      	lsls	r4, r2, #3
 8003cf4:	4622      	mov	r2, r4
 8003cf6:	462b      	mov	r3, r5
 8003cf8:	1814      	adds	r4, r2, r0
 8003cfa:	653c      	str	r4, [r7, #80]	; 0x50
 8003cfc:	414b      	adcs	r3, r1
 8003cfe:	657b      	str	r3, [r7, #84]	; 0x54
 8003d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	461a      	mov	r2, r3
 8003d06:	f04f 0300 	mov.w	r3, #0
 8003d0a:	1891      	adds	r1, r2, r2
 8003d0c:	61b9      	str	r1, [r7, #24]
 8003d0e:	415b      	adcs	r3, r3
 8003d10:	61fb      	str	r3, [r7, #28]
 8003d12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d16:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003d1a:	f7fc fac1 	bl	80002a0 <__aeabi_uldivmod>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	460b      	mov	r3, r1
 8003d22:	4b6c      	ldr	r3, [pc, #432]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003d24:	fba3 1302 	umull	r1, r3, r3, r2
 8003d28:	095b      	lsrs	r3, r3, #5
 8003d2a:	2164      	movs	r1, #100	; 0x64
 8003d2c:	fb01 f303 	mul.w	r3, r1, r3
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	3332      	adds	r3, #50	; 0x32
 8003d36:	4a67      	ldr	r2, [pc, #412]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003d38:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3c:	095b      	lsrs	r3, r3, #5
 8003d3e:	f003 0207 	and.w	r2, r3, #7
 8003d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4432      	add	r2, r6
 8003d48:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d4a:	e0b9      	b.n	8003ec0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d4e:	461c      	mov	r4, r3
 8003d50:	f04f 0500 	mov.w	r5, #0
 8003d54:	4622      	mov	r2, r4
 8003d56:	462b      	mov	r3, r5
 8003d58:	1891      	adds	r1, r2, r2
 8003d5a:	6139      	str	r1, [r7, #16]
 8003d5c:	415b      	adcs	r3, r3
 8003d5e:	617b      	str	r3, [r7, #20]
 8003d60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003d64:	1912      	adds	r2, r2, r4
 8003d66:	eb45 0303 	adc.w	r3, r5, r3
 8003d6a:	f04f 0000 	mov.w	r0, #0
 8003d6e:	f04f 0100 	mov.w	r1, #0
 8003d72:	00d9      	lsls	r1, r3, #3
 8003d74:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d78:	00d0      	lsls	r0, r2, #3
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	eb12 0804 	adds.w	r8, r2, r4
 8003d82:	eb43 0905 	adc.w	r9, r3, r5
 8003d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f04f 0100 	mov.w	r1, #0
 8003d90:	f04f 0200 	mov.w	r2, #0
 8003d94:	f04f 0300 	mov.w	r3, #0
 8003d98:	008b      	lsls	r3, r1, #2
 8003d9a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003d9e:	0082      	lsls	r2, r0, #2
 8003da0:	4640      	mov	r0, r8
 8003da2:	4649      	mov	r1, r9
 8003da4:	f7fc fa7c 	bl	80002a0 <__aeabi_uldivmod>
 8003da8:	4602      	mov	r2, r0
 8003daa:	460b      	mov	r3, r1
 8003dac:	4b49      	ldr	r3, [pc, #292]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003dae:	fba3 2302 	umull	r2, r3, r3, r2
 8003db2:	095b      	lsrs	r3, r3, #5
 8003db4:	011e      	lsls	r6, r3, #4
 8003db6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003db8:	4618      	mov	r0, r3
 8003dba:	f04f 0100 	mov.w	r1, #0
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	1894      	adds	r4, r2, r2
 8003dc4:	60bc      	str	r4, [r7, #8]
 8003dc6:	415b      	adcs	r3, r3
 8003dc8:	60fb      	str	r3, [r7, #12]
 8003dca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dce:	1812      	adds	r2, r2, r0
 8003dd0:	eb41 0303 	adc.w	r3, r1, r3
 8003dd4:	f04f 0400 	mov.w	r4, #0
 8003dd8:	f04f 0500 	mov.w	r5, #0
 8003ddc:	00dd      	lsls	r5, r3, #3
 8003dde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003de2:	00d4      	lsls	r4, r2, #3
 8003de4:	4622      	mov	r2, r4
 8003de6:	462b      	mov	r3, r5
 8003de8:	1814      	adds	r4, r2, r0
 8003dea:	64bc      	str	r4, [r7, #72]	; 0x48
 8003dec:	414b      	adcs	r3, r1
 8003dee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f04f 0100 	mov.w	r1, #0
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	008b      	lsls	r3, r1, #2
 8003e04:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003e08:	0082      	lsls	r2, r0, #2
 8003e0a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003e0e:	f7fc fa47 	bl	80002a0 <__aeabi_uldivmod>
 8003e12:	4602      	mov	r2, r0
 8003e14:	460b      	mov	r3, r1
 8003e16:	4b2f      	ldr	r3, [pc, #188]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003e18:	fba3 1302 	umull	r1, r3, r3, r2
 8003e1c:	095b      	lsrs	r3, r3, #5
 8003e1e:	2164      	movs	r1, #100	; 0x64
 8003e20:	fb01 f303 	mul.w	r3, r1, r3
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	3332      	adds	r3, #50	; 0x32
 8003e2a:	4a2a      	ldr	r2, [pc, #168]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e30:	095b      	lsrs	r3, r3, #5
 8003e32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e36:	441e      	add	r6, r3
 8003e38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f04f 0100 	mov.w	r1, #0
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	1894      	adds	r4, r2, r2
 8003e46:	603c      	str	r4, [r7, #0]
 8003e48:	415b      	adcs	r3, r3
 8003e4a:	607b      	str	r3, [r7, #4]
 8003e4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e50:	1812      	adds	r2, r2, r0
 8003e52:	eb41 0303 	adc.w	r3, r1, r3
 8003e56:	f04f 0400 	mov.w	r4, #0
 8003e5a:	f04f 0500 	mov.w	r5, #0
 8003e5e:	00dd      	lsls	r5, r3, #3
 8003e60:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003e64:	00d4      	lsls	r4, r2, #3
 8003e66:	4622      	mov	r2, r4
 8003e68:	462b      	mov	r3, r5
 8003e6a:	eb12 0a00 	adds.w	sl, r2, r0
 8003e6e:	eb43 0b01 	adc.w	fp, r3, r1
 8003e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f04f 0100 	mov.w	r1, #0
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	f04f 0300 	mov.w	r3, #0
 8003e84:	008b      	lsls	r3, r1, #2
 8003e86:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003e8a:	0082      	lsls	r2, r0, #2
 8003e8c:	4650      	mov	r0, sl
 8003e8e:	4659      	mov	r1, fp
 8003e90:	f7fc fa06 	bl	80002a0 <__aeabi_uldivmod>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	4b0e      	ldr	r3, [pc, #56]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003e9a:	fba3 1302 	umull	r1, r3, r3, r2
 8003e9e:	095b      	lsrs	r3, r3, #5
 8003ea0:	2164      	movs	r1, #100	; 0x64
 8003ea2:	fb01 f303 	mul.w	r3, r1, r3
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	3332      	adds	r3, #50	; 0x32
 8003eac:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <UART_SetConfig+0x38c>)
 8003eae:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb2:	095b      	lsrs	r3, r3, #5
 8003eb4:	f003 020f 	and.w	r2, r3, #15
 8003eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4432      	add	r2, r6
 8003ebe:	609a      	str	r2, [r3, #8]
}
 8003ec0:	bf00      	nop
 8003ec2:	377c      	adds	r7, #124	; 0x7c
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eca:	bf00      	nop
 8003ecc:	40011000 	.word	0x40011000
 8003ed0:	40011400 	.word	0x40011400
 8003ed4:	51eb851f 	.word	0x51eb851f

08003ed8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f103 0208 	add.w	r2, r3, #8
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f103 0208 	add.w	r2, r3, #8
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f103 0208 	add.w	r2, r3, #8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8003f32:	b480      	push	{r7}
 8003f34:	b085      	sub	sp, #20
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	601a      	str	r2, [r3, #0]
}
 8003f6e:	bf00      	nop
 8003f70:	3714      	adds	r7, #20
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b085      	sub	sp, #20
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d103      	bne.n	8003f9a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	e00c      	b.n	8003fb4 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3308      	adds	r3, #8
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	e002      	b.n	8003fa8 <vListInsert+0x2e>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d2f6      	bcs.n	8003fa2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	601a      	str	r2, [r3, #0]
}
 8003fe0:	bf00      	nop
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6892      	ldr	r2, [r2, #8]
 8004002:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6852      	ldr	r2, [r2, #4]
 800400c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	429a      	cmp	r2, r3
 8004016:	d103      	bne.n	8004020 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	1e5a      	subs	r2, r3, #1
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3714      	adds	r7, #20
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10a      	bne.n	800406a <xQueueGenericReset+0x2a>
        __asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	60bb      	str	r3, [r7, #8]
    }
 8004066:	bf00      	nop
 8004068:	e7fe      	b.n	8004068 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800406a:	f002 fb0d 	bl	8006688 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004076:	68f9      	ldr	r1, [r7, #12]
 8004078:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800407a:	fb01 f303 	mul.w	r3, r1, r3
 800407e:	441a      	add	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800409a:	3b01      	subs	r3, #1
 800409c:	68f9      	ldr	r1, [r7, #12]
 800409e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80040a0:	fb01 f303 	mul.w	r3, r1, r3
 80040a4:	441a      	add	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	22ff      	movs	r2, #255	; 0xff
 80040ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	22ff      	movs	r2, #255	; 0xff
 80040b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d114      	bne.n	80040ea <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d01a      	beq.n	80040fe <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	3310      	adds	r3, #16
 80040cc:	4618      	mov	r0, r3
 80040ce:	f001 f921 	bl	8005314 <xTaskRemoveFromEventList>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d012      	beq.n	80040fe <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80040d8:	4b0c      	ldr	r3, [pc, #48]	; (800410c <xQueueGenericReset+0xcc>)
 80040da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	f3bf 8f4f 	dsb	sy
 80040e4:	f3bf 8f6f 	isb	sy
 80040e8:	e009      	b.n	80040fe <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	3310      	adds	r3, #16
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff fef2 	bl	8003ed8 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	3324      	adds	r3, #36	; 0x24
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff feed 	bl	8003ed8 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80040fe:	f002 faf3 	bl	80066e8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8004102:	2301      	movs	r3, #1
}
 8004104:	4618      	mov	r0, r3
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	e000ed04 	.word	0xe000ed04

08004110 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8004110:	b580      	push	{r7, lr}
 8004112:	b08c      	sub	sp, #48	; 0x30
 8004114:	af02      	add	r7, sp, #8
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	4613      	mov	r3, r2
 800411c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10a      	bne.n	800413a <xQueueGenericCreate+0x2a>
        __asm volatile
 8004124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004128:	f383 8811 	msr	BASEPRI, r3
 800412c:	f3bf 8f6f 	isb	sy
 8004130:	f3bf 8f4f 	dsb	sy
 8004134:	61bb      	str	r3, [r7, #24]
    }
 8004136:	bf00      	nop
 8004138:	e7fe      	b.n	8004138 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	68ba      	ldr	r2, [r7, #8]
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d006      	beq.n	8004158 <xQueueGenericCreate+0x48>
 800414a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	429a      	cmp	r2, r3
 8004156:	d101      	bne.n	800415c <xQueueGenericCreate+0x4c>
 8004158:	2301      	movs	r3, #1
 800415a:	e000      	b.n	800415e <xQueueGenericCreate+0x4e>
 800415c:	2300      	movs	r3, #0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d10a      	bne.n	8004178 <xQueueGenericCreate+0x68>
        __asm volatile
 8004162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	617b      	str	r3, [r7, #20]
    }
 8004174:	bf00      	nop
 8004176:	e7fe      	b.n	8004176 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8004178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800417e:	d90a      	bls.n	8004196 <xQueueGenericCreate+0x86>
        __asm volatile
 8004180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004184:	f383 8811 	msr	BASEPRI, r3
 8004188:	f3bf 8f6f 	isb	sy
 800418c:	f3bf 8f4f 	dsb	sy
 8004190:	613b      	str	r3, [r7, #16]
    }
 8004192:	bf00      	nop
 8004194:	e7fe      	b.n	8004194 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	3350      	adds	r3, #80	; 0x50
 800419a:	4618      	mov	r0, r3
 800419c:	f002 fb96 	bl	80068cc <pvPortMalloc>
 80041a0:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00d      	beq.n	80041c4 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	3350      	adds	r3, #80	; 0x50
 80041b0:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80041b2:	79fa      	ldrb	r2, [r7, #7]
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	4613      	mov	r3, r2
 80041ba:	69fa      	ldr	r2, [r7, #28]
 80041bc:	68b9      	ldr	r1, [r7, #8]
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 f805 	bl	80041ce <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80041c4:	6a3b      	ldr	r3, [r7, #32]
    }
 80041c6:	4618      	mov	r0, r3
 80041c8:	3728      	adds	r7, #40	; 0x28
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b084      	sub	sp, #16
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	60f8      	str	r0, [r7, #12]
 80041d6:	60b9      	str	r1, [r7, #8]
 80041d8:	607a      	str	r2, [r7, #4]
 80041da:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	e002      	b.n	80041f0 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	68ba      	ldr	r2, [r7, #8]
 80041fa:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80041fc:	2101      	movs	r1, #1
 80041fe:	69b8      	ldr	r0, [r7, #24]
 8004200:	f7ff ff1e 	bl	8004040 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	78fa      	ldrb	r2, [r7, #3]
 8004208:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800420c:	bf00      	nop
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b08e      	sub	sp, #56	; 0x38
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004222:	2300      	movs	r3, #0
 8004224:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10a      	bne.n	8004246 <xQueueGenericSend+0x32>
        __asm volatile
 8004230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004234:	f383 8811 	msr	BASEPRI, r3
 8004238:	f3bf 8f6f 	isb	sy
 800423c:	f3bf 8f4f 	dsb	sy
 8004240:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8004242:	bf00      	nop
 8004244:	e7fe      	b.n	8004244 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d103      	bne.n	8004254 <xQueueGenericSend+0x40>
 800424c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <xQueueGenericSend+0x44>
 8004254:	2301      	movs	r3, #1
 8004256:	e000      	b.n	800425a <xQueueGenericSend+0x46>
 8004258:	2300      	movs	r3, #0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10a      	bne.n	8004274 <xQueueGenericSend+0x60>
        __asm volatile
 800425e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004262:	f383 8811 	msr	BASEPRI, r3
 8004266:	f3bf 8f6f 	isb	sy
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8004270:	bf00      	nop
 8004272:	e7fe      	b.n	8004272 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b02      	cmp	r3, #2
 8004278:	d103      	bne.n	8004282 <xQueueGenericSend+0x6e>
 800427a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800427c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <xQueueGenericSend+0x72>
 8004282:	2301      	movs	r3, #1
 8004284:	e000      	b.n	8004288 <xQueueGenericSend+0x74>
 8004286:	2300      	movs	r3, #0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10a      	bne.n	80042a2 <xQueueGenericSend+0x8e>
        __asm volatile
 800428c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004290:	f383 8811 	msr	BASEPRI, r3
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	f3bf 8f4f 	dsb	sy
 800429c:	623b      	str	r3, [r7, #32]
    }
 800429e:	bf00      	nop
 80042a0:	e7fe      	b.n	80042a0 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042a2:	f001 f9d3 	bl	800564c <xTaskGetSchedulerState>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <xQueueGenericSend+0x9e>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <xQueueGenericSend+0xa2>
 80042b2:	2301      	movs	r3, #1
 80042b4:	e000      	b.n	80042b8 <xQueueGenericSend+0xa4>
 80042b6:	2300      	movs	r3, #0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10a      	bne.n	80042d2 <xQueueGenericSend+0xbe>
        __asm volatile
 80042bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c0:	f383 8811 	msr	BASEPRI, r3
 80042c4:	f3bf 8f6f 	isb	sy
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	61fb      	str	r3, [r7, #28]
    }
 80042ce:	bf00      	nop
 80042d0:	e7fe      	b.n	80042d0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80042d2:	f002 f9d9 	bl	8006688 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042de:	429a      	cmp	r2, r3
 80042e0:	d302      	bcc.n	80042e8 <xQueueGenericSend+0xd4>
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d129      	bne.n	800433c <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	68b9      	ldr	r1, [r7, #8]
 80042ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80042ee:	f000 fac6 	bl	800487e <prvCopyDataToQueue>
 80042f2:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d010      	beq.n	800431e <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fe:	3324      	adds	r3, #36	; 0x24
 8004300:	4618      	mov	r0, r3
 8004302:	f001 f807 	bl	8005314 <xTaskRemoveFromEventList>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d013      	beq.n	8004334 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800430c:	4b3f      	ldr	r3, [pc, #252]	; (800440c <xQueueGenericSend+0x1f8>)
 800430e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	f3bf 8f4f 	dsb	sy
 8004318:	f3bf 8f6f 	isb	sy
 800431c:	e00a      	b.n	8004334 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800431e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004320:	2b00      	cmp	r3, #0
 8004322:	d007      	beq.n	8004334 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004324:	4b39      	ldr	r3, [pc, #228]	; (800440c <xQueueGenericSend+0x1f8>)
 8004326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8004334:	f002 f9d8 	bl	80066e8 <vPortExitCritical>
                return pdPASS;
 8004338:	2301      	movs	r3, #1
 800433a:	e063      	b.n	8004404 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d103      	bne.n	800434a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004342:	f002 f9d1 	bl	80066e8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8004346:	2300      	movs	r3, #0
 8004348:	e05c      	b.n	8004404 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800434a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800434c:	2b00      	cmp	r3, #0
 800434e:	d106      	bne.n	800435e <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004350:	f107 0314 	add.w	r3, r7, #20
 8004354:	4618      	mov	r0, r3
 8004356:	f001 f83f 	bl	80053d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800435a:	2301      	movs	r3, #1
 800435c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800435e:	f002 f9c3 	bl	80066e8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004362:	f000 fdb9 	bl	8004ed8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004366:	f002 f98f 	bl	8006688 <vPortEnterCritical>
 800436a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800436c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004370:	b25b      	sxtb	r3, r3
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d103      	bne.n	8004380 <xQueueGenericSend+0x16c>
 8004378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004382:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004386:	b25b      	sxtb	r3, r3
 8004388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438c:	d103      	bne.n	8004396 <xQueueGenericSend+0x182>
 800438e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004396:	f002 f9a7 	bl	80066e8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800439a:	1d3a      	adds	r2, r7, #4
 800439c:	f107 0314 	add.w	r3, r7, #20
 80043a0:	4611      	mov	r1, r2
 80043a2:	4618      	mov	r0, r3
 80043a4:	f001 f82e 	bl	8005404 <xTaskCheckForTimeOut>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d124      	bne.n	80043f8 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80043ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043b0:	f000 fb5d 	bl	8004a6e <prvIsQueueFull>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d018      	beq.n	80043ec <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80043ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043bc:	3310      	adds	r3, #16
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	4611      	mov	r1, r2
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 ff56 	bl	8005274 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80043c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043ca:	f000 fae8 	bl	800499e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80043ce:	f000 fd91 	bl	8004ef4 <xTaskResumeAll>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f47f af7c 	bne.w	80042d2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80043da:	4b0c      	ldr	r3, [pc, #48]	; (800440c <xQueueGenericSend+0x1f8>)
 80043dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043e0:	601a      	str	r2, [r3, #0]
 80043e2:	f3bf 8f4f 	dsb	sy
 80043e6:	f3bf 8f6f 	isb	sy
 80043ea:	e772      	b.n	80042d2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80043ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043ee:	f000 fad6 	bl	800499e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80043f2:	f000 fd7f 	bl	8004ef4 <xTaskResumeAll>
 80043f6:	e76c      	b.n	80042d2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80043f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043fa:	f000 fad0 	bl	800499e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80043fe:	f000 fd79 	bl	8004ef4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8004402:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8004404:	4618      	mov	r0, r3
 8004406:	3738      	adds	r7, #56	; 0x38
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	e000ed04 	.word	0xe000ed04

08004410 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b090      	sub	sp, #64	; 0x40
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
 800441c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8004422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10a      	bne.n	800443e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8004428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442c:	f383 8811 	msr	BASEPRI, r3
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800443a:	bf00      	nop
 800443c:	e7fe      	b.n	800443c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d103      	bne.n	800444c <xQueueGenericSendFromISR+0x3c>
 8004444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <xQueueGenericSendFromISR+0x40>
 800444c:	2301      	movs	r3, #1
 800444e:	e000      	b.n	8004452 <xQueueGenericSendFromISR+0x42>
 8004450:	2300      	movs	r3, #0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10a      	bne.n	800446c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8004456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445a:	f383 8811 	msr	BASEPRI, r3
 800445e:	f3bf 8f6f 	isb	sy
 8004462:	f3bf 8f4f 	dsb	sy
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8004468:	bf00      	nop
 800446a:	e7fe      	b.n	800446a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2b02      	cmp	r3, #2
 8004470:	d103      	bne.n	800447a <xQueueGenericSendFromISR+0x6a>
 8004472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004476:	2b01      	cmp	r3, #1
 8004478:	d101      	bne.n	800447e <xQueueGenericSendFromISR+0x6e>
 800447a:	2301      	movs	r3, #1
 800447c:	e000      	b.n	8004480 <xQueueGenericSendFromISR+0x70>
 800447e:	2300      	movs	r3, #0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d10a      	bne.n	800449a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8004484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004488:	f383 8811 	msr	BASEPRI, r3
 800448c:	f3bf 8f6f 	isb	sy
 8004490:	f3bf 8f4f 	dsb	sy
 8004494:	623b      	str	r3, [r7, #32]
    }
 8004496:	bf00      	nop
 8004498:	e7fe      	b.n	8004498 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800449a:	f002 f9d7 	bl	800684c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800449e:	f3ef 8211 	mrs	r2, BASEPRI
 80044a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	61fa      	str	r2, [r7, #28]
 80044b4:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80044b6:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044b8:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d302      	bcc.n	80044cc <xQueueGenericSendFromISR+0xbc>
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d13e      	bne.n	800454a <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80044cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044da:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80044dc:	683a      	ldr	r2, [r7, #0]
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80044e2:	f000 f9cc 	bl	800487e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80044e6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80044ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ee:	d112      	bne.n	8004516 <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d025      	beq.n	8004544 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fa:	3324      	adds	r3, #36	; 0x24
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 ff09 	bl	8005314 <xTaskRemoveFromEventList>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d01d      	beq.n	8004544 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d01a      	beq.n	8004544 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	e016      	b.n	8004544 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8004516:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800451a:	2b7f      	cmp	r3, #127	; 0x7f
 800451c:	d10a      	bne.n	8004534 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 800451e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004522:	f383 8811 	msr	BASEPRI, r3
 8004526:	f3bf 8f6f 	isb	sy
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	617b      	str	r3, [r7, #20]
    }
 8004530:	bf00      	nop
 8004532:	e7fe      	b.n	8004532 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004534:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004538:	3301      	adds	r3, #1
 800453a:	b2db      	uxtb	r3, r3
 800453c:	b25a      	sxtb	r2, r3
 800453e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8004544:	2301      	movs	r3, #1
 8004546:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8004548:	e001      	b.n	800454e <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800454a:	2300      	movs	r3, #0
 800454c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800454e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004550:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004558:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800455a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800455c:	4618      	mov	r0, r3
 800455e:	3740      	adds	r7, #64	; 0x40
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08c      	sub	sp, #48	; 0x30
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004570:	2300      	movs	r3, #0
 8004572:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10a      	bne.n	8004594 <xQueueReceive+0x30>
        __asm volatile
 800457e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004582:	f383 8811 	msr	BASEPRI, r3
 8004586:	f3bf 8f6f 	isb	sy
 800458a:	f3bf 8f4f 	dsb	sy
 800458e:	623b      	str	r3, [r7, #32]
    }
 8004590:	bf00      	nop
 8004592:	e7fe      	b.n	8004592 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d103      	bne.n	80045a2 <xQueueReceive+0x3e>
 800459a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800459c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <xQueueReceive+0x42>
 80045a2:	2301      	movs	r3, #1
 80045a4:	e000      	b.n	80045a8 <xQueueReceive+0x44>
 80045a6:	2300      	movs	r3, #0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <xQueueReceive+0x5e>
        __asm volatile
 80045ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b0:	f383 8811 	msr	BASEPRI, r3
 80045b4:	f3bf 8f6f 	isb	sy
 80045b8:	f3bf 8f4f 	dsb	sy
 80045bc:	61fb      	str	r3, [r7, #28]
    }
 80045be:	bf00      	nop
 80045c0:	e7fe      	b.n	80045c0 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045c2:	f001 f843 	bl	800564c <xTaskGetSchedulerState>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d102      	bne.n	80045d2 <xQueueReceive+0x6e>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <xQueueReceive+0x72>
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <xQueueReceive+0x74>
 80045d6:	2300      	movs	r3, #0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10a      	bne.n	80045f2 <xQueueReceive+0x8e>
        __asm volatile
 80045dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e0:	f383 8811 	msr	BASEPRI, r3
 80045e4:	f3bf 8f6f 	isb	sy
 80045e8:	f3bf 8f4f 	dsb	sy
 80045ec:	61bb      	str	r3, [r7, #24]
    }
 80045ee:	bf00      	nop
 80045f0:	e7fe      	b.n	80045f0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80045f2:	f002 f849 	bl	8006688 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fa:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d01f      	beq.n	8004642 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004606:	f000 f9a4 	bl	8004952 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	1e5a      	subs	r2, r3, #1
 800460e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004610:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00f      	beq.n	800463a <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800461a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800461c:	3310      	adds	r3, #16
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fe78 	bl	8005314 <xTaskRemoveFromEventList>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d007      	beq.n	800463a <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800462a:	4b3d      	ldr	r3, [pc, #244]	; (8004720 <xQueueReceive+0x1bc>)
 800462c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800463a:	f002 f855 	bl	80066e8 <vPortExitCritical>
                return pdPASS;
 800463e:	2301      	movs	r3, #1
 8004640:	e069      	b.n	8004716 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d103      	bne.n	8004650 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004648:	f002 f84e 	bl	80066e8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800464c:	2300      	movs	r3, #0
 800464e:	e062      	b.n	8004716 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004652:	2b00      	cmp	r3, #0
 8004654:	d106      	bne.n	8004664 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004656:	f107 0310 	add.w	r3, r7, #16
 800465a:	4618      	mov	r0, r3
 800465c:	f000 febc 	bl	80053d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004660:	2301      	movs	r3, #1
 8004662:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004664:	f002 f840 	bl	80066e8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004668:	f000 fc36 	bl	8004ed8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800466c:	f002 f80c 	bl	8006688 <vPortEnterCritical>
 8004670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004672:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004676:	b25b      	sxtb	r3, r3
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d103      	bne.n	8004686 <xQueueReceive+0x122>
 800467e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004688:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800468c:	b25b      	sxtb	r3, r3
 800468e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004692:	d103      	bne.n	800469c <xQueueReceive+0x138>
 8004694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800469c:	f002 f824 	bl	80066e8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046a0:	1d3a      	adds	r2, r7, #4
 80046a2:	f107 0310 	add.w	r3, r7, #16
 80046a6:	4611      	mov	r1, r2
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 feab 	bl	8005404 <xTaskCheckForTimeOut>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d123      	bne.n	80046fc <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046b6:	f000 f9c4 	bl	8004a42 <prvIsQueueEmpty>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d017      	beq.n	80046f0 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c2:	3324      	adds	r3, #36	; 0x24
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	4611      	mov	r1, r2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 fdd3 	bl	8005274 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80046ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046d0:	f000 f965 	bl	800499e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80046d4:	f000 fc0e 	bl	8004ef4 <xTaskResumeAll>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d189      	bne.n	80045f2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80046de:	4b10      	ldr	r3, [pc, #64]	; (8004720 <xQueueReceive+0x1bc>)
 80046e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	f3bf 8f4f 	dsb	sy
 80046ea:	f3bf 8f6f 	isb	sy
 80046ee:	e780      	b.n	80045f2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80046f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046f2:	f000 f954 	bl	800499e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80046f6:	f000 fbfd 	bl	8004ef4 <xTaskResumeAll>
 80046fa:	e77a      	b.n	80045f2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80046fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046fe:	f000 f94e 	bl	800499e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004702:	f000 fbf7 	bl	8004ef4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004706:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004708:	f000 f99b 	bl	8004a42 <prvIsQueueEmpty>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	f43f af6f 	beq.w	80045f2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8004714:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8004716:	4618      	mov	r0, r3
 8004718:	3730      	adds	r7, #48	; 0x30
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	e000ed04 	.word	0xe000ed04

08004724 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b090      	sub	sp, #64	; 0x40
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8004734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10a      	bne.n	8004750 <xQueueReceiveFromISR+0x2c>
        __asm volatile
 800473a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473e:	f383 8811 	msr	BASEPRI, r3
 8004742:	f3bf 8f6f 	isb	sy
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800474c:	bf00      	nop
 800474e:	e7fe      	b.n	800474e <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d103      	bne.n	800475e <xQueueReceiveFromISR+0x3a>
 8004756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <xQueueReceiveFromISR+0x3e>
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <xQueueReceiveFromISR+0x40>
 8004762:	2300      	movs	r3, #0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10a      	bne.n	800477e <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8004768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800477a:	bf00      	nop
 800477c:	e7fe      	b.n	800477c <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800477e:	f002 f865 	bl	800684c <vPortValidateInterruptPriority>
        __asm volatile
 8004782:	f3ef 8211 	mrs	r2, BASEPRI
 8004786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478a:	f383 8811 	msr	BASEPRI, r3
 800478e:	f3bf 8f6f 	isb	sy
 8004792:	f3bf 8f4f 	dsb	sy
 8004796:	623a      	str	r2, [r7, #32]
 8004798:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 800479a:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800479c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800479e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a2:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d03e      	beq.n	8004828 <xQueueReceiveFromISR+0x104>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 80047aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047b4:	68b9      	ldr	r1, [r7, #8]
 80047b6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80047b8:	f000 f8cb 	bl	8004952 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047be:	1e5a      	subs	r2, r3, #1
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80047c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80047c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047cc:	d112      	bne.n	80047f4 <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d025      	beq.n	8004822 <xQueueReceiveFromISR+0xfe>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d8:	3310      	adds	r3, #16
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fd9a 	bl	8005314 <xTaskRemoveFromEventList>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d01d      	beq.n	8004822 <xQueueReceiveFromISR+0xfe>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d01a      	beq.n	8004822 <xQueueReceiveFromISR+0xfe>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	e016      	b.n	8004822 <xQueueReceiveFromISR+0xfe>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 80047f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80047f8:	2b7f      	cmp	r3, #127	; 0x7f
 80047fa:	d10a      	bne.n	8004812 <xQueueReceiveFromISR+0xee>
        __asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	61bb      	str	r3, [r7, #24]
    }
 800480e:	bf00      	nop
 8004810:	e7fe      	b.n	8004810 <xQueueReceiveFromISR+0xec>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004812:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004816:	3301      	adds	r3, #1
 8004818:	b2db      	uxtb	r3, r3
 800481a:	b25a      	sxtb	r2, r3
 800481c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 8004822:	2301      	movs	r3, #1
 8004824:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004826:	e001      	b.n	800482c <xQueueReceiveFromISR+0x108>
        }
        else
        {
            xReturn = pdFAIL;
 8004828:	2300      	movs	r3, #0
 800482a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800482c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800482e:	617b      	str	r3, [r7, #20]
        __asm volatile
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f383 8811 	msr	BASEPRI, r3
    }
 8004836:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8004838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800483a:	4618      	mov	r0, r3
 800483c:	3740      	adds	r7, #64	; 0x40
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b084      	sub	sp, #16
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10a      	bne.n	8004866 <uxQueueMessagesWaiting+0x24>
        __asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	60bb      	str	r3, [r7, #8]
    }
 8004862:	bf00      	nop
 8004864:	e7fe      	b.n	8004864 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8004866:	f001 ff0f 	bl	8006688 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8004870:	f001 ff3a 	bl	80066e8 <vPortExitCritical>

    return uxReturn;
 8004874:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b086      	sub	sp, #24
 8004882:	af00      	add	r7, sp, #0
 8004884:	60f8      	str	r0, [r7, #12]
 8004886:	60b9      	str	r1, [r7, #8]
 8004888:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800488a:	2300      	movs	r3, #0
 800488c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004892:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10d      	bne.n	80048b8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d14d      	bne.n	8004940 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 feed 	bl	8005688 <xTaskPriorityDisinherit>
 80048ae:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	609a      	str	r2, [r3, #8]
 80048b6:	e043      	b.n	8004940 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d119      	bne.n	80048f2 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6858      	ldr	r0, [r3, #4]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	461a      	mov	r2, r3
 80048c8:	68b9      	ldr	r1, [r7, #8]
 80048ca:	f002 fa21 	bl	8006d10 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	685a      	ldr	r2, [r3, #4]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	441a      	add	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d32b      	bcc.n	8004940 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	605a      	str	r2, [r3, #4]
 80048f0:	e026      	b.n	8004940 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	68d8      	ldr	r0, [r3, #12]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	461a      	mov	r2, r3
 80048fc:	68b9      	ldr	r1, [r7, #8]
 80048fe:	f002 fa07 	bl	8006d10 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	68da      	ldr	r2, [r3, #12]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	425b      	negs	r3, r3
 800490c:	441a      	add	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	68da      	ldr	r2, [r3, #12]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	429a      	cmp	r2, r3
 800491c:	d207      	bcs.n	800492e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	689a      	ldr	r2, [r3, #8]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	425b      	negs	r3, r3
 8004928:	441a      	add	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d105      	bne.n	8004940 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	3b01      	subs	r3, #1
 800493e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1c5a      	adds	r2, r3, #1
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8004948:	697b      	ldr	r3, [r7, #20]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
 800495a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	2b00      	cmp	r3, #0
 8004962:	d018      	beq.n	8004996 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68da      	ldr	r2, [r3, #12]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496c:	441a      	add	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68da      	ldr	r2, [r3, #12]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	429a      	cmp	r2, r3
 800497c:	d303      	bcc.n	8004986 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68d9      	ldr	r1, [r3, #12]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	461a      	mov	r2, r3
 8004990:	6838      	ldr	r0, [r7, #0]
 8004992:	f002 f9bd 	bl	8006d10 <memcpy>
    }
}
 8004996:	bf00      	nop
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b084      	sub	sp, #16
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80049a6:	f001 fe6f 	bl	8006688 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049b0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80049b2:	e011      	b.n	80049d8 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d012      	beq.n	80049e2 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	3324      	adds	r3, #36	; 0x24
 80049c0:	4618      	mov	r0, r3
 80049c2:	f000 fca7 	bl	8005314 <xTaskRemoveFromEventList>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d001      	beq.n	80049d0 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80049cc:	f000 fd80 	bl	80054d0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80049d0:	7bfb      	ldrb	r3, [r7, #15]
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80049d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	dce9      	bgt.n	80049b4 <prvUnlockQueue+0x16>
 80049e0:	e000      	b.n	80049e4 <prvUnlockQueue+0x46>
                        break;
 80049e2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	22ff      	movs	r2, #255	; 0xff
 80049e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80049ec:	f001 fe7c 	bl	80066e8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80049f0:	f001 fe4a 	bl	8006688 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049fa:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80049fc:	e011      	b.n	8004a22 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d012      	beq.n	8004a2c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3310      	adds	r3, #16
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fc82 	bl	8005314 <xTaskRemoveFromEventList>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004a16:	f000 fd5b 	bl	80054d0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004a1a:	7bbb      	ldrb	r3, [r7, #14]
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	dce9      	bgt.n	80049fe <prvUnlockQueue+0x60>
 8004a2a:	e000      	b.n	8004a2e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004a2c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	22ff      	movs	r2, #255	; 0xff
 8004a32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8004a36:	f001 fe57 	bl	80066e8 <vPortExitCritical>
}
 8004a3a:	bf00      	nop
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b084      	sub	sp, #16
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004a4a:	f001 fe1d 	bl	8006688 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d102      	bne.n	8004a5c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004a56:	2301      	movs	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	e001      	b.n	8004a60 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004a60:	f001 fe42 	bl	80066e8 <vPortExitCritical>

    return xReturn;
 8004a64:	68fb      	ldr	r3, [r7, #12]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b084      	sub	sp, #16
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004a76:	f001 fe07 	bl	8006688 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d102      	bne.n	8004a8c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004a86:	2301      	movs	r3, #1
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	e001      	b.n	8004a90 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004a90:	f001 fe2a 	bl	80066e8 <vPortExitCritical>

    return xReturn;
 8004a94:	68fb      	ldr	r3, [r7, #12]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b087      	sub	sp, #28
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <xQueueIsQueueFullFromISR+0x28>
        __asm volatile
 8004ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	60fb      	str	r3, [r7, #12]
    }
 8004ac2:	bf00      	nop
 8004ac4:	e7fe      	b.n	8004ac4 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d102      	bne.n	8004ad8 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	617b      	str	r3, [r7, #20]
 8004ad6:	e001      	b.n	8004adc <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8004adc:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004ade:	4618      	mov	r0, r3
 8004ae0:	371c      	adds	r7, #28
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
	...

08004aec <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004af6:	2300      	movs	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
 8004afa:	e014      	b.n	8004b26 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004afc:	4a0f      	ldr	r2, [pc, #60]	; (8004b3c <vQueueAddToRegistry+0x50>)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d10b      	bne.n	8004b20 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004b08:	490c      	ldr	r1, [pc, #48]	; (8004b3c <vQueueAddToRegistry+0x50>)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8004b12:	4a0a      	ldr	r2, [pc, #40]	; (8004b3c <vQueueAddToRegistry+0x50>)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	4413      	add	r3, r2
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8004b1e:	e006      	b.n	8004b2e <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	3301      	adds	r3, #1
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b07      	cmp	r3, #7
 8004b2a:	d9e7      	bls.n	8004afc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8004b2c:	bf00      	nop
 8004b2e:	bf00      	nop
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	2000cb1c 	.word	0x2000cb1c

08004b40 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004b50:	f001 fd9a 	bl	8006688 <vPortEnterCritical>
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b5a:	b25b      	sxtb	r3, r3
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b60:	d103      	bne.n	8004b6a <vQueueWaitForMessageRestricted+0x2a>
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b70:	b25b      	sxtb	r3, r3
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d103      	bne.n	8004b80 <vQueueWaitForMessageRestricted+0x40>
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b80:	f001 fdb2 	bl	80066e8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d106      	bne.n	8004b9a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	3324      	adds	r3, #36	; 0x24
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	68b9      	ldr	r1, [r7, #8]
 8004b94:	4618      	mov	r0, r3
 8004b96:	f000 fb91 	bl	80052bc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004b9a:	6978      	ldr	r0, [r7, #20]
 8004b9c:	f7ff feff 	bl	800499e <prvUnlockQueue>
    }
 8004ba0:	bf00      	nop
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08c      	sub	sp, #48	; 0x30
 8004bac:	af04      	add	r7, sp, #16
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	603b      	str	r3, [r7, #0]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004bb8:	88fb      	ldrh	r3, [r7, #6]
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f001 fe85 	bl	80068cc <pvPortMalloc>
 8004bc2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00e      	beq.n	8004be8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004bca:	2058      	movs	r0, #88	; 0x58
 8004bcc:	f001 fe7e 	bl	80068cc <pvPortMalloc>
 8004bd0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d003      	beq.n	8004be0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	631a      	str	r2, [r3, #48]	; 0x30
 8004bde:	e005      	b.n	8004bec <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8004be0:	6978      	ldr	r0, [r7, #20]
 8004be2:	f001 ff53 	bl	8006a8c <vPortFree>
 8004be6:	e001      	b.n	8004bec <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004be8:	2300      	movs	r3, #0
 8004bea:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d013      	beq.n	8004c1a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004bf2:	88fa      	ldrh	r2, [r7, #6]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	9303      	str	r3, [sp, #12]
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	9302      	str	r3, [sp, #8]
 8004bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfe:	9301      	str	r3, [sp, #4]
 8004c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68b9      	ldr	r1, [r7, #8]
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 f80e 	bl	8004c2a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8004c0e:	69f8      	ldr	r0, [r7, #28]
 8004c10:	f000 f8a2 	bl	8004d58 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004c14:	2301      	movs	r3, #1
 8004c16:	61bb      	str	r3, [r7, #24]
 8004c18:	e002      	b.n	8004c20 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c1e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004c20:	69bb      	ldr	r3, [r7, #24]
    }
 8004c22:	4618      	mov	r0, r3
 8004c24:	3720      	adds	r7, #32
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b088      	sub	sp, #32
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	607a      	str	r2, [r7, #4]
 8004c36:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c3a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	461a      	mov	r2, r3
 8004c42:	21a5      	movs	r1, #165	; 0xa5
 8004c44:	f002 f872 	bl	8006d2c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004c52:	3b01      	subs	r3, #1
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	4413      	add	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	f023 0307 	bic.w	r3, r3, #7
 8004c60:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	f003 0307 	and.w	r3, r3, #7
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00a      	beq.n	8004c82 <prvInitialiseNewTask+0x58>
        __asm volatile
 8004c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c70:	f383 8811 	msr	BASEPRI, r3
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	617b      	str	r3, [r7, #20]
    }
 8004c7e:	bf00      	nop
 8004c80:	e7fe      	b.n	8004c80 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d01f      	beq.n	8004cc8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c88:	2300      	movs	r3, #0
 8004c8a:	61fb      	str	r3, [r7, #28]
 8004c8c:	e012      	b.n	8004cb4 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	4413      	add	r3, r2
 8004c94:	7819      	ldrb	r1, [r3, #0]
 8004c96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3334      	adds	r3, #52	; 0x34
 8004c9e:	460a      	mov	r2, r1
 8004ca0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d006      	beq.n	8004cbc <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	61fb      	str	r3, [r7, #28]
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b09      	cmp	r3, #9
 8004cb8:	d9e9      	bls.n	8004c8e <prvInitialiseNewTask+0x64>
 8004cba:	e000      	b.n	8004cbe <prvInitialiseNewTask+0x94>
            {
                break;
 8004cbc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004cc6:	e003      	b.n	8004cd0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd2:	2b04      	cmp	r3, #4
 8004cd4:	d901      	bls.n	8004cda <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cde:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8004ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ce4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8004ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce8:	2200      	movs	r2, #0
 8004cea:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cee:	3304      	adds	r3, #4
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff f911 	bl	8003f18 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf8:	3318      	adds	r3, #24
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7ff f90c 	bl	8003f18 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d04:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d08:	f1c3 0205 	rsb	r2, r3, #5
 8004d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d14:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8004d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d18:	3350      	adds	r3, #80	; 0x50
 8004d1a:	2204      	movs	r2, #4
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f002 f804 	bl	8006d2c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8004d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d26:	3354      	adds	r3, #84	; 0x54
 8004d28:	2201      	movs	r2, #1
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fffd 	bl	8006d2c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	68f9      	ldr	r1, [r7, #12]
 8004d36:	69b8      	ldr	r0, [r7, #24]
 8004d38:	f001 fb76 	bl	8006428 <pxPortInitialiseStack>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d40:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d4c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004d4e:	bf00      	nop
 8004d50:	3720      	adds	r7, #32
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004d60:	f001 fc92 	bl	8006688 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004d64:	4b2c      	ldr	r3, [pc, #176]	; (8004e18 <prvAddNewTaskToReadyList+0xc0>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	4a2b      	ldr	r2, [pc, #172]	; (8004e18 <prvAddNewTaskToReadyList+0xc0>)
 8004d6c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8004d6e:	4b2b      	ldr	r3, [pc, #172]	; (8004e1c <prvAddNewTaskToReadyList+0xc4>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d109      	bne.n	8004d8a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004d76:	4a29      	ldr	r2, [pc, #164]	; (8004e1c <prvAddNewTaskToReadyList+0xc4>)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d7c:	4b26      	ldr	r3, [pc, #152]	; (8004e18 <prvAddNewTaskToReadyList+0xc0>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d110      	bne.n	8004da6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004d84:	f000 fbc8 	bl	8005518 <prvInitialiseTaskLists>
 8004d88:	e00d      	b.n	8004da6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8004d8a:	4b25      	ldr	r3, [pc, #148]	; (8004e20 <prvAddNewTaskToReadyList+0xc8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d92:	4b22      	ldr	r3, [pc, #136]	; (8004e1c <prvAddNewTaskToReadyList+0xc4>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d802      	bhi.n	8004da6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004da0:	4a1e      	ldr	r2, [pc, #120]	; (8004e1c <prvAddNewTaskToReadyList+0xc4>)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004da6:	4b1f      	ldr	r3, [pc, #124]	; (8004e24 <prvAddNewTaskToReadyList+0xcc>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3301      	adds	r3, #1
 8004dac:	4a1d      	ldr	r2, [pc, #116]	; (8004e24 <prvAddNewTaskToReadyList+0xcc>)
 8004dae:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004db0:	4b1c      	ldr	r3, [pc, #112]	; (8004e24 <prvAddNewTaskToReadyList+0xcc>)
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	409a      	lsls	r2, r3
 8004dc0:	4b19      	ldr	r3, [pc, #100]	; (8004e28 <prvAddNewTaskToReadyList+0xd0>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	4a18      	ldr	r2, [pc, #96]	; (8004e28 <prvAddNewTaskToReadyList+0xd0>)
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dce:	4613      	mov	r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4a15      	ldr	r2, [pc, #84]	; (8004e2c <prvAddNewTaskToReadyList+0xd4>)
 8004dd8:	441a      	add	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	3304      	adds	r3, #4
 8004dde:	4619      	mov	r1, r3
 8004de0:	4610      	mov	r0, r2
 8004de2:	f7ff f8a6 	bl	8003f32 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004de6:	f001 fc7f 	bl	80066e8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004dea:	4b0d      	ldr	r3, [pc, #52]	; (8004e20 <prvAddNewTaskToReadyList+0xc8>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00e      	beq.n	8004e10 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004df2:	4b0a      	ldr	r3, [pc, #40]	; (8004e1c <prvAddNewTaskToReadyList+0xc4>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d207      	bcs.n	8004e10 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004e00:	4b0b      	ldr	r3, [pc, #44]	; (8004e30 <prvAddNewTaskToReadyList+0xd8>)
 8004e02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e06:	601a      	str	r2, [r3, #0]
 8004e08:	f3bf 8f4f 	dsb	sy
 8004e0c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004e10:	bf00      	nop
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	200001a4 	.word	0x200001a4
 8004e1c:	200000cc 	.word	0x200000cc
 8004e20:	200001b0 	.word	0x200001b0
 8004e24:	200001c0 	.word	0x200001c0
 8004e28:	200001ac 	.word	0x200001ac
 8004e2c:	200000d0 	.word	0x200000d0
 8004e30:	e000ed04 	.word	0xe000ed04

08004e34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004e3a:	4b20      	ldr	r3, [pc, #128]	; (8004ebc <vTaskStartScheduler+0x88>)
 8004e3c:	9301      	str	r3, [sp, #4]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	2300      	movs	r3, #0
 8004e44:	2282      	movs	r2, #130	; 0x82
 8004e46:	491e      	ldr	r1, [pc, #120]	; (8004ec0 <vTaskStartScheduler+0x8c>)
 8004e48:	481e      	ldr	r0, [pc, #120]	; (8004ec4 <vTaskStartScheduler+0x90>)
 8004e4a:	f7ff fead 	bl	8004ba8 <xTaskCreate>
 8004e4e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d102      	bne.n	8004e5c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8004e56:	f000 ff59 	bl	8005d0c <xTimerCreateTimerTask>
 8004e5a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d116      	bne.n	8004e90 <vTaskStartScheduler+0x5c>
        __asm volatile
 8004e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e66:	f383 8811 	msr	BASEPRI, r3
 8004e6a:	f3bf 8f6f 	isb	sy
 8004e6e:	f3bf 8f4f 	dsb	sy
 8004e72:	60bb      	str	r3, [r7, #8]
    }
 8004e74:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8004e76:	4b14      	ldr	r3, [pc, #80]	; (8004ec8 <vTaskStartScheduler+0x94>)
 8004e78:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004e7e:	4b13      	ldr	r3, [pc, #76]	; (8004ecc <vTaskStartScheduler+0x98>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004e84:	4b12      	ldr	r3, [pc, #72]	; (8004ed0 <vTaskStartScheduler+0x9c>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8004e8a:	f001 fb5b 	bl	8006544 <xPortStartScheduler>
 8004e8e:	e00e      	b.n	8004eae <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e96:	d10a      	bne.n	8004eae <vTaskStartScheduler+0x7a>
        __asm volatile
 8004e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9c:	f383 8811 	msr	BASEPRI, r3
 8004ea0:	f3bf 8f6f 	isb	sy
 8004ea4:	f3bf 8f4f 	dsb	sy
 8004ea8:	607b      	str	r3, [r7, #4]
    }
 8004eaa:	bf00      	nop
 8004eac:	e7fe      	b.n	8004eac <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004eae:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <vTaskStartScheduler+0xa0>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
}
 8004eb2:	bf00      	nop
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	200001c8 	.word	0x200001c8
 8004ec0:	08007614 	.word	0x08007614
 8004ec4:	080054e9 	.word	0x080054e9
 8004ec8:	200001c4 	.word	0x200001c4
 8004ecc:	200001b0 	.word	0x200001b0
 8004ed0:	200001a8 	.word	0x200001a8
 8004ed4:	20000018 	.word	0x20000018

08004ed8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004edc:	4b04      	ldr	r3, [pc, #16]	; (8004ef0 <vTaskSuspendAll+0x18>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	4a03      	ldr	r2, [pc, #12]	; (8004ef0 <vTaskSuspendAll+0x18>)
 8004ee4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8004ee6:	bf00      	nop
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	200001cc 	.word	0x200001cc

08004ef4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004efa:	2300      	movs	r3, #0
 8004efc:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8004f02:	4b41      	ldr	r3, [pc, #260]	; (8005008 <xTaskResumeAll+0x114>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10a      	bne.n	8004f20 <xTaskResumeAll+0x2c>
        __asm volatile
 8004f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0e:	f383 8811 	msr	BASEPRI, r3
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	603b      	str	r3, [r7, #0]
    }
 8004f1c:	bf00      	nop
 8004f1e:	e7fe      	b.n	8004f1e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004f20:	f001 fbb2 	bl	8006688 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004f24:	4b38      	ldr	r3, [pc, #224]	; (8005008 <xTaskResumeAll+0x114>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	4a37      	ldr	r2, [pc, #220]	; (8005008 <xTaskResumeAll+0x114>)
 8004f2c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f2e:	4b36      	ldr	r3, [pc, #216]	; (8005008 <xTaskResumeAll+0x114>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d161      	bne.n	8004ffa <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f36:	4b35      	ldr	r3, [pc, #212]	; (800500c <xTaskResumeAll+0x118>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d05d      	beq.n	8004ffa <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f3e:	e02e      	b.n	8004f9e <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f40:	4b33      	ldr	r3, [pc, #204]	; (8005010 <xTaskResumeAll+0x11c>)
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	3318      	adds	r3, #24
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff f84d 	bl	8003fec <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	3304      	adds	r3, #4
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff f848 	bl	8003fec <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f60:	2201      	movs	r2, #1
 8004f62:	409a      	lsls	r2, r3
 8004f64:	4b2b      	ldr	r3, [pc, #172]	; (8005014 <xTaskResumeAll+0x120>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	4a2a      	ldr	r2, [pc, #168]	; (8005014 <xTaskResumeAll+0x120>)
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f72:	4613      	mov	r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4a27      	ldr	r2, [pc, #156]	; (8005018 <xTaskResumeAll+0x124>)
 8004f7c:	441a      	add	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4619      	mov	r1, r3
 8004f84:	4610      	mov	r0, r2
 8004f86:	f7fe ffd4 	bl	8003f32 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f8e:	4b23      	ldr	r3, [pc, #140]	; (800501c <xTaskResumeAll+0x128>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d302      	bcc.n	8004f9e <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8004f98:	4b21      	ldr	r3, [pc, #132]	; (8005020 <xTaskResumeAll+0x12c>)
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f9e:	4b1c      	ldr	r3, [pc, #112]	; (8005010 <xTaskResumeAll+0x11c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1cc      	bne.n	8004f40 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004fac:	f000 fb32 	bl	8005614 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004fb0:	4b1c      	ldr	r3, [pc, #112]	; (8005024 <xTaskResumeAll+0x130>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d010      	beq.n	8004fde <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004fbc:	f000 f846 	bl	800504c <xTaskIncrementTick>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8004fc6:	4b16      	ldr	r3, [pc, #88]	; (8005020 <xTaskResumeAll+0x12c>)
 8004fc8:	2201      	movs	r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1f1      	bne.n	8004fbc <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8004fd8:	4b12      	ldr	r3, [pc, #72]	; (8005024 <xTaskResumeAll+0x130>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004fde:	4b10      	ldr	r3, [pc, #64]	; (8005020 <xTaskResumeAll+0x12c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d009      	beq.n	8004ffa <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004fea:	4b0f      	ldr	r3, [pc, #60]	; (8005028 <xTaskResumeAll+0x134>)
 8004fec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff0:	601a      	str	r2, [r3, #0]
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004ffa:	f001 fb75 	bl	80066e8 <vPortExitCritical>

    return xAlreadyYielded;
 8004ffe:	68bb      	ldr	r3, [r7, #8]
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	200001cc 	.word	0x200001cc
 800500c:	200001a4 	.word	0x200001a4
 8005010:	20000164 	.word	0x20000164
 8005014:	200001ac 	.word	0x200001ac
 8005018:	200000d0 	.word	0x200000d0
 800501c:	200000cc 	.word	0x200000cc
 8005020:	200001b8 	.word	0x200001b8
 8005024:	200001b4 	.word	0x200001b4
 8005028:	e000ed04 	.word	0xe000ed04

0800502c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005032:	4b05      	ldr	r3, [pc, #20]	; (8005048 <xTaskGetTickCount+0x1c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8005038:	687b      	ldr	r3, [r7, #4]
}
 800503a:	4618      	mov	r0, r3
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	200001a8 	.word	0x200001a8

0800504c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b086      	sub	sp, #24
 8005050:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005052:	2300      	movs	r3, #0
 8005054:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005056:	4b4e      	ldr	r3, [pc, #312]	; (8005190 <xTaskIncrementTick+0x144>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2b00      	cmp	r3, #0
 800505c:	f040 808e 	bne.w	800517c <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005060:	4b4c      	ldr	r3, [pc, #304]	; (8005194 <xTaskIncrementTick+0x148>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3301      	adds	r3, #1
 8005066:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005068:	4a4a      	ldr	r2, [pc, #296]	; (8005194 <xTaskIncrementTick+0x148>)
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d120      	bne.n	80050b6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005074:	4b48      	ldr	r3, [pc, #288]	; (8005198 <xTaskIncrementTick+0x14c>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <xTaskIncrementTick+0x48>
        __asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	603b      	str	r3, [r7, #0]
    }
 8005090:	bf00      	nop
 8005092:	e7fe      	b.n	8005092 <xTaskIncrementTick+0x46>
 8005094:	4b40      	ldr	r3, [pc, #256]	; (8005198 <xTaskIncrementTick+0x14c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	60fb      	str	r3, [r7, #12]
 800509a:	4b40      	ldr	r3, [pc, #256]	; (800519c <xTaskIncrementTick+0x150>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a3e      	ldr	r2, [pc, #248]	; (8005198 <xTaskIncrementTick+0x14c>)
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	4a3e      	ldr	r2, [pc, #248]	; (800519c <xTaskIncrementTick+0x150>)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	4b3d      	ldr	r3, [pc, #244]	; (80051a0 <xTaskIncrementTick+0x154>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	3301      	adds	r3, #1
 80050ae:	4a3c      	ldr	r2, [pc, #240]	; (80051a0 <xTaskIncrementTick+0x154>)
 80050b0:	6013      	str	r3, [r2, #0]
 80050b2:	f000 faaf 	bl	8005614 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80050b6:	4b3b      	ldr	r3, [pc, #236]	; (80051a4 <xTaskIncrementTick+0x158>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d348      	bcc.n	8005152 <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050c0:	4b35      	ldr	r3, [pc, #212]	; (8005198 <xTaskIncrementTick+0x14c>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d104      	bne.n	80050d4 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050ca:	4b36      	ldr	r3, [pc, #216]	; (80051a4 <xTaskIncrementTick+0x158>)
 80050cc:	f04f 32ff 	mov.w	r2, #4294967295
 80050d0:	601a      	str	r2, [r3, #0]
                    break;
 80050d2:	e03e      	b.n	8005152 <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050d4:	4b30      	ldr	r3, [pc, #192]	; (8005198 <xTaskIncrementTick+0x14c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d203      	bcs.n	80050f4 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80050ec:	4a2d      	ldr	r2, [pc, #180]	; (80051a4 <xTaskIncrementTick+0x158>)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80050f2:	e02e      	b.n	8005152 <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7fe ff77 	bl	8003fec <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005102:	2b00      	cmp	r3, #0
 8005104:	d004      	beq.n	8005110 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	3318      	adds	r3, #24
 800510a:	4618      	mov	r0, r3
 800510c:	f7fe ff6e 	bl	8003fec <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005114:	2201      	movs	r2, #1
 8005116:	409a      	lsls	r2, r3
 8005118:	4b23      	ldr	r3, [pc, #140]	; (80051a8 <xTaskIncrementTick+0x15c>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4313      	orrs	r3, r2
 800511e:	4a22      	ldr	r2, [pc, #136]	; (80051a8 <xTaskIncrementTick+0x15c>)
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005126:	4613      	mov	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4a1f      	ldr	r2, [pc, #124]	; (80051ac <xTaskIncrementTick+0x160>)
 8005130:	441a      	add	r2, r3
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	3304      	adds	r3, #4
 8005136:	4619      	mov	r1, r3
 8005138:	4610      	mov	r0, r2
 800513a:	f7fe fefa 	bl	8003f32 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005142:	4b1b      	ldr	r3, [pc, #108]	; (80051b0 <xTaskIncrementTick+0x164>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005148:	429a      	cmp	r2, r3
 800514a:	d3b9      	bcc.n	80050c0 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 800514c:	2301      	movs	r3, #1
 800514e:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005150:	e7b6      	b.n	80050c0 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005152:	4b17      	ldr	r3, [pc, #92]	; (80051b0 <xTaskIncrementTick+0x164>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005158:	4914      	ldr	r1, [pc, #80]	; (80051ac <xTaskIncrementTick+0x160>)
 800515a:	4613      	mov	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	440b      	add	r3, r1
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d901      	bls.n	800516e <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 800516a:	2301      	movs	r3, #1
 800516c:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800516e:	4b11      	ldr	r3, [pc, #68]	; (80051b4 <xTaskIncrementTick+0x168>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d007      	beq.n	8005186 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8005176:	2301      	movs	r3, #1
 8005178:	617b      	str	r3, [r7, #20]
 800517a:	e004      	b.n	8005186 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800517c:	4b0e      	ldr	r3, [pc, #56]	; (80051b8 <xTaskIncrementTick+0x16c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	3301      	adds	r3, #1
 8005182:	4a0d      	ldr	r2, [pc, #52]	; (80051b8 <xTaskIncrementTick+0x16c>)
 8005184:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8005186:	697b      	ldr	r3, [r7, #20]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3718      	adds	r7, #24
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	200001cc 	.word	0x200001cc
 8005194:	200001a8 	.word	0x200001a8
 8005198:	2000015c 	.word	0x2000015c
 800519c:	20000160 	.word	0x20000160
 80051a0:	200001bc 	.word	0x200001bc
 80051a4:	200001c4 	.word	0x200001c4
 80051a8:	200001ac 	.word	0x200001ac
 80051ac:	200000d0 	.word	0x200000d0
 80051b0:	200000cc 	.word	0x200000cc
 80051b4:	200001b8 	.word	0x200001b8
 80051b8:	200001b4 	.word	0x200001b4

080051bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80051bc:	b480      	push	{r7}
 80051be:	b087      	sub	sp, #28
 80051c0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80051c2:	4b27      	ldr	r3, [pc, #156]	; (8005260 <vTaskSwitchContext+0xa4>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80051ca:	4b26      	ldr	r3, [pc, #152]	; (8005264 <vTaskSwitchContext+0xa8>)
 80051cc:	2201      	movs	r2, #1
 80051ce:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80051d0:	e03f      	b.n	8005252 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80051d2:	4b24      	ldr	r3, [pc, #144]	; (8005264 <vTaskSwitchContext+0xa8>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051d8:	4b23      	ldr	r3, [pc, #140]	; (8005268 <vTaskSwitchContext+0xac>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	fab3 f383 	clz	r3, r3
 80051e4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80051e6:	7afb      	ldrb	r3, [r7, #11]
 80051e8:	f1c3 031f 	rsb	r3, r3, #31
 80051ec:	617b      	str	r3, [r7, #20]
 80051ee:	491f      	ldr	r1, [pc, #124]	; (800526c <vTaskSwitchContext+0xb0>)
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4613      	mov	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	440b      	add	r3, r1
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10a      	bne.n	8005218 <vTaskSwitchContext+0x5c>
        __asm volatile
 8005202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005206:	f383 8811 	msr	BASEPRI, r3
 800520a:	f3bf 8f6f 	isb	sy
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	607b      	str	r3, [r7, #4]
    }
 8005214:	bf00      	nop
 8005216:	e7fe      	b.n	8005216 <vTaskSwitchContext+0x5a>
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	4613      	mov	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	4413      	add	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4a12      	ldr	r2, [pc, #72]	; (800526c <vTaskSwitchContext+0xb0>)
 8005224:	4413      	add	r3, r2
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	605a      	str	r2, [r3, #4]
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	3308      	adds	r3, #8
 800523a:	429a      	cmp	r2, r3
 800523c:	d104      	bne.n	8005248 <vTaskSwitchContext+0x8c>
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	605a      	str	r2, [r3, #4]
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	4a08      	ldr	r2, [pc, #32]	; (8005270 <vTaskSwitchContext+0xb4>)
 8005250:	6013      	str	r3, [r2, #0]
}
 8005252:	bf00      	nop
 8005254:	371c      	adds	r7, #28
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	200001cc 	.word	0x200001cc
 8005264:	200001b8 	.word	0x200001b8
 8005268:	200001ac 	.word	0x200001ac
 800526c:	200000d0 	.word	0x200000d0
 8005270:	200000cc 	.word	0x200000cc

08005274 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10a      	bne.n	800529a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8005284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005288:	f383 8811 	msr	BASEPRI, r3
 800528c:	f3bf 8f6f 	isb	sy
 8005290:	f3bf 8f4f 	dsb	sy
 8005294:	60fb      	str	r3, [r7, #12]
    }
 8005296:	bf00      	nop
 8005298:	e7fe      	b.n	8005298 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800529a:	4b07      	ldr	r3, [pc, #28]	; (80052b8 <vTaskPlaceOnEventList+0x44>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	3318      	adds	r3, #24
 80052a0:	4619      	mov	r1, r3
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7fe fe69 	bl	8003f7a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80052a8:	2101      	movs	r1, #1
 80052aa:	6838      	ldr	r0, [r7, #0]
 80052ac:	f000 fcc8 	bl	8005c40 <prvAddCurrentTaskToDelayedList>
}
 80052b0:	bf00      	nop
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	200000cc 	.word	0x200000cc

080052bc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10a      	bne.n	80052e4 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80052ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d2:	f383 8811 	msr	BASEPRI, r3
 80052d6:	f3bf 8f6f 	isb	sy
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	617b      	str	r3, [r7, #20]
    }
 80052e0:	bf00      	nop
 80052e2:	e7fe      	b.n	80052e2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80052e4:	4b0a      	ldr	r3, [pc, #40]	; (8005310 <vTaskPlaceOnEventListRestricted+0x54>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3318      	adds	r3, #24
 80052ea:	4619      	mov	r1, r3
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f7fe fe20 	bl	8003f32 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d002      	beq.n	80052fe <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80052f8:	f04f 33ff 	mov.w	r3, #4294967295
 80052fc:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80052fe:	6879      	ldr	r1, [r7, #4]
 8005300:	68b8      	ldr	r0, [r7, #8]
 8005302:	f000 fc9d 	bl	8005c40 <prvAddCurrentTaskToDelayedList>
    }
 8005306:	bf00      	nop
 8005308:	3718      	adds	r7, #24
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	200000cc 	.word	0x200000cc

08005314 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10a      	bne.n	8005340 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	60fb      	str	r3, [r7, #12]
    }
 800533c:	bf00      	nop
 800533e:	e7fe      	b.n	800533e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	3318      	adds	r3, #24
 8005344:	4618      	mov	r0, r3
 8005346:	f7fe fe51 	bl	8003fec <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800534a:	4b1d      	ldr	r3, [pc, #116]	; (80053c0 <xTaskRemoveFromEventList+0xac>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d11c      	bne.n	800538c <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	3304      	adds	r3, #4
 8005356:	4618      	mov	r0, r3
 8005358:	f7fe fe48 	bl	8003fec <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005360:	2201      	movs	r2, #1
 8005362:	409a      	lsls	r2, r3
 8005364:	4b17      	ldr	r3, [pc, #92]	; (80053c4 <xTaskRemoveFromEventList+0xb0>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4313      	orrs	r3, r2
 800536a:	4a16      	ldr	r2, [pc, #88]	; (80053c4 <xTaskRemoveFromEventList+0xb0>)
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005372:	4613      	mov	r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	4413      	add	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4a13      	ldr	r2, [pc, #76]	; (80053c8 <xTaskRemoveFromEventList+0xb4>)
 800537c:	441a      	add	r2, r3
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	3304      	adds	r3, #4
 8005382:	4619      	mov	r1, r3
 8005384:	4610      	mov	r0, r2
 8005386:	f7fe fdd4 	bl	8003f32 <vListInsertEnd>
 800538a:	e005      	b.n	8005398 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	3318      	adds	r3, #24
 8005390:	4619      	mov	r1, r3
 8005392:	480e      	ldr	r0, [pc, #56]	; (80053cc <xTaskRemoveFromEventList+0xb8>)
 8005394:	f7fe fdcd 	bl	8003f32 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800539c:	4b0c      	ldr	r3, [pc, #48]	; (80053d0 <xTaskRemoveFromEventList+0xbc>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d905      	bls.n	80053b2 <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80053a6:	2301      	movs	r3, #1
 80053a8:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80053aa:	4b0a      	ldr	r3, [pc, #40]	; (80053d4 <xTaskRemoveFromEventList+0xc0>)
 80053ac:	2201      	movs	r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	e001      	b.n	80053b6 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 80053b2:	2300      	movs	r3, #0
 80053b4:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80053b6:	697b      	ldr	r3, [r7, #20]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3718      	adds	r7, #24
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	200001cc 	.word	0x200001cc
 80053c4:	200001ac 	.word	0x200001ac
 80053c8:	200000d0 	.word	0x200000d0
 80053cc:	20000164 	.word	0x20000164
 80053d0:	200000cc 	.word	0x200000cc
 80053d4:	200001b8 	.word	0x200001b8

080053d8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80053e0:	4b06      	ldr	r3, [pc, #24]	; (80053fc <vTaskInternalSetTimeOutState+0x24>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80053e8:	4b05      	ldr	r3, [pc, #20]	; (8005400 <vTaskInternalSetTimeOutState+0x28>)
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	605a      	str	r2, [r3, #4]
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr
 80053fc:	200001bc 	.word	0x200001bc
 8005400:	200001a8 	.word	0x200001a8

08005404 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b088      	sub	sp, #32
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	613b      	str	r3, [r7, #16]
    }
 8005426:	bf00      	nop
 8005428:	e7fe      	b.n	8005428 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10a      	bne.n	8005446 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	60fb      	str	r3, [r7, #12]
    }
 8005442:	bf00      	nop
 8005444:	e7fe      	b.n	8005444 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8005446:	f001 f91f 	bl	8006688 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800544a:	4b1f      	ldr	r3, [pc, #124]	; (80054c8 <xTaskCheckForTimeOut+0xc4>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005462:	d102      	bne.n	800546a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005464:	2300      	movs	r3, #0
 8005466:	61fb      	str	r3, [r7, #28]
 8005468:	e026      	b.n	80054b8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	4b17      	ldr	r3, [pc, #92]	; (80054cc <xTaskCheckForTimeOut+0xc8>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	429a      	cmp	r2, r3
 8005474:	d00a      	beq.n	800548c <xTaskCheckForTimeOut+0x88>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	429a      	cmp	r2, r3
 800547e:	d305      	bcc.n	800548c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005480:	2301      	movs	r3, #1
 8005482:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	2200      	movs	r2, #0
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	e015      	b.n	80054b8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	429a      	cmp	r2, r3
 8005494:	d20b      	bcs.n	80054ae <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	1ad2      	subs	r2, r2, r3
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7ff ff98 	bl	80053d8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80054a8:	2300      	movs	r3, #0
 80054aa:	61fb      	str	r3, [r7, #28]
 80054ac:	e004      	b.n	80054b8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2200      	movs	r2, #0
 80054b2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80054b4:	2301      	movs	r3, #1
 80054b6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80054b8:	f001 f916 	bl	80066e8 <vPortExitCritical>

    return xReturn;
 80054bc:	69fb      	ldr	r3, [r7, #28]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3720      	adds	r7, #32
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	200001a8 	.word	0x200001a8
 80054cc:	200001bc 	.word	0x200001bc

080054d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80054d4:	4b03      	ldr	r3, [pc, #12]	; (80054e4 <vTaskMissedYield+0x14>)
 80054d6:	2201      	movs	r2, #1
 80054d8:	601a      	str	r2, [r3, #0]
}
 80054da:	bf00      	nop
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr
 80054e4:	200001b8 	.word	0x200001b8

080054e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80054f0:	f000 f852 	bl	8005598 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80054f4:	4b06      	ldr	r3, [pc, #24]	; (8005510 <prvIdleTask+0x28>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d9f9      	bls.n	80054f0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80054fc:	4b05      	ldr	r3, [pc, #20]	; (8005514 <prvIdleTask+0x2c>)
 80054fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800550c:	e7f0      	b.n	80054f0 <prvIdleTask+0x8>
 800550e:	bf00      	nop
 8005510:	200000d0 	.word	0x200000d0
 8005514:	e000ed04 	.word	0xe000ed04

08005518 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800551e:	2300      	movs	r3, #0
 8005520:	607b      	str	r3, [r7, #4]
 8005522:	e00c      	b.n	800553e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	4613      	mov	r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	4413      	add	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4a12      	ldr	r2, [pc, #72]	; (8005578 <prvInitialiseTaskLists+0x60>)
 8005530:	4413      	add	r3, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe fcd0 	bl	8003ed8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3301      	adds	r3, #1
 800553c:	607b      	str	r3, [r7, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b04      	cmp	r3, #4
 8005542:	d9ef      	bls.n	8005524 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005544:	480d      	ldr	r0, [pc, #52]	; (800557c <prvInitialiseTaskLists+0x64>)
 8005546:	f7fe fcc7 	bl	8003ed8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800554a:	480d      	ldr	r0, [pc, #52]	; (8005580 <prvInitialiseTaskLists+0x68>)
 800554c:	f7fe fcc4 	bl	8003ed8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005550:	480c      	ldr	r0, [pc, #48]	; (8005584 <prvInitialiseTaskLists+0x6c>)
 8005552:	f7fe fcc1 	bl	8003ed8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8005556:	480c      	ldr	r0, [pc, #48]	; (8005588 <prvInitialiseTaskLists+0x70>)
 8005558:	f7fe fcbe 	bl	8003ed8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800555c:	480b      	ldr	r0, [pc, #44]	; (800558c <prvInitialiseTaskLists+0x74>)
 800555e:	f7fe fcbb 	bl	8003ed8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005562:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <prvInitialiseTaskLists+0x78>)
 8005564:	4a05      	ldr	r2, [pc, #20]	; (800557c <prvInitialiseTaskLists+0x64>)
 8005566:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005568:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <prvInitialiseTaskLists+0x7c>)
 800556a:	4a05      	ldr	r2, [pc, #20]	; (8005580 <prvInitialiseTaskLists+0x68>)
 800556c:	601a      	str	r2, [r3, #0]
}
 800556e:	bf00      	nop
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	200000d0 	.word	0x200000d0
 800557c:	20000134 	.word	0x20000134
 8005580:	20000148 	.word	0x20000148
 8005584:	20000164 	.word	0x20000164
 8005588:	20000178 	.word	0x20000178
 800558c:	20000190 	.word	0x20000190
 8005590:	2000015c 	.word	0x2000015c
 8005594:	20000160 	.word	0x20000160

08005598 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800559e:	e019      	b.n	80055d4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80055a0:	f001 f872 	bl	8006688 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055a4:	4b10      	ldr	r3, [pc, #64]	; (80055e8 <prvCheckTasksWaitingTermination+0x50>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fe fd1b 	bl	8003fec <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80055b6:	4b0d      	ldr	r3, [pc, #52]	; (80055ec <prvCheckTasksWaitingTermination+0x54>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	4a0b      	ldr	r2, [pc, #44]	; (80055ec <prvCheckTasksWaitingTermination+0x54>)
 80055be:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80055c0:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <prvCheckTasksWaitingTermination+0x58>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3b01      	subs	r3, #1
 80055c6:	4a0a      	ldr	r2, [pc, #40]	; (80055f0 <prvCheckTasksWaitingTermination+0x58>)
 80055c8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80055ca:	f001 f88d 	bl	80066e8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f810 	bl	80055f4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055d4:	4b06      	ldr	r3, [pc, #24]	; (80055f0 <prvCheckTasksWaitingTermination+0x58>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1e1      	bne.n	80055a0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80055dc:	bf00      	nop
 80055de:	bf00      	nop
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	20000178 	.word	0x20000178
 80055ec:	200001a4 	.word	0x200001a4
 80055f0:	2000018c 	.word	0x2000018c

080055f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005600:	4618      	mov	r0, r3
 8005602:	f001 fa43 	bl	8006a8c <vPortFree>
                vPortFree( pxTCB );
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f001 fa40 	bl	8006a8c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800560c:	bf00      	nop
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005618:	4b0a      	ldr	r3, [pc, #40]	; (8005644 <prvResetNextTaskUnblockTime+0x30>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d104      	bne.n	800562c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005622:	4b09      	ldr	r3, [pc, #36]	; (8005648 <prvResetNextTaskUnblockTime+0x34>)
 8005624:	f04f 32ff 	mov.w	r2, #4294967295
 8005628:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800562a:	e005      	b.n	8005638 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800562c:	4b05      	ldr	r3, [pc, #20]	; (8005644 <prvResetNextTaskUnblockTime+0x30>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a04      	ldr	r2, [pc, #16]	; (8005648 <prvResetNextTaskUnblockTime+0x34>)
 8005636:	6013      	str	r3, [r2, #0]
}
 8005638:	bf00      	nop
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	2000015c 	.word	0x2000015c
 8005648:	200001c4 	.word	0x200001c4

0800564c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8005652:	4b0b      	ldr	r3, [pc, #44]	; (8005680 <xTaskGetSchedulerState+0x34>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d102      	bne.n	8005660 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800565a:	2301      	movs	r3, #1
 800565c:	607b      	str	r3, [r7, #4]
 800565e:	e008      	b.n	8005672 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005660:	4b08      	ldr	r3, [pc, #32]	; (8005684 <xTaskGetSchedulerState+0x38>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d102      	bne.n	800566e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8005668:	2302      	movs	r3, #2
 800566a:	607b      	str	r3, [r7, #4]
 800566c:	e001      	b.n	8005672 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800566e:	2300      	movs	r3, #0
 8005670:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8005672:	687b      	ldr	r3, [r7, #4]
    }
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	200001b0 	.word	0x200001b0
 8005684:	200001cc 	.word	0x200001cc

08005688 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005694:	2300      	movs	r3, #0
 8005696:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d063      	beq.n	8005766 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800569e:	4b34      	ldr	r3, [pc, #208]	; (8005770 <xTaskPriorityDisinherit+0xe8>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d00a      	beq.n	80056be <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80056a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ac:	f383 8811 	msr	BASEPRI, r3
 80056b0:	f3bf 8f6f 	isb	sy
 80056b4:	f3bf 8f4f 	dsb	sy
 80056b8:	60fb      	str	r3, [r7, #12]
    }
 80056ba:	bf00      	nop
 80056bc:	e7fe      	b.n	80056bc <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10a      	bne.n	80056dc <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80056c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ca:	f383 8811 	msr	BASEPRI, r3
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	60bb      	str	r3, [r7, #8]
    }
 80056d8:	bf00      	nop
 80056da:	e7fe      	b.n	80056da <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056e0:	1e5a      	subs	r2, r3, #1
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d039      	beq.n	8005766 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d135      	bne.n	8005766 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	3304      	adds	r3, #4
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fe fc74 	bl	8003fec <uxListRemove>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10a      	bne.n	8005720 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570e:	2201      	movs	r2, #1
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	43da      	mvns	r2, r3
 8005716:	4b17      	ldr	r3, [pc, #92]	; (8005774 <xTaskPriorityDisinherit+0xec>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4013      	ands	r3, r2
 800571c:	4a15      	ldr	r2, [pc, #84]	; (8005774 <xTaskPriorityDisinherit+0xec>)
 800571e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800572c:	f1c3 0205 	rsb	r2, r3, #5
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005738:	2201      	movs	r2, #1
 800573a:	409a      	lsls	r2, r3
 800573c:	4b0d      	ldr	r3, [pc, #52]	; (8005774 <xTaskPriorityDisinherit+0xec>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4313      	orrs	r3, r2
 8005742:	4a0c      	ldr	r2, [pc, #48]	; (8005774 <xTaskPriorityDisinherit+0xec>)
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800574a:	4613      	mov	r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4a09      	ldr	r2, [pc, #36]	; (8005778 <xTaskPriorityDisinherit+0xf0>)
 8005754:	441a      	add	r2, r3
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	3304      	adds	r3, #4
 800575a:	4619      	mov	r1, r3
 800575c:	4610      	mov	r0, r2
 800575e:	f7fe fbe8 	bl	8003f32 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005762:	2301      	movs	r3, #1
 8005764:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005766:	697b      	ldr	r3, [r7, #20]
    }
 8005768:	4618      	mov	r0, r3
 800576a:	3718      	adds	r7, #24
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	200000cc 	.word	0x200000cc
 8005774:	200001ac 	.word	0x200001ac
 8005778:	200000d0 	.word	0x200000d0

0800577c <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
 8005788:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00a      	beq.n	80057a6 <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	613b      	str	r3, [r7, #16]
    }
 80057a2:	bf00      	nop
 80057a4:	e7fe      	b.n	80057a4 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 80057a6:	f000 ff6f 	bl	8006688 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80057aa:	4b32      	ldr	r3, [pc, #200]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4413      	add	r3, r2
 80057b2:	3354      	adds	r3, #84	; 0x54
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d022      	beq.n	8005802 <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 80057bc:	4b2d      	ldr	r3, [pc, #180]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	3214      	adds	r2, #20
 80057c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	43d2      	mvns	r2, r2
 80057cc:	4011      	ands	r1, r2
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	3214      	adds	r2, #20
 80057d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 80057d6:	4b27      	ldr	r3, [pc, #156]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	4413      	add	r3, r2
 80057de:	3354      	adds	r3, #84	; 0x54
 80057e0:	2201      	movs	r2, #1
 80057e2:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00b      	beq.n	8005802 <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80057ea:	2101      	movs	r1, #1
 80057ec:	6a38      	ldr	r0, [r7, #32]
 80057ee:	f000 fa27 	bl	8005c40 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 80057f2:	4b21      	ldr	r3, [pc, #132]	; (8005878 <xTaskGenericNotifyWait+0xfc>)
 80057f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057f8:	601a      	str	r2, [r3, #0]
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005802:	f000 ff71 	bl	80066e8 <vPortExitCritical>

        taskENTER_CRITICAL();
 8005806:	f000 ff3f 	bl	8006688 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d007      	beq.n	8005820 <xTaskGenericNotifyWait+0xa4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8005810:	4b18      	ldr	r3, [pc, #96]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	3214      	adds	r2, #20
 8005818:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005820:	4b14      	ldr	r3, [pc, #80]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	4413      	add	r3, r2
 8005828:	3354      	adds	r3, #84	; 0x54
 800582a:	781b      	ldrb	r3, [r3, #0]
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b02      	cmp	r3, #2
 8005830:	d002      	beq.n	8005838 <xTaskGenericNotifyWait+0xbc>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8005832:	2300      	movs	r3, #0
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	e00e      	b.n	8005856 <xTaskGenericNotifyWait+0xda>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8005838:	4b0e      	ldr	r3, [pc, #56]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	3214      	adds	r2, #20
 8005840:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	43d2      	mvns	r2, r2
 8005848:	4011      	ands	r1, r2
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	3214      	adds	r2, #20
 800584e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8005852:	2301      	movs	r3, #1
 8005854:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8005856:	4b07      	ldr	r3, [pc, #28]	; (8005874 <xTaskGenericNotifyWait+0xf8>)
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	4413      	add	r3, r2
 800585e:	3354      	adds	r3, #84	; 0x54
 8005860:	2200      	movs	r2, #0
 8005862:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8005864:	f000 ff40 	bl	80066e8 <vPortExitCritical>

        return xReturn;
 8005868:	697b      	ldr	r3, [r7, #20]
    }
 800586a:	4618      	mov	r0, r3
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	200000cc 	.word	0x200000cc
 8005878:	e000ed04 	.word	0xe000ed04

0800587c <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800587c:	b580      	push	{r7, lr}
 800587e:	b08c      	sub	sp, #48	; 0x30
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]
 8005888:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800588a:	2301      	movs	r3, #1
 800588c:	62fb      	str	r3, [r7, #44]	; 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00a      	beq.n	80058aa <xTaskGenericNotify+0x2e>
        __asm volatile
 8005894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005898:	f383 8811 	msr	BASEPRI, r3
 800589c:	f3bf 8f6f 	isb	sy
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	623b      	str	r3, [r7, #32]
    }
 80058a6:	bf00      	nop
 80058a8:	e7fe      	b.n	80058a8 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10a      	bne.n	80058c6 <xTaskGenericNotify+0x4a>
        __asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	61fb      	str	r3, [r7, #28]
    }
 80058c2:	bf00      	nop
 80058c4:	e7fe      	b.n	80058c4 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	62bb      	str	r3, [r7, #40]	; 0x28

        taskENTER_CRITICAL();
 80058ca:	f000 fedd 	bl	8006688 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 80058ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d006      	beq.n	80058e2 <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80058d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d6:	68ba      	ldr	r2, [r7, #8]
 80058d8:	3214      	adds	r2, #20
 80058da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80058de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058e0:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80058e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4413      	add	r3, r2
 80058e8:	3354      	adds	r3, #84	; 0x54
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80058f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	4413      	add	r3, r2
 80058f6:	3354      	adds	r3, #84	; 0x54
 80058f8:	2202      	movs	r2, #2
 80058fa:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80058fc:	78fb      	ldrb	r3, [r7, #3]
 80058fe:	2b04      	cmp	r3, #4
 8005900:	d83b      	bhi.n	800597a <xTaskGenericNotify+0xfe>
 8005902:	a201      	add	r2, pc, #4	; (adr r2, 8005908 <xTaskGenericNotify+0x8c>)
 8005904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005908:	08005999 	.word	0x08005999
 800590c:	0800591d 	.word	0x0800591d
 8005910:	08005939 	.word	0x08005939
 8005914:	08005951 	.word	0x08005951
 8005918:	0800595f 	.word	0x0800595f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800591c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800591e:	68ba      	ldr	r2, [r7, #8]
 8005920:	3214      	adds	r2, #20
 8005922:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	ea42 0103 	orr.w	r1, r2, r3
 800592c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	3214      	adds	r2, #20
 8005932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005936:	e032      	b.n	800599e <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8005938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	3214      	adds	r2, #20
 800593e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005942:	1c59      	adds	r1, r3, #1
 8005944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	3214      	adds	r2, #20
 800594a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800594e:	e026      	b.n	800599e <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	3214      	adds	r2, #20
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800595c:	e01f      	b.n	800599e <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800595e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005962:	2b02      	cmp	r3, #2
 8005964:	d006      	beq.n	8005974 <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	3214      	adds	r2, #20
 800596c:	6879      	ldr	r1, [r7, #4]
 800596e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8005972:	e014      	b.n	800599e <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 8005974:	2300      	movs	r3, #0
 8005976:	62fb      	str	r3, [r7, #44]	; 0x2c
                    break;
 8005978:	e011      	b.n	800599e <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800597a:	4b2b      	ldr	r3, [pc, #172]	; (8005a28 <xTaskGenericNotify+0x1ac>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00c      	beq.n	800599c <xTaskGenericNotify+0x120>
        __asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	61bb      	str	r3, [r7, #24]
    }
 8005994:	bf00      	nop
 8005996:	e7fe      	b.n	8005996 <xTaskGenericNotify+0x11a>
                    break;
 8005998:	bf00      	nop
 800599a:	e000      	b.n	800599e <xTaskGenericNotify+0x122>

                    break;
 800599c:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800599e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d139      	bne.n	8005a1a <xTaskGenericNotify+0x19e>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a8:	3304      	adds	r3, #4
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fe fb1e 	bl	8003fec <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 80059b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b4:	2201      	movs	r2, #1
 80059b6:	409a      	lsls	r2, r3
 80059b8:	4b1c      	ldr	r3, [pc, #112]	; (8005a2c <xTaskGenericNotify+0x1b0>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4313      	orrs	r3, r2
 80059be:	4a1b      	ldr	r2, [pc, #108]	; (8005a2c <xTaskGenericNotify+0x1b0>)
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059c6:	4613      	mov	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4413      	add	r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	4a18      	ldr	r2, [pc, #96]	; (8005a30 <xTaskGenericNotify+0x1b4>)
 80059d0:	441a      	add	r2, r3
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	3304      	adds	r3, #4
 80059d6:	4619      	mov	r1, r3
 80059d8:	4610      	mov	r0, r2
 80059da:	f7fe faaa 	bl	8003f32 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80059de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00a      	beq.n	80059fc <xTaskGenericNotify+0x180>
        __asm volatile
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	617b      	str	r3, [r7, #20]
    }
 80059f8:	bf00      	nop
 80059fa:	e7fe      	b.n	80059fa <xTaskGenericNotify+0x17e>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a00:	4b0c      	ldr	r3, [pc, #48]	; (8005a34 <xTaskGenericNotify+0x1b8>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d907      	bls.n	8005a1a <xTaskGenericNotify+0x19e>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8005a0a:	4b0b      	ldr	r3, [pc, #44]	; (8005a38 <xTaskGenericNotify+0x1bc>)
 8005a0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	f3bf 8f4f 	dsb	sy
 8005a16:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005a1a:	f000 fe65 	bl	80066e8 <vPortExitCritical>

        return xReturn;
 8005a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 8005a20:	4618      	mov	r0, r3
 8005a22:	3730      	adds	r7, #48	; 0x30
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	200001a8 	.word	0x200001a8
 8005a2c:	200001ac 	.word	0x200001ac
 8005a30:	200000d0 	.word	0x200000d0
 8005a34:	200000cc 	.word	0x200000cc
 8005a38:	e000ed04 	.word	0xe000ed04

08005a3c <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b090      	sub	sp, #64	; 0x40
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
 8005a48:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10a      	bne.n	8005a6a <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 8005a66:	bf00      	nop
 8005a68:	e7fe      	b.n	8005a68 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00a      	beq.n	8005a86 <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005a82:	bf00      	nop
 8005a84:	e7fe      	b.n	8005a84 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a86:	f000 fee1 	bl	800684c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	63bb      	str	r3, [r7, #56]	; 0x38
        __asm volatile
 8005a8e:	f3ef 8211 	mrs	r2, BASEPRI
 8005a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	627a      	str	r2, [r7, #36]	; 0x24
 8005aa4:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005aa8:	637b      	str	r3, [r7, #52]	; 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 8005aaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d006      	beq.n	8005abe <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8005ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	3214      	adds	r2, #20
 8005ab6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005abc:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8005abe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	3354      	adds	r3, #84	; 0x54
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8005acc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	3354      	adds	r3, #84	; 0x54
 8005ad4:	2202      	movs	r2, #2
 8005ad6:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
 8005ada:	2b04      	cmp	r3, #4
 8005adc:	d83b      	bhi.n	8005b56 <xTaskGenericNotifyFromISR+0x11a>
 8005ade:	a201      	add	r2, pc, #4	; (adr r2, 8005ae4 <xTaskGenericNotifyFromISR+0xa8>)
 8005ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae4:	08005b75 	.word	0x08005b75
 8005ae8:	08005af9 	.word	0x08005af9
 8005aec:	08005b15 	.word	0x08005b15
 8005af0:	08005b2d 	.word	0x08005b2d
 8005af4:	08005b3b 	.word	0x08005b3b
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	3214      	adds	r2, #20
 8005afe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	ea42 0103 	orr.w	r1, r2, r3
 8005b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	3214      	adds	r2, #20
 8005b0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b12:	e032      	b.n	8005b7a <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8005b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	3214      	adds	r2, #20
 8005b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b1e:	1c59      	adds	r1, r3, #1
 8005b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	3214      	adds	r2, #20
 8005b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b2a:	e026      	b.n	8005b7a <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	3214      	adds	r2, #20
 8005b32:	6879      	ldr	r1, [r7, #4]
 8005b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b38:	e01f      	b.n	8005b7a <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005b3a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d006      	beq.n	8005b50 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	3214      	adds	r2, #20
 8005b48:	6879      	ldr	r1, [r7, #4]
 8005b4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8005b4e:	e014      	b.n	8005b7a <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	63fb      	str	r3, [r7, #60]	; 0x3c
                    break;
 8005b54:	e011      	b.n	8005b7a <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8005b56:	4b33      	ldr	r3, [pc, #204]	; (8005c24 <xTaskGenericNotifyFromISR+0x1e8>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00c      	beq.n	8005b78 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 8005b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b62:	f383 8811 	msr	BASEPRI, r3
 8005b66:	f3bf 8f6f 	isb	sy
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	61fb      	str	r3, [r7, #28]
    }
 8005b70:	bf00      	nop
 8005b72:	e7fe      	b.n	8005b72 <xTaskGenericNotifyFromISR+0x136>
                    break;
 8005b74:	bf00      	nop
 8005b76:	e000      	b.n	8005b7a <xTaskGenericNotifyFromISR+0x13e>
                    break;
 8005b78:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005b7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d145      	bne.n	8005c0e <xTaskGenericNotifyFromISR+0x1d2>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00a      	beq.n	8005ba0 <xTaskGenericNotifyFromISR+0x164>
        __asm volatile
 8005b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8e:	f383 8811 	msr	BASEPRI, r3
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	f3bf 8f4f 	dsb	sy
 8005b9a:	61bb      	str	r3, [r7, #24]
    }
 8005b9c:	bf00      	nop
 8005b9e:	e7fe      	b.n	8005b9e <xTaskGenericNotifyFromISR+0x162>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ba0:	4b21      	ldr	r3, [pc, #132]	; (8005c28 <xTaskGenericNotifyFromISR+0x1ec>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d11c      	bne.n	8005be2 <xTaskGenericNotifyFromISR+0x1a6>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005baa:	3304      	adds	r3, #4
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7fe fa1d 	bl	8003fec <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	409a      	lsls	r2, r3
 8005bba:	4b1c      	ldr	r3, [pc, #112]	; (8005c2c <xTaskGenericNotifyFromISR+0x1f0>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	4a1a      	ldr	r2, [pc, #104]	; (8005c2c <xTaskGenericNotifyFromISR+0x1f0>)
 8005bc2:	6013      	str	r3, [r2, #0]
 8005bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bc8:	4613      	mov	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4413      	add	r3, r2
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	4a17      	ldr	r2, [pc, #92]	; (8005c30 <xTaskGenericNotifyFromISR+0x1f4>)
 8005bd2:	441a      	add	r2, r3
 8005bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd6:	3304      	adds	r3, #4
 8005bd8:	4619      	mov	r1, r3
 8005bda:	4610      	mov	r0, r2
 8005bdc:	f7fe f9a9 	bl	8003f32 <vListInsertEnd>
 8005be0:	e005      	b.n	8005bee <xTaskGenericNotifyFromISR+0x1b2>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be4:	3318      	adds	r3, #24
 8005be6:	4619      	mov	r1, r3
 8005be8:	4812      	ldr	r0, [pc, #72]	; (8005c34 <xTaskGenericNotifyFromISR+0x1f8>)
 8005bea:	f7fe f9a2 	bl	8003f32 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bf2:	4b11      	ldr	r3, [pc, #68]	; (8005c38 <xTaskGenericNotifyFromISR+0x1fc>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d908      	bls.n	8005c0e <xTaskGenericNotifyFromISR+0x1d2>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8005bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d002      	beq.n	8005c08 <xTaskGenericNotifyFromISR+0x1cc>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8005c02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c04:	2201      	movs	r2, #1
 8005c06:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8005c08:	4b0c      	ldr	r3, [pc, #48]	; (8005c3c <xTaskGenericNotifyFromISR+0x200>)
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c10:	617b      	str	r3, [r7, #20]
        __asm volatile
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f383 8811 	msr	BASEPRI, r3
    }
 8005c18:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8005c1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    }
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3740      	adds	r7, #64	; 0x40
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	200001a8 	.word	0x200001a8
 8005c28:	200001cc 	.word	0x200001cc
 8005c2c:	200001ac 	.word	0x200001ac
 8005c30:	200000d0 	.word	0x200000d0
 8005c34:	20000164 	.word	0x20000164
 8005c38:	200000cc 	.word	0x200000cc
 8005c3c:	200001b8 	.word	0x200001b8

08005c40 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005c4a:	4b29      	ldr	r3, [pc, #164]	; (8005cf0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c50:	4b28      	ldr	r3, [pc, #160]	; (8005cf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3304      	adds	r3, #4
 8005c56:	4618      	mov	r0, r3
 8005c58:	f7fe f9c8 	bl	8003fec <uxListRemove>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10b      	bne.n	8005c7a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005c62:	4b24      	ldr	r3, [pc, #144]	; (8005cf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c68:	2201      	movs	r2, #1
 8005c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6e:	43da      	mvns	r2, r3
 8005c70:	4b21      	ldr	r3, [pc, #132]	; (8005cf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4013      	ands	r3, r2
 8005c76:	4a20      	ldr	r2, [pc, #128]	; (8005cf8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c78:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c80:	d10a      	bne.n	8005c98 <prvAddCurrentTaskToDelayedList+0x58>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d007      	beq.n	8005c98 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c88:	4b1a      	ldr	r3, [pc, #104]	; (8005cf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	4619      	mov	r1, r3
 8005c90:	481a      	ldr	r0, [pc, #104]	; (8005cfc <prvAddCurrentTaskToDelayedList+0xbc>)
 8005c92:	f7fe f94e 	bl	8003f32 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005c96:	e026      	b.n	8005ce6 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ca0:	4b14      	ldr	r3, [pc, #80]	; (8005cf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d209      	bcs.n	8005cc4 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cb0:	4b13      	ldr	r3, [pc, #76]	; (8005d00 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	4b0f      	ldr	r3, [pc, #60]	; (8005cf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f7fe f95c 	bl	8003f7a <vListInsert>
}
 8005cc2:	e010      	b.n	8005ce6 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cc4:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	4b0a      	ldr	r3, [pc, #40]	; (8005cf4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3304      	adds	r3, #4
 8005cce:	4619      	mov	r1, r3
 8005cd0:	4610      	mov	r0, r2
 8005cd2:	f7fe f952 	bl	8003f7a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005cd6:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d202      	bcs.n	8005ce6 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8005ce0:	4a09      	ldr	r2, [pc, #36]	; (8005d08 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	6013      	str	r3, [r2, #0]
}
 8005ce6:	bf00      	nop
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	200001a8 	.word	0x200001a8
 8005cf4:	200000cc 	.word	0x200000cc
 8005cf8:	200001ac 	.word	0x200001ac
 8005cfc:	20000190 	.word	0x20000190
 8005d00:	20000160 	.word	0x20000160
 8005d04:	2000015c 	.word	0x2000015c
 8005d08:	200001c4 	.word	0x200001c4

08005d0c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005d16:	f000 fb31 	bl	800637c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005d1a:	4b11      	ldr	r3, [pc, #68]	; (8005d60 <xTimerCreateTimerTask+0x54>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00b      	beq.n	8005d3a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8005d22:	4b10      	ldr	r3, [pc, #64]	; (8005d64 <xTimerCreateTimerTask+0x58>)
 8005d24:	9301      	str	r3, [sp, #4]
 8005d26:	2302      	movs	r3, #2
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005d30:	490d      	ldr	r1, [pc, #52]	; (8005d68 <xTimerCreateTimerTask+0x5c>)
 8005d32:	480e      	ldr	r0, [pc, #56]	; (8005d6c <xTimerCreateTimerTask+0x60>)
 8005d34:	f7fe ff38 	bl	8004ba8 <xTaskCreate>
 8005d38:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d10a      	bne.n	8005d56 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8005d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	603b      	str	r3, [r7, #0]
    }
 8005d52:	bf00      	nop
 8005d54:	e7fe      	b.n	8005d54 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8005d56:	687b      	ldr	r3, [r7, #4]
    }
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3708      	adds	r7, #8
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	20000200 	.word	0x20000200
 8005d64:	20000204 	.word	0x20000204
 8005d68:	0800761c 	.word	0x0800761c
 8005d6c:	08005f5d 	.word	0x08005f5d

08005d70 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b088      	sub	sp, #32
 8005d74:	af02      	add	r7, sp, #8
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005d7e:	202c      	movs	r0, #44	; 0x2c
 8005d80:	f000 fda4 	bl	80068cc <pvPortMalloc>
 8005d84:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00d      	beq.n	8005da8 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	9301      	str	r3, [sp, #4]
 8005d98:	6a3b      	ldr	r3, [r7, #32]
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 f805 	bl	8005db2 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8005da8:	697b      	ldr	r3, [r7, #20]
        }
 8005daa:	4618      	mov	r0, r3
 8005dac:	3718      	adds	r7, #24
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b086      	sub	sp, #24
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	60b9      	str	r1, [r7, #8]
 8005dbc:	607a      	str	r2, [r7, #4]
 8005dbe:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d10a      	bne.n	8005ddc <prvInitialiseNewTimer+0x2a>
        __asm volatile
 8005dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dca:	f383 8811 	msr	BASEPRI, r3
 8005dce:	f3bf 8f6f 	isb	sy
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	617b      	str	r3, [r7, #20]
    }
 8005dd8:	bf00      	nop
 8005dda:	e7fe      	b.n	8005dda <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d01e      	beq.n	8005e20 <prvInitialiseNewTimer+0x6e>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 8005de2:	f000 facb 	bl	800637c <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8005dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 8005df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	6a3a      	ldr	r2, [r7, #32]
 8005dfc:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e00:	3304      	adds	r3, #4
 8005e02:	4618      	mov	r0, r3
 8005e04:	f7fe f888 	bl	8003f18 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d008      	beq.n	8005e20 <prvInitialiseNewTimer+0x6e>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e14:	f043 0304 	orr.w	r3, r3, #4
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 8005e20:	bf00      	nop
 8005e22:	3718      	adds	r7, #24
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08a      	sub	sp, #40	; 0x28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8005e36:	2300      	movs	r3, #0
 8005e38:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d10a      	bne.n	8005e56 <xTimerGenericCommand+0x2e>
        __asm volatile
 8005e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	623b      	str	r3, [r7, #32]
    }
 8005e52:	bf00      	nop
 8005e54:	e7fe      	b.n	8005e54 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8005e56:	4b1a      	ldr	r3, [pc, #104]	; (8005ec0 <xTimerGenericCommand+0x98>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d02a      	beq.n	8005eb4 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	2b05      	cmp	r3, #5
 8005e6e:	dc18      	bgt.n	8005ea2 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005e70:	f7ff fbec 	bl	800564c <xTaskGetSchedulerState>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d109      	bne.n	8005e8e <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005e7a:	4b11      	ldr	r3, [pc, #68]	; (8005ec0 <xTimerGenericCommand+0x98>)
 8005e7c:	6818      	ldr	r0, [r3, #0]
 8005e7e:	f107 0114 	add.w	r1, r7, #20
 8005e82:	2300      	movs	r3, #0
 8005e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e86:	f7fe f9c5 	bl	8004214 <xQueueGenericSend>
 8005e8a:	6278      	str	r0, [r7, #36]	; 0x24
 8005e8c:	e012      	b.n	8005eb4 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005e8e:	4b0c      	ldr	r3, [pc, #48]	; (8005ec0 <xTimerGenericCommand+0x98>)
 8005e90:	6818      	ldr	r0, [r3, #0]
 8005e92:	f107 0114 	add.w	r1, r7, #20
 8005e96:	2300      	movs	r3, #0
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f7fe f9bb 	bl	8004214 <xQueueGenericSend>
 8005e9e:	6278      	str	r0, [r7, #36]	; 0x24
 8005ea0:	e008      	b.n	8005eb4 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005ea2:	4b07      	ldr	r3, [pc, #28]	; (8005ec0 <xTimerGenericCommand+0x98>)
 8005ea4:	6818      	ldr	r0, [r3, #0]
 8005ea6:	f107 0114 	add.w	r1, r7, #20
 8005eaa:	2300      	movs	r3, #0
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	f7fe faaf 	bl	8004410 <xQueueGenericSendFromISR>
 8005eb2:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3728      	adds	r7, #40	; 0x28
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	20000200 	.word	0x20000200

08005ec4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b088      	sub	sp, #32
 8005ec8:	af02      	add	r7, sp, #8
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ece:	4b22      	ldr	r3, [pc, #136]	; (8005f58 <prvProcessExpiredTimer+0x94>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	3304      	adds	r3, #4
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7fe f885 	bl	8003fec <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d022      	beq.n	8005f36 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	699a      	ldr	r2, [r3, #24]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	18d1      	adds	r1, r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	6978      	ldr	r0, [r7, #20]
 8005efe:	f000 f8d1 	bl	80060a4 <prvInsertTimerInActiveList>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d01f      	beq.n	8005f48 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f08:	2300      	movs	r3, #0
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	2100      	movs	r1, #0
 8005f12:	6978      	ldr	r0, [r7, #20]
 8005f14:	f7ff ff88 	bl	8005e28 <xTimerGenericCommand>
 8005f18:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d113      	bne.n	8005f48 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8005f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f24:	f383 8811 	msr	BASEPRI, r3
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	60fb      	str	r3, [r7, #12]
    }
 8005f32:	bf00      	nop
 8005f34:	e7fe      	b.n	8005f34 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f3c:	f023 0301 	bic.w	r3, r3, #1
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	6978      	ldr	r0, [r7, #20]
 8005f4e:	4798      	blx	r3
    }
 8005f50:	bf00      	nop
 8005f52:	3718      	adds	r7, #24
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	200001f8 	.word	0x200001f8

08005f5c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f64:	f107 0308 	add.w	r3, r7, #8
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 f857 	bl	800601c <prvGetNextExpireTime>
 8005f6e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4619      	mov	r1, r3
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f803 	bl	8005f80 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005f7a:	f000 f8d5 	bl	8006128 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005f7e:	e7f1      	b.n	8005f64 <prvTimerTask+0x8>

08005f80 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005f8a:	f7fe ffa5 	bl	8004ed8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f8e:	f107 0308 	add.w	r3, r7, #8
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 f866 	bl	8006064 <prvSampleTimeNow>
 8005f98:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d130      	bne.n	8006002 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d10a      	bne.n	8005fbc <prvProcessTimerOrBlockTask+0x3c>
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d806      	bhi.n	8005fbc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005fae:	f7fe ffa1 	bl	8004ef4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005fb2:	68f9      	ldr	r1, [r7, #12]
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f7ff ff85 	bl	8005ec4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005fba:	e024      	b.n	8006006 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d008      	beq.n	8005fd4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005fc2:	4b13      	ldr	r3, [pc, #76]	; (8006010 <prvProcessTimerOrBlockTask+0x90>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <prvProcessTimerOrBlockTask+0x50>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <prvProcessTimerOrBlockTask+0x52>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005fd4:	4b0f      	ldr	r3, [pc, #60]	; (8006014 <prvProcessTimerOrBlockTask+0x94>)
 8005fd6:	6818      	ldr	r0, [r3, #0]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	f7fe fdad 	bl	8004b40 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005fe6:	f7fe ff85 	bl	8004ef4 <xTaskResumeAll>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10a      	bne.n	8006006 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8005ff0:	4b09      	ldr	r3, [pc, #36]	; (8006018 <prvProcessTimerOrBlockTask+0x98>)
 8005ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff6:	601a      	str	r2, [r3, #0]
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	f3bf 8f6f 	isb	sy
    }
 8006000:	e001      	b.n	8006006 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8006002:	f7fe ff77 	bl	8004ef4 <xTaskResumeAll>
    }
 8006006:	bf00      	nop
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	200001fc 	.word	0x200001fc
 8006014:	20000200 	.word	0x20000200
 8006018:	e000ed04 	.word	0xe000ed04

0800601c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006024:	4b0e      	ldr	r3, [pc, #56]	; (8006060 <prvGetNextExpireTime+0x44>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d101      	bne.n	8006032 <prvGetNextExpireTime+0x16>
 800602e:	2201      	movs	r2, #1
 8006030:	e000      	b.n	8006034 <prvGetNextExpireTime+0x18>
 8006032:	2200      	movs	r2, #0
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d105      	bne.n	800604c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006040:	4b07      	ldr	r3, [pc, #28]	; (8006060 <prvGetNextExpireTime+0x44>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	e001      	b.n	8006050 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800604c:	2300      	movs	r3, #0
 800604e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006050:	68fb      	ldr	r3, [r7, #12]
    }
 8006052:	4618      	mov	r0, r3
 8006054:	3714      	adds	r7, #20
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	200001f8 	.word	0x200001f8

08006064 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800606c:	f7fe ffde 	bl	800502c <xTaskGetTickCount>
 8006070:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006072:	4b0b      	ldr	r3, [pc, #44]	; (80060a0 <prvSampleTimeNow+0x3c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	429a      	cmp	r2, r3
 800607a:	d205      	bcs.n	8006088 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800607c:	f000 f91a 	bl	80062b4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	601a      	str	r2, [r3, #0]
 8006086:	e002      	b.n	800608e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800608e:	4a04      	ldr	r2, [pc, #16]	; (80060a0 <prvSampleTimeNow+0x3c>)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006094:	68fb      	ldr	r3, [r7, #12]
    }
 8006096:	4618      	mov	r0, r3
 8006098:	3710      	adds	r7, #16
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	20000208 	.word	0x20000208

080060a4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
 80060b0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80060b2:	2300      	movs	r3, #0
 80060b4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	68ba      	ldr	r2, [r7, #8]
 80060ba:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80060c2:	68ba      	ldr	r2, [r7, #8]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d812      	bhi.n	80060f0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	1ad2      	subs	r2, r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d302      	bcc.n	80060de <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80060d8:	2301      	movs	r3, #1
 80060da:	617b      	str	r3, [r7, #20]
 80060dc:	e01b      	b.n	8006116 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80060de:	4b10      	ldr	r3, [pc, #64]	; (8006120 <prvInsertTimerInActiveList+0x7c>)
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	3304      	adds	r3, #4
 80060e6:	4619      	mov	r1, r3
 80060e8:	4610      	mov	r0, r2
 80060ea:	f7fd ff46 	bl	8003f7a <vListInsert>
 80060ee:	e012      	b.n	8006116 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d206      	bcs.n	8006106 <prvInsertTimerInActiveList+0x62>
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d302      	bcc.n	8006106 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006100:	2301      	movs	r3, #1
 8006102:	617b      	str	r3, [r7, #20]
 8006104:	e007      	b.n	8006116 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006106:	4b07      	ldr	r3, [pc, #28]	; (8006124 <prvInsertTimerInActiveList+0x80>)
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	3304      	adds	r3, #4
 800610e:	4619      	mov	r1, r3
 8006110:	4610      	mov	r0, r2
 8006112:	f7fd ff32 	bl	8003f7a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006116:	697b      	ldr	r3, [r7, #20]
    }
 8006118:	4618      	mov	r0, r3
 800611a:	3718      	adds	r7, #24
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	200001fc 	.word	0x200001fc
 8006124:	200001f8 	.word	0x200001f8

08006128 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006128:	b580      	push	{r7, lr}
 800612a:	b08c      	sub	sp, #48	; 0x30
 800612c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800612e:	e0ae      	b.n	800628e <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	f2c0 80aa 	blt.w	800628c <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800613c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d004      	beq.n	800614e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006146:	3304      	adds	r3, #4
 8006148:	4618      	mov	r0, r3
 800614a:	f7fd ff4f 	bl	8003fec <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800614e:	1d3b      	adds	r3, r7, #4
 8006150:	4618      	mov	r0, r3
 8006152:	f7ff ff87 	bl	8006064 <prvSampleTimeNow>
 8006156:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	2b09      	cmp	r3, #9
 800615c:	f200 8097 	bhi.w	800628e <prvProcessReceivedCommands+0x166>
 8006160:	a201      	add	r2, pc, #4	; (adr r2, 8006168 <prvProcessReceivedCommands+0x40>)
 8006162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006166:	bf00      	nop
 8006168:	08006191 	.word	0x08006191
 800616c:	08006191 	.word	0x08006191
 8006170:	08006191 	.word	0x08006191
 8006174:	08006205 	.word	0x08006205
 8006178:	08006219 	.word	0x08006219
 800617c:	08006263 	.word	0x08006263
 8006180:	08006191 	.word	0x08006191
 8006184:	08006191 	.word	0x08006191
 8006188:	08006205 	.word	0x08006205
 800618c:	08006219 	.word	0x08006219
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006192:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006196:	f043 0301 	orr.w	r3, r3, #1
 800619a:	b2da      	uxtb	r2, r3
 800619c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	18d1      	adds	r1, r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6a3a      	ldr	r2, [r7, #32]
 80061ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80061b0:	f7ff ff78 	bl	80060a4 <prvInsertTimerInActiveList>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d069      	beq.n	800628e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80061c0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061c8:	f003 0304 	and.w	r3, r3, #4
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d05e      	beq.n	800628e <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	441a      	add	r2, r3
 80061d8:	2300      	movs	r3, #0
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	2300      	movs	r3, #0
 80061de:	2100      	movs	r1, #0
 80061e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80061e2:	f7ff fe21 	bl	8005e28 <xTimerGenericCommand>
 80061e6:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d14f      	bne.n	800628e <prvProcessReceivedCommands+0x166>
        __asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	61bb      	str	r3, [r7, #24]
    }
 8006200:	bf00      	nop
 8006202:	e7fe      	b.n	8006202 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006206:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800620a:	f023 0301 	bic.w	r3, r3, #1
 800620e:	b2da      	uxtb	r2, r3
 8006210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006212:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006216:	e03a      	b.n	800628e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800621e:	f043 0301 	orr.w	r3, r3, #1
 8006222:	b2da      	uxtb	r2, r3
 8006224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006226:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10a      	bne.n	800624e <prvProcessReceivedCommands+0x126>
        __asm volatile
 8006238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623c:	f383 8811 	msr	BASEPRI, r3
 8006240:	f3bf 8f6f 	isb	sy
 8006244:	f3bf 8f4f 	dsb	sy
 8006248:	617b      	str	r3, [r7, #20]
    }
 800624a:	bf00      	nop
 800624c:	e7fe      	b.n	800624c <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006250:	699a      	ldr	r2, [r3, #24]
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	18d1      	adds	r1, r2, r3
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	6a3a      	ldr	r2, [r7, #32]
 800625a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800625c:	f7ff ff22 	bl	80060a4 <prvInsertTimerInActiveList>
                        break;
 8006260:	e015      	b.n	800628e <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006268:	f003 0302 	and.w	r3, r3, #2
 800626c:	2b00      	cmp	r3, #0
 800626e:	d103      	bne.n	8006278 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8006270:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006272:	f000 fc0b 	bl	8006a8c <vPortFree>
 8006276:	e00a      	b.n	800628e <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800627e:	f023 0301 	bic.w	r3, r3, #1
 8006282:	b2da      	uxtb	r2, r3
 8006284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006286:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800628a:	e000      	b.n	800628e <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800628c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800628e:	4b08      	ldr	r3, [pc, #32]	; (80062b0 <prvProcessReceivedCommands+0x188>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f107 0108 	add.w	r1, r7, #8
 8006296:	2200      	movs	r2, #0
 8006298:	4618      	mov	r0, r3
 800629a:	f7fe f963 	bl	8004564 <xQueueReceive>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f47f af45 	bne.w	8006130 <prvProcessReceivedCommands+0x8>
        }
    }
 80062a6:	bf00      	nop
 80062a8:	bf00      	nop
 80062aa:	3728      	adds	r7, #40	; 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20000200 	.word	0x20000200

080062b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b088      	sub	sp, #32
 80062b8:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062ba:	e048      	b.n	800634e <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062bc:	4b2d      	ldr	r3, [pc, #180]	; (8006374 <prvSwitchTimerLists+0xc0>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062c6:	4b2b      	ldr	r3, [pc, #172]	; (8006374 <prvSwitchTimerLists+0xc0>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	3304      	adds	r3, #4
 80062d4:	4618      	mov	r0, r3
 80062d6:	f7fd fe89 	bl	8003fec <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062e8:	f003 0304 	and.w	r3, r3, #4
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d02e      	beq.n	800634e <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	699b      	ldr	r3, [r3, #24]
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	4413      	add	r3, r2
 80062f8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80062fa:	68ba      	ldr	r2, [r7, #8]
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d90e      	bls.n	8006320 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	68ba      	ldr	r2, [r7, #8]
 8006306:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800630e:	4b19      	ldr	r3, [pc, #100]	; (8006374 <prvSwitchTimerLists+0xc0>)
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	3304      	adds	r3, #4
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f7fd fe2e 	bl	8003f7a <vListInsert>
 800631e:	e016      	b.n	800634e <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006320:	2300      	movs	r3, #0
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	2300      	movs	r3, #0
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	2100      	movs	r1, #0
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f7ff fd7c 	bl	8005e28 <xTimerGenericCommand>
 8006330:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10a      	bne.n	800634e <prvSwitchTimerLists+0x9a>
        __asm volatile
 8006338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633c:	f383 8811 	msr	BASEPRI, r3
 8006340:	f3bf 8f6f 	isb	sy
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	603b      	str	r3, [r7, #0]
    }
 800634a:	bf00      	nop
 800634c:	e7fe      	b.n	800634c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800634e:	4b09      	ldr	r3, [pc, #36]	; (8006374 <prvSwitchTimerLists+0xc0>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d1b1      	bne.n	80062bc <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8006358:	4b06      	ldr	r3, [pc, #24]	; (8006374 <prvSwitchTimerLists+0xc0>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800635e:	4b06      	ldr	r3, [pc, #24]	; (8006378 <prvSwitchTimerLists+0xc4>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a04      	ldr	r2, [pc, #16]	; (8006374 <prvSwitchTimerLists+0xc0>)
 8006364:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006366:	4a04      	ldr	r2, [pc, #16]	; (8006378 <prvSwitchTimerLists+0xc4>)
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	6013      	str	r3, [r2, #0]
    }
 800636c:	bf00      	nop
 800636e:	3718      	adds	r7, #24
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	200001f8 	.word	0x200001f8
 8006378:	200001fc 	.word	0x200001fc

0800637c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006380:	f000 f982 	bl	8006688 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006384:	4b12      	ldr	r3, [pc, #72]	; (80063d0 <prvCheckForValidListAndQueue+0x54>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d11d      	bne.n	80063c8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800638c:	4811      	ldr	r0, [pc, #68]	; (80063d4 <prvCheckForValidListAndQueue+0x58>)
 800638e:	f7fd fda3 	bl	8003ed8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006392:	4811      	ldr	r0, [pc, #68]	; (80063d8 <prvCheckForValidListAndQueue+0x5c>)
 8006394:	f7fd fda0 	bl	8003ed8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006398:	4b10      	ldr	r3, [pc, #64]	; (80063dc <prvCheckForValidListAndQueue+0x60>)
 800639a:	4a0e      	ldr	r2, [pc, #56]	; (80063d4 <prvCheckForValidListAndQueue+0x58>)
 800639c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800639e:	4b10      	ldr	r3, [pc, #64]	; (80063e0 <prvCheckForValidListAndQueue+0x64>)
 80063a0:	4a0d      	ldr	r2, [pc, #52]	; (80063d8 <prvCheckForValidListAndQueue+0x5c>)
 80063a2:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80063a4:	2200      	movs	r2, #0
 80063a6:	210c      	movs	r1, #12
 80063a8:	200a      	movs	r0, #10
 80063aa:	f7fd feb1 	bl	8004110 <xQueueGenericCreate>
 80063ae:	4603      	mov	r3, r0
 80063b0:	4a07      	ldr	r2, [pc, #28]	; (80063d0 <prvCheckForValidListAndQueue+0x54>)
 80063b2:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80063b4:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <prvCheckForValidListAndQueue+0x54>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d005      	beq.n	80063c8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80063bc:	4b04      	ldr	r3, [pc, #16]	; (80063d0 <prvCheckForValidListAndQueue+0x54>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4908      	ldr	r1, [pc, #32]	; (80063e4 <prvCheckForValidListAndQueue+0x68>)
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7fe fb92 	bl	8004aec <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80063c8:	f000 f98e 	bl	80066e8 <vPortExitCritical>
    }
 80063cc:	bf00      	nop
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	20000200 	.word	0x20000200
 80063d4:	200001d0 	.word	0x200001d0
 80063d8:	200001e4 	.word	0x200001e4
 80063dc:	200001f8 	.word	0x200001f8
 80063e0:	200001fc 	.word	0x200001fc
 80063e4:	08007624 	.word	0x08007624

080063e8 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10a      	bne.n	8006410 <pvTimerGetTimerID+0x28>
        __asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	60fb      	str	r3, [r7, #12]
    }
 800640c:	bf00      	nop
 800640e:	e7fe      	b.n	800640e <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 8006410:	f000 f93a 	bl	8006688 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 800641a:	f000 f965 	bl	80066e8 <vPortExitCritical>

        return pvReturn;
 800641e:	693b      	ldr	r3, [r7, #16]
    }
 8006420:	4618      	mov	r0, r3
 8006422:	3718      	adds	r7, #24
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	3b04      	subs	r3, #4
 8006438:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006440:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	3b04      	subs	r3, #4
 8006446:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	f023 0201 	bic.w	r2, r3, #1
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	3b04      	subs	r3, #4
 8006456:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006458:	4a0c      	ldr	r2, [pc, #48]	; (800648c <pxPortInitialiseStack+0x64>)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	3b14      	subs	r3, #20
 8006462:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	3b04      	subs	r3, #4
 800646e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f06f 0202 	mvn.w	r2, #2
 8006476:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	3b20      	subs	r3, #32
 800647c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800647e:	68fb      	ldr	r3, [r7, #12]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3714      	adds	r7, #20
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr
 800648c:	08006491 	.word	0x08006491

08006490 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006496:	2300      	movs	r3, #0
 8006498:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800649a:	4b12      	ldr	r3, [pc, #72]	; (80064e4 <prvTaskExitError+0x54>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a2:	d00a      	beq.n	80064ba <prvTaskExitError+0x2a>
        __asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	60fb      	str	r3, [r7, #12]
    }
 80064b6:	bf00      	nop
 80064b8:	e7fe      	b.n	80064b8 <prvTaskExitError+0x28>
        __asm volatile
 80064ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	60bb      	str	r3, [r7, #8]
    }
 80064cc:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80064ce:	bf00      	nop
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d0fc      	beq.n	80064d0 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80064d6:	bf00      	nop
 80064d8:	bf00      	nop
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr
 80064e4:	2000001c 	.word	0x2000001c
	...

080064f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80064f0:	4b07      	ldr	r3, [pc, #28]	; (8006510 <pxCurrentTCBConst2>)
 80064f2:	6819      	ldr	r1, [r3, #0]
 80064f4:	6808      	ldr	r0, [r1, #0]
 80064f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064fa:	f380 8809 	msr	PSP, r0
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f04f 0000 	mov.w	r0, #0
 8006506:	f380 8811 	msr	BASEPRI, r0
 800650a:	4770      	bx	lr
 800650c:	f3af 8000 	nop.w

08006510 <pxCurrentTCBConst2>:
 8006510:	200000cc 	.word	0x200000cc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop

08006518 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006518:	4808      	ldr	r0, [pc, #32]	; (800653c <prvPortStartFirstTask+0x24>)
 800651a:	6800      	ldr	r0, [r0, #0]
 800651c:	6800      	ldr	r0, [r0, #0]
 800651e:	f380 8808 	msr	MSP, r0
 8006522:	f04f 0000 	mov.w	r0, #0
 8006526:	f380 8814 	msr	CONTROL, r0
 800652a:	b662      	cpsie	i
 800652c:	b661      	cpsie	f
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	df00      	svc	0
 8006538:	bf00      	nop
 800653a:	0000      	.short	0x0000
 800653c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8006540:	bf00      	nop
 8006542:	bf00      	nop

08006544 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800654a:	4b46      	ldr	r3, [pc, #280]	; (8006664 <xPortStartScheduler+0x120>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a46      	ldr	r2, [pc, #280]	; (8006668 <xPortStartScheduler+0x124>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d10a      	bne.n	800656a <xPortStartScheduler+0x26>
        __asm volatile
 8006554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006558:	f383 8811 	msr	BASEPRI, r3
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	613b      	str	r3, [r7, #16]
    }
 8006566:	bf00      	nop
 8006568:	e7fe      	b.n	8006568 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800656a:	4b3e      	ldr	r3, [pc, #248]	; (8006664 <xPortStartScheduler+0x120>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a3f      	ldr	r2, [pc, #252]	; (800666c <xPortStartScheduler+0x128>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d10a      	bne.n	800658a <xPortStartScheduler+0x46>
        __asm volatile
 8006574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	60fb      	str	r3, [r7, #12]
    }
 8006586:	bf00      	nop
 8006588:	e7fe      	b.n	8006588 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800658a:	4b39      	ldr	r3, [pc, #228]	; (8006670 <xPortStartScheduler+0x12c>)
 800658c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	22ff      	movs	r2, #255	; 0xff
 800659a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80065a4:	78fb      	ldrb	r3, [r7, #3]
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	4b31      	ldr	r3, [pc, #196]	; (8006674 <xPortStartScheduler+0x130>)
 80065b0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80065b2:	4b31      	ldr	r3, [pc, #196]	; (8006678 <xPortStartScheduler+0x134>)
 80065b4:	2207      	movs	r2, #7
 80065b6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065b8:	e009      	b.n	80065ce <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80065ba:	4b2f      	ldr	r3, [pc, #188]	; (8006678 <xPortStartScheduler+0x134>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	3b01      	subs	r3, #1
 80065c0:	4a2d      	ldr	r2, [pc, #180]	; (8006678 <xPortStartScheduler+0x134>)
 80065c2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80065ce:	78fb      	ldrb	r3, [r7, #3]
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d6:	2b80      	cmp	r3, #128	; 0x80
 80065d8:	d0ef      	beq.n	80065ba <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80065da:	4b27      	ldr	r3, [pc, #156]	; (8006678 <xPortStartScheduler+0x134>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f1c3 0307 	rsb	r3, r3, #7
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d00a      	beq.n	80065fc <xPortStartScheduler+0xb8>
        __asm volatile
 80065e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ea:	f383 8811 	msr	BASEPRI, r3
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	60bb      	str	r3, [r7, #8]
    }
 80065f8:	bf00      	nop
 80065fa:	e7fe      	b.n	80065fa <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065fc:	4b1e      	ldr	r3, [pc, #120]	; (8006678 <xPortStartScheduler+0x134>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	021b      	lsls	r3, r3, #8
 8006602:	4a1d      	ldr	r2, [pc, #116]	; (8006678 <xPortStartScheduler+0x134>)
 8006604:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006606:	4b1c      	ldr	r3, [pc, #112]	; (8006678 <xPortStartScheduler+0x134>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800660e:	4a1a      	ldr	r2, [pc, #104]	; (8006678 <xPortStartScheduler+0x134>)
 8006610:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	b2da      	uxtb	r2, r3
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800661a:	4b18      	ldr	r3, [pc, #96]	; (800667c <xPortStartScheduler+0x138>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a17      	ldr	r2, [pc, #92]	; (800667c <xPortStartScheduler+0x138>)
 8006620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006624:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006626:	4b15      	ldr	r3, [pc, #84]	; (800667c <xPortStartScheduler+0x138>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a14      	ldr	r2, [pc, #80]	; (800667c <xPortStartScheduler+0x138>)
 800662c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006630:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006632:	f000 f8db 	bl	80067ec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006636:	4b12      	ldr	r3, [pc, #72]	; (8006680 <xPortStartScheduler+0x13c>)
 8006638:	2200      	movs	r2, #0
 800663a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800663c:	f000 f8fa 	bl	8006834 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006640:	4b10      	ldr	r3, [pc, #64]	; (8006684 <xPortStartScheduler+0x140>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a0f      	ldr	r2, [pc, #60]	; (8006684 <xPortStartScheduler+0x140>)
 8006646:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800664a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800664c:	f7ff ff64 	bl	8006518 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006650:	f7fe fdb4 	bl	80051bc <vTaskSwitchContext>
    prvTaskExitError();
 8006654:	f7ff ff1c 	bl	8006490 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3718      	adds	r7, #24
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	e000ed00 	.word	0xe000ed00
 8006668:	410fc271 	.word	0x410fc271
 800666c:	410fc270 	.word	0x410fc270
 8006670:	e000e400 	.word	0xe000e400
 8006674:	2000020c 	.word	0x2000020c
 8006678:	20000210 	.word	0x20000210
 800667c:	e000ed20 	.word	0xe000ed20
 8006680:	2000001c 	.word	0x2000001c
 8006684:	e000ef34 	.word	0xe000ef34

08006688 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
        __asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	607b      	str	r3, [r7, #4]
    }
 80066a0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80066a2:	4b0f      	ldr	r3, [pc, #60]	; (80066e0 <vPortEnterCritical+0x58>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3301      	adds	r3, #1
 80066a8:	4a0d      	ldr	r2, [pc, #52]	; (80066e0 <vPortEnterCritical+0x58>)
 80066aa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80066ac:	4b0c      	ldr	r3, [pc, #48]	; (80066e0 <vPortEnterCritical+0x58>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d10f      	bne.n	80066d4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066b4:	4b0b      	ldr	r3, [pc, #44]	; (80066e4 <vPortEnterCritical+0x5c>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00a      	beq.n	80066d4 <vPortEnterCritical+0x4c>
        __asm volatile
 80066be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c2:	f383 8811 	msr	BASEPRI, r3
 80066c6:	f3bf 8f6f 	isb	sy
 80066ca:	f3bf 8f4f 	dsb	sy
 80066ce:	603b      	str	r3, [r7, #0]
    }
 80066d0:	bf00      	nop
 80066d2:	e7fe      	b.n	80066d2 <vPortEnterCritical+0x4a>
    }
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	2000001c 	.word	0x2000001c
 80066e4:	e000ed04 	.word	0xe000ed04

080066e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80066ee:	4b12      	ldr	r3, [pc, #72]	; (8006738 <vPortExitCritical+0x50>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10a      	bne.n	800670c <vPortExitCritical+0x24>
        __asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	607b      	str	r3, [r7, #4]
    }
 8006708:	bf00      	nop
 800670a:	e7fe      	b.n	800670a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800670c:	4b0a      	ldr	r3, [pc, #40]	; (8006738 <vPortExitCritical+0x50>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	3b01      	subs	r3, #1
 8006712:	4a09      	ldr	r2, [pc, #36]	; (8006738 <vPortExitCritical+0x50>)
 8006714:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006716:	4b08      	ldr	r3, [pc, #32]	; (8006738 <vPortExitCritical+0x50>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d105      	bne.n	800672a <vPortExitCritical+0x42>
 800671e:	2300      	movs	r3, #0
 8006720:	603b      	str	r3, [r7, #0]
        __asm volatile
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	f383 8811 	msr	BASEPRI, r3
    }
 8006728:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800672a:	bf00      	nop
 800672c:	370c      	adds	r7, #12
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	2000001c 	.word	0x2000001c
 800673c:	00000000 	.word	0x00000000

08006740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006740:	f3ef 8009 	mrs	r0, PSP
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	4b15      	ldr	r3, [pc, #84]	; (80067a0 <pxCurrentTCBConst>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	f01e 0f10 	tst.w	lr, #16
 8006750:	bf08      	it	eq
 8006752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800675a:	6010      	str	r0, [r2, #0]
 800675c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006760:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006764:	f380 8811 	msr	BASEPRI, r0
 8006768:	f3bf 8f4f 	dsb	sy
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f7fe fd24 	bl	80051bc <vTaskSwitchContext>
 8006774:	f04f 0000 	mov.w	r0, #0
 8006778:	f380 8811 	msr	BASEPRI, r0
 800677c:	bc09      	pop	{r0, r3}
 800677e:	6819      	ldr	r1, [r3, #0]
 8006780:	6808      	ldr	r0, [r1, #0]
 8006782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006786:	f01e 0f10 	tst.w	lr, #16
 800678a:	bf08      	it	eq
 800678c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006790:	f380 8809 	msr	PSP, r0
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	f3af 8000 	nop.w

080067a0 <pxCurrentTCBConst>:
 80067a0:	200000cc 	.word	0x200000cc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80067a4:	bf00      	nop
 80067a6:	bf00      	nop

080067a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
        __asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	607b      	str	r3, [r7, #4]
    }
 80067c0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80067c2:	f7fe fc43 	bl	800504c <xTaskIncrementTick>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d003      	beq.n	80067d4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80067cc:	4b06      	ldr	r3, [pc, #24]	; (80067e8 <SysTick_Handler+0x40>)
 80067ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	2300      	movs	r3, #0
 80067d6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	f383 8811 	msr	BASEPRI, r3
    }
 80067de:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80067e0:	bf00      	nop
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	e000ed04 	.word	0xe000ed04

080067ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80067ec:	b480      	push	{r7}
 80067ee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067f0:	4b0b      	ldr	r3, [pc, #44]	; (8006820 <vPortSetupTimerInterrupt+0x34>)
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067f6:	4b0b      	ldr	r3, [pc, #44]	; (8006824 <vPortSetupTimerInterrupt+0x38>)
 80067f8:	2200      	movs	r2, #0
 80067fa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067fc:	4b0a      	ldr	r3, [pc, #40]	; (8006828 <vPortSetupTimerInterrupt+0x3c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a0a      	ldr	r2, [pc, #40]	; (800682c <vPortSetupTimerInterrupt+0x40>)
 8006802:	fba2 2303 	umull	r2, r3, r2, r3
 8006806:	099b      	lsrs	r3, r3, #6
 8006808:	4a09      	ldr	r2, [pc, #36]	; (8006830 <vPortSetupTimerInterrupt+0x44>)
 800680a:	3b01      	subs	r3, #1
 800680c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800680e:	4b04      	ldr	r3, [pc, #16]	; (8006820 <vPortSetupTimerInterrupt+0x34>)
 8006810:	2207      	movs	r2, #7
 8006812:	601a      	str	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	e000e010 	.word	0xe000e010
 8006824:	e000e018 	.word	0xe000e018
 8006828:	20000008 	.word	0x20000008
 800682c:	10624dd3 	.word	0x10624dd3
 8006830:	e000e014 	.word	0xe000e014

08006834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006834:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006844 <vPortEnableVFP+0x10>
 8006838:	6801      	ldr	r1, [r0, #0]
 800683a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800683e:	6001      	str	r1, [r0, #0]
 8006840:	4770      	bx	lr
 8006842:	0000      	.short	0x0000
 8006844:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8006848:	bf00      	nop
 800684a:	bf00      	nop

0800684c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800684c:	b480      	push	{r7}
 800684e:	b085      	sub	sp, #20
 8006850:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006852:	f3ef 8305 	mrs	r3, IPSR
 8006856:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2b0f      	cmp	r3, #15
 800685c:	d914      	bls.n	8006888 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800685e:	4a17      	ldr	r2, [pc, #92]	; (80068bc <vPortValidateInterruptPriority+0x70>)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	4413      	add	r3, r2
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006868:	4b15      	ldr	r3, [pc, #84]	; (80068c0 <vPortValidateInterruptPriority+0x74>)
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	7afa      	ldrb	r2, [r7, #11]
 800686e:	429a      	cmp	r2, r3
 8006870:	d20a      	bcs.n	8006888 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8006872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	607b      	str	r3, [r7, #4]
    }
 8006884:	bf00      	nop
 8006886:	e7fe      	b.n	8006886 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006888:	4b0e      	ldr	r3, [pc, #56]	; (80068c4 <vPortValidateInterruptPriority+0x78>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006890:	4b0d      	ldr	r3, [pc, #52]	; (80068c8 <vPortValidateInterruptPriority+0x7c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	429a      	cmp	r2, r3
 8006896:	d90a      	bls.n	80068ae <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8006898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	603b      	str	r3, [r7, #0]
    }
 80068aa:	bf00      	nop
 80068ac:	e7fe      	b.n	80068ac <vPortValidateInterruptPriority+0x60>
    }
 80068ae:	bf00      	nop
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	e000e3f0 	.word	0xe000e3f0
 80068c0:	2000020c 	.word	0x2000020c
 80068c4:	e000ed0c 	.word	0xe000ed0c
 80068c8:	20000210 	.word	0x20000210

080068cc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b08a      	sub	sp, #40	; 0x28
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80068d8:	f7fe fafe 	bl	8004ed8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80068dc:	4b65      	ldr	r3, [pc, #404]	; (8006a74 <pvPortMalloc+0x1a8>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80068e4:	f000 f934 	bl	8006b50 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068e8:	4b63      	ldr	r3, [pc, #396]	; (8006a78 <pvPortMalloc+0x1ac>)
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4013      	ands	r3, r2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f040 80a7 	bne.w	8006a44 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d02d      	beq.n	8006958 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80068fc:	2208      	movs	r2, #8
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	429a      	cmp	r2, r3
 8006906:	d227      	bcs.n	8006958 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8006908:	2208      	movs	r2, #8
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4413      	add	r3, r2
 800690e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f003 0307 	and.w	r3, r3, #7
 8006916:	2b00      	cmp	r3, #0
 8006918:	d021      	beq.n	800695e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f023 0307 	bic.w	r3, r3, #7
 8006920:	3308      	adds	r3, #8
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	429a      	cmp	r2, r3
 8006926:	d214      	bcs.n	8006952 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f023 0307 	bic.w	r3, r3, #7
 800692e:	3308      	adds	r3, #8
 8006930:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	2b00      	cmp	r3, #0
 800693a:	d010      	beq.n	800695e <pvPortMalloc+0x92>
        __asm volatile
 800693c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006940:	f383 8811 	msr	BASEPRI, r3
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	617b      	str	r3, [r7, #20]
    }
 800694e:	bf00      	nop
 8006950:	e7fe      	b.n	8006950 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8006952:	2300      	movs	r3, #0
 8006954:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006956:	e002      	b.n	800695e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8006958:	2300      	movs	r3, #0
 800695a:	607b      	str	r3, [r7, #4]
 800695c:	e000      	b.n	8006960 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800695e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d06e      	beq.n	8006a44 <pvPortMalloc+0x178>
 8006966:	4b45      	ldr	r3, [pc, #276]	; (8006a7c <pvPortMalloc+0x1b0>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	429a      	cmp	r2, r3
 800696e:	d869      	bhi.n	8006a44 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006970:	4b43      	ldr	r3, [pc, #268]	; (8006a80 <pvPortMalloc+0x1b4>)
 8006972:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8006974:	4b42      	ldr	r3, [pc, #264]	; (8006a80 <pvPortMalloc+0x1b4>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800697a:	e004      	b.n	8006986 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8006980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	429a      	cmp	r2, r3
 800698e:	d903      	bls.n	8006998 <pvPortMalloc+0xcc>
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1f1      	bne.n	800697c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006998:	4b36      	ldr	r3, [pc, #216]	; (8006a74 <pvPortMalloc+0x1a8>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800699e:	429a      	cmp	r2, r3
 80069a0:	d050      	beq.n	8006a44 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80069a2:	6a3b      	ldr	r3, [r7, #32]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2208      	movs	r2, #8
 80069a8:	4413      	add	r3, r2
 80069aa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	6a3b      	ldr	r3, [r7, #32]
 80069b2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80069b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	1ad2      	subs	r2, r2, r3
 80069bc:	2308      	movs	r3, #8
 80069be:	005b      	lsls	r3, r3, #1
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d91f      	bls.n	8006a04 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80069c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4413      	add	r3, r2
 80069ca:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	f003 0307 	and.w	r3, r3, #7
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00a      	beq.n	80069ec <pvPortMalloc+0x120>
        __asm volatile
 80069d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069da:	f383 8811 	msr	BASEPRI, r3
 80069de:	f3bf 8f6f 	isb	sy
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	613b      	str	r3, [r7, #16]
    }
 80069e8:	bf00      	nop
 80069ea:	e7fe      	b.n	80069ea <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	1ad2      	subs	r2, r2, r3
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069fe:	69b8      	ldr	r0, [r7, #24]
 8006a00:	f000 f908 	bl	8006c14 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a04:	4b1d      	ldr	r3, [pc, #116]	; (8006a7c <pvPortMalloc+0x1b0>)
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	4a1b      	ldr	r2, [pc, #108]	; (8006a7c <pvPortMalloc+0x1b0>)
 8006a10:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a12:	4b1a      	ldr	r3, [pc, #104]	; (8006a7c <pvPortMalloc+0x1b0>)
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	4b1b      	ldr	r3, [pc, #108]	; (8006a84 <pvPortMalloc+0x1b8>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d203      	bcs.n	8006a26 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a1e:	4b17      	ldr	r3, [pc, #92]	; (8006a7c <pvPortMalloc+0x1b0>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a18      	ldr	r2, [pc, #96]	; (8006a84 <pvPortMalloc+0x1b8>)
 8006a24:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	4b13      	ldr	r3, [pc, #76]	; (8006a78 <pvPortMalloc+0x1ac>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a32:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	2200      	movs	r2, #0
 8006a38:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006a3a:	4b13      	ldr	r3, [pc, #76]	; (8006a88 <pvPortMalloc+0x1bc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	4a11      	ldr	r2, [pc, #68]	; (8006a88 <pvPortMalloc+0x1bc>)
 8006a42:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006a44:	f7fe fa56 	bl	8004ef4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00a      	beq.n	8006a68 <pvPortMalloc+0x19c>
        __asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	60fb      	str	r3, [r7, #12]
    }
 8006a64:	bf00      	nop
 8006a66:	e7fe      	b.n	8006a66 <pvPortMalloc+0x19a>
    return pvReturn;
 8006a68:	69fb      	ldr	r3, [r7, #28]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3728      	adds	r7, #40	; 0x28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	2000ca1c 	.word	0x2000ca1c
 8006a78:	2000ca30 	.word	0x2000ca30
 8006a7c:	2000ca20 	.word	0x2000ca20
 8006a80:	2000ca14 	.word	0x2000ca14
 8006a84:	2000ca24 	.word	0x2000ca24
 8006a88:	2000ca28 	.word	0x2000ca28

08006a8c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d04d      	beq.n	8006b3a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006a9e:	2308      	movs	r3, #8
 8006aa0:	425b      	negs	r3, r3
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	4413      	add	r3, r2
 8006aa6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	4b24      	ldr	r3, [pc, #144]	; (8006b44 <vPortFree+0xb8>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10a      	bne.n	8006ad0 <vPortFree+0x44>
        __asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	60fb      	str	r3, [r7, #12]
    }
 8006acc:	bf00      	nop
 8006ace:	e7fe      	b.n	8006ace <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00a      	beq.n	8006aee <vPortFree+0x62>
        __asm volatile
 8006ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006adc:	f383 8811 	msr	BASEPRI, r3
 8006ae0:	f3bf 8f6f 	isb	sy
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	60bb      	str	r3, [r7, #8]
    }
 8006aea:	bf00      	nop
 8006aec:	e7fe      	b.n	8006aec <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	4b14      	ldr	r3, [pc, #80]	; (8006b44 <vPortFree+0xb8>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4013      	ands	r3, r2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d01e      	beq.n	8006b3a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d11a      	bne.n	8006b3a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	4b0e      	ldr	r3, [pc, #56]	; (8006b44 <vPortFree+0xb8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	43db      	mvns	r3, r3
 8006b0e:	401a      	ands	r2, r3
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006b14:	f7fe f9e0 	bl	8004ed8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	4b0a      	ldr	r3, [pc, #40]	; (8006b48 <vPortFree+0xbc>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4413      	add	r3, r2
 8006b22:	4a09      	ldr	r2, [pc, #36]	; (8006b48 <vPortFree+0xbc>)
 8006b24:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b26:	6938      	ldr	r0, [r7, #16]
 8006b28:	f000 f874 	bl	8006c14 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006b2c:	4b07      	ldr	r3, [pc, #28]	; (8006b4c <vPortFree+0xc0>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3301      	adds	r3, #1
 8006b32:	4a06      	ldr	r2, [pc, #24]	; (8006b4c <vPortFree+0xc0>)
 8006b34:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006b36:	f7fe f9dd 	bl	8004ef4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006b3a:	bf00      	nop
 8006b3c:	3718      	adds	r7, #24
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	2000ca30 	.word	0x2000ca30
 8006b48:	2000ca20 	.word	0x2000ca20
 8006b4c:	2000ca2c 	.word	0x2000ca2c

08006b50 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b56:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 8006b5a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006b5c:	4b27      	ldr	r3, [pc, #156]	; (8006bfc <prvHeapInit+0xac>)
 8006b5e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f003 0307 	and.w	r3, r3, #7
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00c      	beq.n	8006b84 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3307      	adds	r3, #7
 8006b6e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f023 0307 	bic.w	r3, r3, #7
 8006b76:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b78:	68ba      	ldr	r2, [r7, #8]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	4a1f      	ldr	r2, [pc, #124]	; (8006bfc <prvHeapInit+0xac>)
 8006b80:	4413      	add	r3, r2
 8006b82:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b88:	4a1d      	ldr	r2, [pc, #116]	; (8006c00 <prvHeapInit+0xb0>)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8006b8e:	4b1c      	ldr	r3, [pc, #112]	; (8006c00 <prvHeapInit+0xb0>)
 8006b90:	2200      	movs	r2, #0
 8006b92:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	4413      	add	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8006b9c:	2208      	movs	r2, #8
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	1a9b      	subs	r3, r3, r2
 8006ba2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f023 0307 	bic.w	r3, r3, #7
 8006baa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	4a15      	ldr	r2, [pc, #84]	; (8006c04 <prvHeapInit+0xb4>)
 8006bb0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006bb2:	4b14      	ldr	r3, [pc, #80]	; (8006c04 <prvHeapInit+0xb4>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8006bba:	4b12      	ldr	r3, [pc, #72]	; (8006c04 <prvHeapInit+0xb4>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	1ad2      	subs	r2, r2, r3
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006bd0:	4b0c      	ldr	r3, [pc, #48]	; (8006c04 <prvHeapInit+0xb4>)
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	4a0a      	ldr	r2, [pc, #40]	; (8006c08 <prvHeapInit+0xb8>)
 8006bde:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	4a09      	ldr	r2, [pc, #36]	; (8006c0c <prvHeapInit+0xbc>)
 8006be6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006be8:	4b09      	ldr	r3, [pc, #36]	; (8006c10 <prvHeapInit+0xc0>)
 8006bea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006bee:	601a      	str	r2, [r3, #0]
}
 8006bf0:	bf00      	nop
 8006bf2:	3714      	adds	r7, #20
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	20000214 	.word	0x20000214
 8006c00:	2000ca14 	.word	0x2000ca14
 8006c04:	2000ca1c 	.word	0x2000ca1c
 8006c08:	2000ca24 	.word	0x2000ca24
 8006c0c:	2000ca20 	.word	0x2000ca20
 8006c10:	2000ca30 	.word	0x2000ca30

08006c14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c1c:	4b28      	ldr	r3, [pc, #160]	; (8006cc0 <prvInsertBlockIntoFreeList+0xac>)
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	e002      	b.n	8006c28 <prvInsertBlockIntoFreeList+0x14>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d8f7      	bhi.n	8006c22 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d108      	bne.n	8006c56 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	441a      	add	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	441a      	add	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d118      	bne.n	8006c9c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	4b15      	ldr	r3, [pc, #84]	; (8006cc4 <prvInsertBlockIntoFreeList+0xb0>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d00d      	beq.n	8006c92 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685a      	ldr	r2, [r3, #4]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	441a      	add	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	601a      	str	r2, [r3, #0]
 8006c90:	e008      	b.n	8006ca4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c92:	4b0c      	ldr	r3, [pc, #48]	; (8006cc4 <prvInsertBlockIntoFreeList+0xb0>)
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	601a      	str	r2, [r3, #0]
 8006c9a:	e003      	b.n	8006ca4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d002      	beq.n	8006cb2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006cb2:	bf00      	nop
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	2000ca14 	.word	0x2000ca14
 8006cc4:	2000ca1c 	.word	0x2000ca1c

08006cc8 <__libc_init_array>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	4d0d      	ldr	r5, [pc, #52]	; (8006d00 <__libc_init_array+0x38>)
 8006ccc:	4c0d      	ldr	r4, [pc, #52]	; (8006d04 <__libc_init_array+0x3c>)
 8006cce:	1b64      	subs	r4, r4, r5
 8006cd0:	10a4      	asrs	r4, r4, #2
 8006cd2:	2600      	movs	r6, #0
 8006cd4:	42a6      	cmp	r6, r4
 8006cd6:	d109      	bne.n	8006cec <__libc_init_array+0x24>
 8006cd8:	4d0b      	ldr	r5, [pc, #44]	; (8006d08 <__libc_init_array+0x40>)
 8006cda:	4c0c      	ldr	r4, [pc, #48]	; (8006d0c <__libc_init_array+0x44>)
 8006cdc:	f000 fc5c 	bl	8007598 <_init>
 8006ce0:	1b64      	subs	r4, r4, r5
 8006ce2:	10a4      	asrs	r4, r4, #2
 8006ce4:	2600      	movs	r6, #0
 8006ce6:	42a6      	cmp	r6, r4
 8006ce8:	d105      	bne.n	8006cf6 <__libc_init_array+0x2e>
 8006cea:	bd70      	pop	{r4, r5, r6, pc}
 8006cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cf0:	4798      	blx	r3
 8006cf2:	3601      	adds	r6, #1
 8006cf4:	e7ee      	b.n	8006cd4 <__libc_init_array+0xc>
 8006cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cfa:	4798      	blx	r3
 8006cfc:	3601      	adds	r6, #1
 8006cfe:	e7f2      	b.n	8006ce6 <__libc_init_array+0x1e>
 8006d00:	08007680 	.word	0x08007680
 8006d04:	08007680 	.word	0x08007680
 8006d08:	08007680 	.word	0x08007680
 8006d0c:	08007684 	.word	0x08007684

08006d10 <memcpy>:
 8006d10:	440a      	add	r2, r1
 8006d12:	4291      	cmp	r1, r2
 8006d14:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d18:	d100      	bne.n	8006d1c <memcpy+0xc>
 8006d1a:	4770      	bx	lr
 8006d1c:	b510      	push	{r4, lr}
 8006d1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d26:	4291      	cmp	r1, r2
 8006d28:	d1f9      	bne.n	8006d1e <memcpy+0xe>
 8006d2a:	bd10      	pop	{r4, pc}

08006d2c <memset>:
 8006d2c:	4402      	add	r2, r0
 8006d2e:	4603      	mov	r3, r0
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d100      	bne.n	8006d36 <memset+0xa>
 8006d34:	4770      	bx	lr
 8006d36:	f803 1b01 	strb.w	r1, [r3], #1
 8006d3a:	e7f9      	b.n	8006d30 <memset+0x4>

08006d3c <siprintf>:
 8006d3c:	b40e      	push	{r1, r2, r3}
 8006d3e:	b500      	push	{lr}
 8006d40:	b09c      	sub	sp, #112	; 0x70
 8006d42:	ab1d      	add	r3, sp, #116	; 0x74
 8006d44:	9002      	str	r0, [sp, #8]
 8006d46:	9006      	str	r0, [sp, #24]
 8006d48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d4c:	4809      	ldr	r0, [pc, #36]	; (8006d74 <siprintf+0x38>)
 8006d4e:	9107      	str	r1, [sp, #28]
 8006d50:	9104      	str	r1, [sp, #16]
 8006d52:	4909      	ldr	r1, [pc, #36]	; (8006d78 <siprintf+0x3c>)
 8006d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d58:	9105      	str	r1, [sp, #20]
 8006d5a:	6800      	ldr	r0, [r0, #0]
 8006d5c:	9301      	str	r3, [sp, #4]
 8006d5e:	a902      	add	r1, sp, #8
 8006d60:	f000 f868 	bl	8006e34 <_svfiprintf_r>
 8006d64:	9b02      	ldr	r3, [sp, #8]
 8006d66:	2200      	movs	r2, #0
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	b01c      	add	sp, #112	; 0x70
 8006d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d70:	b003      	add	sp, #12
 8006d72:	4770      	bx	lr
 8006d74:	20000020 	.word	0x20000020
 8006d78:	ffff0208 	.word	0xffff0208

08006d7c <__ssputs_r>:
 8006d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d80:	688e      	ldr	r6, [r1, #8]
 8006d82:	429e      	cmp	r6, r3
 8006d84:	4682      	mov	sl, r0
 8006d86:	460c      	mov	r4, r1
 8006d88:	4690      	mov	r8, r2
 8006d8a:	461f      	mov	r7, r3
 8006d8c:	d838      	bhi.n	8006e00 <__ssputs_r+0x84>
 8006d8e:	898a      	ldrh	r2, [r1, #12]
 8006d90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d94:	d032      	beq.n	8006dfc <__ssputs_r+0x80>
 8006d96:	6825      	ldr	r5, [r4, #0]
 8006d98:	6909      	ldr	r1, [r1, #16]
 8006d9a:	eba5 0901 	sub.w	r9, r5, r1
 8006d9e:	6965      	ldr	r5, [r4, #20]
 8006da0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006da4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006da8:	3301      	adds	r3, #1
 8006daa:	444b      	add	r3, r9
 8006dac:	106d      	asrs	r5, r5, #1
 8006dae:	429d      	cmp	r5, r3
 8006db0:	bf38      	it	cc
 8006db2:	461d      	movcc	r5, r3
 8006db4:	0553      	lsls	r3, r2, #21
 8006db6:	d531      	bpl.n	8006e1c <__ssputs_r+0xa0>
 8006db8:	4629      	mov	r1, r5
 8006dba:	f000 fb39 	bl	8007430 <_malloc_r>
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	b950      	cbnz	r0, 8006dd8 <__ssputs_r+0x5c>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	f8ca 3000 	str.w	r3, [sl]
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dce:	81a3      	strh	r3, [r4, #12]
 8006dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd8:	6921      	ldr	r1, [r4, #16]
 8006dda:	464a      	mov	r2, r9
 8006ddc:	f7ff ff98 	bl	8006d10 <memcpy>
 8006de0:	89a3      	ldrh	r3, [r4, #12]
 8006de2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dea:	81a3      	strh	r3, [r4, #12]
 8006dec:	6126      	str	r6, [r4, #16]
 8006dee:	6165      	str	r5, [r4, #20]
 8006df0:	444e      	add	r6, r9
 8006df2:	eba5 0509 	sub.w	r5, r5, r9
 8006df6:	6026      	str	r6, [r4, #0]
 8006df8:	60a5      	str	r5, [r4, #8]
 8006dfa:	463e      	mov	r6, r7
 8006dfc:	42be      	cmp	r6, r7
 8006dfe:	d900      	bls.n	8006e02 <__ssputs_r+0x86>
 8006e00:	463e      	mov	r6, r7
 8006e02:	4632      	mov	r2, r6
 8006e04:	6820      	ldr	r0, [r4, #0]
 8006e06:	4641      	mov	r1, r8
 8006e08:	f000 faa8 	bl	800735c <memmove>
 8006e0c:	68a3      	ldr	r3, [r4, #8]
 8006e0e:	6822      	ldr	r2, [r4, #0]
 8006e10:	1b9b      	subs	r3, r3, r6
 8006e12:	4432      	add	r2, r6
 8006e14:	60a3      	str	r3, [r4, #8]
 8006e16:	6022      	str	r2, [r4, #0]
 8006e18:	2000      	movs	r0, #0
 8006e1a:	e7db      	b.n	8006dd4 <__ssputs_r+0x58>
 8006e1c:	462a      	mov	r2, r5
 8006e1e:	f000 fb61 	bl	80074e4 <_realloc_r>
 8006e22:	4606      	mov	r6, r0
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d1e1      	bne.n	8006dec <__ssputs_r+0x70>
 8006e28:	6921      	ldr	r1, [r4, #16]
 8006e2a:	4650      	mov	r0, sl
 8006e2c:	f000 fab0 	bl	8007390 <_free_r>
 8006e30:	e7c7      	b.n	8006dc2 <__ssputs_r+0x46>
	...

08006e34 <_svfiprintf_r>:
 8006e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e38:	4698      	mov	r8, r3
 8006e3a:	898b      	ldrh	r3, [r1, #12]
 8006e3c:	061b      	lsls	r3, r3, #24
 8006e3e:	b09d      	sub	sp, #116	; 0x74
 8006e40:	4607      	mov	r7, r0
 8006e42:	460d      	mov	r5, r1
 8006e44:	4614      	mov	r4, r2
 8006e46:	d50e      	bpl.n	8006e66 <_svfiprintf_r+0x32>
 8006e48:	690b      	ldr	r3, [r1, #16]
 8006e4a:	b963      	cbnz	r3, 8006e66 <_svfiprintf_r+0x32>
 8006e4c:	2140      	movs	r1, #64	; 0x40
 8006e4e:	f000 faef 	bl	8007430 <_malloc_r>
 8006e52:	6028      	str	r0, [r5, #0]
 8006e54:	6128      	str	r0, [r5, #16]
 8006e56:	b920      	cbnz	r0, 8006e62 <_svfiprintf_r+0x2e>
 8006e58:	230c      	movs	r3, #12
 8006e5a:	603b      	str	r3, [r7, #0]
 8006e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e60:	e0d1      	b.n	8007006 <_svfiprintf_r+0x1d2>
 8006e62:	2340      	movs	r3, #64	; 0x40
 8006e64:	616b      	str	r3, [r5, #20]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9309      	str	r3, [sp, #36]	; 0x24
 8006e6a:	2320      	movs	r3, #32
 8006e6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e74:	2330      	movs	r3, #48	; 0x30
 8006e76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007020 <_svfiprintf_r+0x1ec>
 8006e7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e7e:	f04f 0901 	mov.w	r9, #1
 8006e82:	4623      	mov	r3, r4
 8006e84:	469a      	mov	sl, r3
 8006e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e8a:	b10a      	cbz	r2, 8006e90 <_svfiprintf_r+0x5c>
 8006e8c:	2a25      	cmp	r2, #37	; 0x25
 8006e8e:	d1f9      	bne.n	8006e84 <_svfiprintf_r+0x50>
 8006e90:	ebba 0b04 	subs.w	fp, sl, r4
 8006e94:	d00b      	beq.n	8006eae <_svfiprintf_r+0x7a>
 8006e96:	465b      	mov	r3, fp
 8006e98:	4622      	mov	r2, r4
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f7ff ff6d 	bl	8006d7c <__ssputs_r>
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f000 80aa 	beq.w	8006ffc <_svfiprintf_r+0x1c8>
 8006ea8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006eaa:	445a      	add	r2, fp
 8006eac:	9209      	str	r2, [sp, #36]	; 0x24
 8006eae:	f89a 3000 	ldrb.w	r3, [sl]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 80a2 	beq.w	8006ffc <_svfiprintf_r+0x1c8>
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f04f 32ff 	mov.w	r2, #4294967295
 8006ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ec2:	f10a 0a01 	add.w	sl, sl, #1
 8006ec6:	9304      	str	r3, [sp, #16]
 8006ec8:	9307      	str	r3, [sp, #28]
 8006eca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ece:	931a      	str	r3, [sp, #104]	; 0x68
 8006ed0:	4654      	mov	r4, sl
 8006ed2:	2205      	movs	r2, #5
 8006ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ed8:	4851      	ldr	r0, [pc, #324]	; (8007020 <_svfiprintf_r+0x1ec>)
 8006eda:	f7f9 f991 	bl	8000200 <memchr>
 8006ede:	9a04      	ldr	r2, [sp, #16]
 8006ee0:	b9d8      	cbnz	r0, 8006f1a <_svfiprintf_r+0xe6>
 8006ee2:	06d0      	lsls	r0, r2, #27
 8006ee4:	bf44      	itt	mi
 8006ee6:	2320      	movmi	r3, #32
 8006ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eec:	0711      	lsls	r1, r2, #28
 8006eee:	bf44      	itt	mi
 8006ef0:	232b      	movmi	r3, #43	; 0x2b
 8006ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8006efa:	2b2a      	cmp	r3, #42	; 0x2a
 8006efc:	d015      	beq.n	8006f2a <_svfiprintf_r+0xf6>
 8006efe:	9a07      	ldr	r2, [sp, #28]
 8006f00:	4654      	mov	r4, sl
 8006f02:	2000      	movs	r0, #0
 8006f04:	f04f 0c0a 	mov.w	ip, #10
 8006f08:	4621      	mov	r1, r4
 8006f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f0e:	3b30      	subs	r3, #48	; 0x30
 8006f10:	2b09      	cmp	r3, #9
 8006f12:	d94e      	bls.n	8006fb2 <_svfiprintf_r+0x17e>
 8006f14:	b1b0      	cbz	r0, 8006f44 <_svfiprintf_r+0x110>
 8006f16:	9207      	str	r2, [sp, #28]
 8006f18:	e014      	b.n	8006f44 <_svfiprintf_r+0x110>
 8006f1a:	eba0 0308 	sub.w	r3, r0, r8
 8006f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8006f22:	4313      	orrs	r3, r2
 8006f24:	9304      	str	r3, [sp, #16]
 8006f26:	46a2      	mov	sl, r4
 8006f28:	e7d2      	b.n	8006ed0 <_svfiprintf_r+0x9c>
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	1d19      	adds	r1, r3, #4
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	9103      	str	r1, [sp, #12]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	bfbb      	ittet	lt
 8006f36:	425b      	neglt	r3, r3
 8006f38:	f042 0202 	orrlt.w	r2, r2, #2
 8006f3c:	9307      	strge	r3, [sp, #28]
 8006f3e:	9307      	strlt	r3, [sp, #28]
 8006f40:	bfb8      	it	lt
 8006f42:	9204      	strlt	r2, [sp, #16]
 8006f44:	7823      	ldrb	r3, [r4, #0]
 8006f46:	2b2e      	cmp	r3, #46	; 0x2e
 8006f48:	d10c      	bne.n	8006f64 <_svfiprintf_r+0x130>
 8006f4a:	7863      	ldrb	r3, [r4, #1]
 8006f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8006f4e:	d135      	bne.n	8006fbc <_svfiprintf_r+0x188>
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	1d1a      	adds	r2, r3, #4
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	9203      	str	r2, [sp, #12]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bfb8      	it	lt
 8006f5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f60:	3402      	adds	r4, #2
 8006f62:	9305      	str	r3, [sp, #20]
 8006f64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007030 <_svfiprintf_r+0x1fc>
 8006f68:	7821      	ldrb	r1, [r4, #0]
 8006f6a:	2203      	movs	r2, #3
 8006f6c:	4650      	mov	r0, sl
 8006f6e:	f7f9 f947 	bl	8000200 <memchr>
 8006f72:	b140      	cbz	r0, 8006f86 <_svfiprintf_r+0x152>
 8006f74:	2340      	movs	r3, #64	; 0x40
 8006f76:	eba0 000a 	sub.w	r0, r0, sl
 8006f7a:	fa03 f000 	lsl.w	r0, r3, r0
 8006f7e:	9b04      	ldr	r3, [sp, #16]
 8006f80:	4303      	orrs	r3, r0
 8006f82:	3401      	adds	r4, #1
 8006f84:	9304      	str	r3, [sp, #16]
 8006f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f8a:	4826      	ldr	r0, [pc, #152]	; (8007024 <_svfiprintf_r+0x1f0>)
 8006f8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f90:	2206      	movs	r2, #6
 8006f92:	f7f9 f935 	bl	8000200 <memchr>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d038      	beq.n	800700c <_svfiprintf_r+0x1d8>
 8006f9a:	4b23      	ldr	r3, [pc, #140]	; (8007028 <_svfiprintf_r+0x1f4>)
 8006f9c:	bb1b      	cbnz	r3, 8006fe6 <_svfiprintf_r+0x1b2>
 8006f9e:	9b03      	ldr	r3, [sp, #12]
 8006fa0:	3307      	adds	r3, #7
 8006fa2:	f023 0307 	bic.w	r3, r3, #7
 8006fa6:	3308      	adds	r3, #8
 8006fa8:	9303      	str	r3, [sp, #12]
 8006faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fac:	4433      	add	r3, r6
 8006fae:	9309      	str	r3, [sp, #36]	; 0x24
 8006fb0:	e767      	b.n	8006e82 <_svfiprintf_r+0x4e>
 8006fb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	2001      	movs	r0, #1
 8006fba:	e7a5      	b.n	8006f08 <_svfiprintf_r+0xd4>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	3401      	adds	r4, #1
 8006fc0:	9305      	str	r3, [sp, #20]
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	f04f 0c0a 	mov.w	ip, #10
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fce:	3a30      	subs	r2, #48	; 0x30
 8006fd0:	2a09      	cmp	r2, #9
 8006fd2:	d903      	bls.n	8006fdc <_svfiprintf_r+0x1a8>
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0c5      	beq.n	8006f64 <_svfiprintf_r+0x130>
 8006fd8:	9105      	str	r1, [sp, #20]
 8006fda:	e7c3      	b.n	8006f64 <_svfiprintf_r+0x130>
 8006fdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e7f0      	b.n	8006fc8 <_svfiprintf_r+0x194>
 8006fe6:	ab03      	add	r3, sp, #12
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	462a      	mov	r2, r5
 8006fec:	4b0f      	ldr	r3, [pc, #60]	; (800702c <_svfiprintf_r+0x1f8>)
 8006fee:	a904      	add	r1, sp, #16
 8006ff0:	4638      	mov	r0, r7
 8006ff2:	f3af 8000 	nop.w
 8006ff6:	1c42      	adds	r2, r0, #1
 8006ff8:	4606      	mov	r6, r0
 8006ffa:	d1d6      	bne.n	8006faa <_svfiprintf_r+0x176>
 8006ffc:	89ab      	ldrh	r3, [r5, #12]
 8006ffe:	065b      	lsls	r3, r3, #25
 8007000:	f53f af2c 	bmi.w	8006e5c <_svfiprintf_r+0x28>
 8007004:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007006:	b01d      	add	sp, #116	; 0x74
 8007008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800700c:	ab03      	add	r3, sp, #12
 800700e:	9300      	str	r3, [sp, #0]
 8007010:	462a      	mov	r2, r5
 8007012:	4b06      	ldr	r3, [pc, #24]	; (800702c <_svfiprintf_r+0x1f8>)
 8007014:	a904      	add	r1, sp, #16
 8007016:	4638      	mov	r0, r7
 8007018:	f000 f87a 	bl	8007110 <_printf_i>
 800701c:	e7eb      	b.n	8006ff6 <_svfiprintf_r+0x1c2>
 800701e:	bf00      	nop
 8007020:	08007644 	.word	0x08007644
 8007024:	0800764e 	.word	0x0800764e
 8007028:	00000000 	.word	0x00000000
 800702c:	08006d7d 	.word	0x08006d7d
 8007030:	0800764a 	.word	0x0800764a

08007034 <_printf_common>:
 8007034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007038:	4616      	mov	r6, r2
 800703a:	4699      	mov	r9, r3
 800703c:	688a      	ldr	r2, [r1, #8]
 800703e:	690b      	ldr	r3, [r1, #16]
 8007040:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007044:	4293      	cmp	r3, r2
 8007046:	bfb8      	it	lt
 8007048:	4613      	movlt	r3, r2
 800704a:	6033      	str	r3, [r6, #0]
 800704c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007050:	4607      	mov	r7, r0
 8007052:	460c      	mov	r4, r1
 8007054:	b10a      	cbz	r2, 800705a <_printf_common+0x26>
 8007056:	3301      	adds	r3, #1
 8007058:	6033      	str	r3, [r6, #0]
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	0699      	lsls	r1, r3, #26
 800705e:	bf42      	ittt	mi
 8007060:	6833      	ldrmi	r3, [r6, #0]
 8007062:	3302      	addmi	r3, #2
 8007064:	6033      	strmi	r3, [r6, #0]
 8007066:	6825      	ldr	r5, [r4, #0]
 8007068:	f015 0506 	ands.w	r5, r5, #6
 800706c:	d106      	bne.n	800707c <_printf_common+0x48>
 800706e:	f104 0a19 	add.w	sl, r4, #25
 8007072:	68e3      	ldr	r3, [r4, #12]
 8007074:	6832      	ldr	r2, [r6, #0]
 8007076:	1a9b      	subs	r3, r3, r2
 8007078:	42ab      	cmp	r3, r5
 800707a:	dc26      	bgt.n	80070ca <_printf_common+0x96>
 800707c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007080:	1e13      	subs	r3, r2, #0
 8007082:	6822      	ldr	r2, [r4, #0]
 8007084:	bf18      	it	ne
 8007086:	2301      	movne	r3, #1
 8007088:	0692      	lsls	r2, r2, #26
 800708a:	d42b      	bmi.n	80070e4 <_printf_common+0xb0>
 800708c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007090:	4649      	mov	r1, r9
 8007092:	4638      	mov	r0, r7
 8007094:	47c0      	blx	r8
 8007096:	3001      	adds	r0, #1
 8007098:	d01e      	beq.n	80070d8 <_printf_common+0xa4>
 800709a:	6823      	ldr	r3, [r4, #0]
 800709c:	68e5      	ldr	r5, [r4, #12]
 800709e:	6832      	ldr	r2, [r6, #0]
 80070a0:	f003 0306 	and.w	r3, r3, #6
 80070a4:	2b04      	cmp	r3, #4
 80070a6:	bf08      	it	eq
 80070a8:	1aad      	subeq	r5, r5, r2
 80070aa:	68a3      	ldr	r3, [r4, #8]
 80070ac:	6922      	ldr	r2, [r4, #16]
 80070ae:	bf0c      	ite	eq
 80070b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070b4:	2500      	movne	r5, #0
 80070b6:	4293      	cmp	r3, r2
 80070b8:	bfc4      	itt	gt
 80070ba:	1a9b      	subgt	r3, r3, r2
 80070bc:	18ed      	addgt	r5, r5, r3
 80070be:	2600      	movs	r6, #0
 80070c0:	341a      	adds	r4, #26
 80070c2:	42b5      	cmp	r5, r6
 80070c4:	d11a      	bne.n	80070fc <_printf_common+0xc8>
 80070c6:	2000      	movs	r0, #0
 80070c8:	e008      	b.n	80070dc <_printf_common+0xa8>
 80070ca:	2301      	movs	r3, #1
 80070cc:	4652      	mov	r2, sl
 80070ce:	4649      	mov	r1, r9
 80070d0:	4638      	mov	r0, r7
 80070d2:	47c0      	blx	r8
 80070d4:	3001      	adds	r0, #1
 80070d6:	d103      	bne.n	80070e0 <_printf_common+0xac>
 80070d8:	f04f 30ff 	mov.w	r0, #4294967295
 80070dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e0:	3501      	adds	r5, #1
 80070e2:	e7c6      	b.n	8007072 <_printf_common+0x3e>
 80070e4:	18e1      	adds	r1, r4, r3
 80070e6:	1c5a      	adds	r2, r3, #1
 80070e8:	2030      	movs	r0, #48	; 0x30
 80070ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070ee:	4422      	add	r2, r4
 80070f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070f8:	3302      	adds	r3, #2
 80070fa:	e7c7      	b.n	800708c <_printf_common+0x58>
 80070fc:	2301      	movs	r3, #1
 80070fe:	4622      	mov	r2, r4
 8007100:	4649      	mov	r1, r9
 8007102:	4638      	mov	r0, r7
 8007104:	47c0      	blx	r8
 8007106:	3001      	adds	r0, #1
 8007108:	d0e6      	beq.n	80070d8 <_printf_common+0xa4>
 800710a:	3601      	adds	r6, #1
 800710c:	e7d9      	b.n	80070c2 <_printf_common+0x8e>
	...

08007110 <_printf_i>:
 8007110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007114:	460c      	mov	r4, r1
 8007116:	4691      	mov	r9, r2
 8007118:	7e27      	ldrb	r7, [r4, #24]
 800711a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800711c:	2f78      	cmp	r7, #120	; 0x78
 800711e:	4680      	mov	r8, r0
 8007120:	469a      	mov	sl, r3
 8007122:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007126:	d807      	bhi.n	8007138 <_printf_i+0x28>
 8007128:	2f62      	cmp	r7, #98	; 0x62
 800712a:	d80a      	bhi.n	8007142 <_printf_i+0x32>
 800712c:	2f00      	cmp	r7, #0
 800712e:	f000 80d8 	beq.w	80072e2 <_printf_i+0x1d2>
 8007132:	2f58      	cmp	r7, #88	; 0x58
 8007134:	f000 80a3 	beq.w	800727e <_printf_i+0x16e>
 8007138:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800713c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007140:	e03a      	b.n	80071b8 <_printf_i+0xa8>
 8007142:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007146:	2b15      	cmp	r3, #21
 8007148:	d8f6      	bhi.n	8007138 <_printf_i+0x28>
 800714a:	a001      	add	r0, pc, #4	; (adr r0, 8007150 <_printf_i+0x40>)
 800714c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007150:	080071a9 	.word	0x080071a9
 8007154:	080071bd 	.word	0x080071bd
 8007158:	08007139 	.word	0x08007139
 800715c:	08007139 	.word	0x08007139
 8007160:	08007139 	.word	0x08007139
 8007164:	08007139 	.word	0x08007139
 8007168:	080071bd 	.word	0x080071bd
 800716c:	08007139 	.word	0x08007139
 8007170:	08007139 	.word	0x08007139
 8007174:	08007139 	.word	0x08007139
 8007178:	08007139 	.word	0x08007139
 800717c:	080072c9 	.word	0x080072c9
 8007180:	080071ed 	.word	0x080071ed
 8007184:	080072ab 	.word	0x080072ab
 8007188:	08007139 	.word	0x08007139
 800718c:	08007139 	.word	0x08007139
 8007190:	080072eb 	.word	0x080072eb
 8007194:	08007139 	.word	0x08007139
 8007198:	080071ed 	.word	0x080071ed
 800719c:	08007139 	.word	0x08007139
 80071a0:	08007139 	.word	0x08007139
 80071a4:	080072b3 	.word	0x080072b3
 80071a8:	680b      	ldr	r3, [r1, #0]
 80071aa:	1d1a      	adds	r2, r3, #4
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	600a      	str	r2, [r1, #0]
 80071b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80071b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071b8:	2301      	movs	r3, #1
 80071ba:	e0a3      	b.n	8007304 <_printf_i+0x1f4>
 80071bc:	6825      	ldr	r5, [r4, #0]
 80071be:	6808      	ldr	r0, [r1, #0]
 80071c0:	062e      	lsls	r6, r5, #24
 80071c2:	f100 0304 	add.w	r3, r0, #4
 80071c6:	d50a      	bpl.n	80071de <_printf_i+0xce>
 80071c8:	6805      	ldr	r5, [r0, #0]
 80071ca:	600b      	str	r3, [r1, #0]
 80071cc:	2d00      	cmp	r5, #0
 80071ce:	da03      	bge.n	80071d8 <_printf_i+0xc8>
 80071d0:	232d      	movs	r3, #45	; 0x2d
 80071d2:	426d      	negs	r5, r5
 80071d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071d8:	485e      	ldr	r0, [pc, #376]	; (8007354 <_printf_i+0x244>)
 80071da:	230a      	movs	r3, #10
 80071dc:	e019      	b.n	8007212 <_printf_i+0x102>
 80071de:	f015 0f40 	tst.w	r5, #64	; 0x40
 80071e2:	6805      	ldr	r5, [r0, #0]
 80071e4:	600b      	str	r3, [r1, #0]
 80071e6:	bf18      	it	ne
 80071e8:	b22d      	sxthne	r5, r5
 80071ea:	e7ef      	b.n	80071cc <_printf_i+0xbc>
 80071ec:	680b      	ldr	r3, [r1, #0]
 80071ee:	6825      	ldr	r5, [r4, #0]
 80071f0:	1d18      	adds	r0, r3, #4
 80071f2:	6008      	str	r0, [r1, #0]
 80071f4:	0628      	lsls	r0, r5, #24
 80071f6:	d501      	bpl.n	80071fc <_printf_i+0xec>
 80071f8:	681d      	ldr	r5, [r3, #0]
 80071fa:	e002      	b.n	8007202 <_printf_i+0xf2>
 80071fc:	0669      	lsls	r1, r5, #25
 80071fe:	d5fb      	bpl.n	80071f8 <_printf_i+0xe8>
 8007200:	881d      	ldrh	r5, [r3, #0]
 8007202:	4854      	ldr	r0, [pc, #336]	; (8007354 <_printf_i+0x244>)
 8007204:	2f6f      	cmp	r7, #111	; 0x6f
 8007206:	bf0c      	ite	eq
 8007208:	2308      	moveq	r3, #8
 800720a:	230a      	movne	r3, #10
 800720c:	2100      	movs	r1, #0
 800720e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007212:	6866      	ldr	r6, [r4, #4]
 8007214:	60a6      	str	r6, [r4, #8]
 8007216:	2e00      	cmp	r6, #0
 8007218:	bfa2      	ittt	ge
 800721a:	6821      	ldrge	r1, [r4, #0]
 800721c:	f021 0104 	bicge.w	r1, r1, #4
 8007220:	6021      	strge	r1, [r4, #0]
 8007222:	b90d      	cbnz	r5, 8007228 <_printf_i+0x118>
 8007224:	2e00      	cmp	r6, #0
 8007226:	d04d      	beq.n	80072c4 <_printf_i+0x1b4>
 8007228:	4616      	mov	r6, r2
 800722a:	fbb5 f1f3 	udiv	r1, r5, r3
 800722e:	fb03 5711 	mls	r7, r3, r1, r5
 8007232:	5dc7      	ldrb	r7, [r0, r7]
 8007234:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007238:	462f      	mov	r7, r5
 800723a:	42bb      	cmp	r3, r7
 800723c:	460d      	mov	r5, r1
 800723e:	d9f4      	bls.n	800722a <_printf_i+0x11a>
 8007240:	2b08      	cmp	r3, #8
 8007242:	d10b      	bne.n	800725c <_printf_i+0x14c>
 8007244:	6823      	ldr	r3, [r4, #0]
 8007246:	07df      	lsls	r7, r3, #31
 8007248:	d508      	bpl.n	800725c <_printf_i+0x14c>
 800724a:	6923      	ldr	r3, [r4, #16]
 800724c:	6861      	ldr	r1, [r4, #4]
 800724e:	4299      	cmp	r1, r3
 8007250:	bfde      	ittt	le
 8007252:	2330      	movle	r3, #48	; 0x30
 8007254:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007258:	f106 36ff 	addle.w	r6, r6, #4294967295
 800725c:	1b92      	subs	r2, r2, r6
 800725e:	6122      	str	r2, [r4, #16]
 8007260:	f8cd a000 	str.w	sl, [sp]
 8007264:	464b      	mov	r3, r9
 8007266:	aa03      	add	r2, sp, #12
 8007268:	4621      	mov	r1, r4
 800726a:	4640      	mov	r0, r8
 800726c:	f7ff fee2 	bl	8007034 <_printf_common>
 8007270:	3001      	adds	r0, #1
 8007272:	d14c      	bne.n	800730e <_printf_i+0x1fe>
 8007274:	f04f 30ff 	mov.w	r0, #4294967295
 8007278:	b004      	add	sp, #16
 800727a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800727e:	4835      	ldr	r0, [pc, #212]	; (8007354 <_printf_i+0x244>)
 8007280:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	680e      	ldr	r6, [r1, #0]
 8007288:	061f      	lsls	r7, r3, #24
 800728a:	f856 5b04 	ldr.w	r5, [r6], #4
 800728e:	600e      	str	r6, [r1, #0]
 8007290:	d514      	bpl.n	80072bc <_printf_i+0x1ac>
 8007292:	07d9      	lsls	r1, r3, #31
 8007294:	bf44      	itt	mi
 8007296:	f043 0320 	orrmi.w	r3, r3, #32
 800729a:	6023      	strmi	r3, [r4, #0]
 800729c:	b91d      	cbnz	r5, 80072a6 <_printf_i+0x196>
 800729e:	6823      	ldr	r3, [r4, #0]
 80072a0:	f023 0320 	bic.w	r3, r3, #32
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	2310      	movs	r3, #16
 80072a8:	e7b0      	b.n	800720c <_printf_i+0xfc>
 80072aa:	6823      	ldr	r3, [r4, #0]
 80072ac:	f043 0320 	orr.w	r3, r3, #32
 80072b0:	6023      	str	r3, [r4, #0]
 80072b2:	2378      	movs	r3, #120	; 0x78
 80072b4:	4828      	ldr	r0, [pc, #160]	; (8007358 <_printf_i+0x248>)
 80072b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072ba:	e7e3      	b.n	8007284 <_printf_i+0x174>
 80072bc:	065e      	lsls	r6, r3, #25
 80072be:	bf48      	it	mi
 80072c0:	b2ad      	uxthmi	r5, r5
 80072c2:	e7e6      	b.n	8007292 <_printf_i+0x182>
 80072c4:	4616      	mov	r6, r2
 80072c6:	e7bb      	b.n	8007240 <_printf_i+0x130>
 80072c8:	680b      	ldr	r3, [r1, #0]
 80072ca:	6826      	ldr	r6, [r4, #0]
 80072cc:	6960      	ldr	r0, [r4, #20]
 80072ce:	1d1d      	adds	r5, r3, #4
 80072d0:	600d      	str	r5, [r1, #0]
 80072d2:	0635      	lsls	r5, r6, #24
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	d501      	bpl.n	80072dc <_printf_i+0x1cc>
 80072d8:	6018      	str	r0, [r3, #0]
 80072da:	e002      	b.n	80072e2 <_printf_i+0x1d2>
 80072dc:	0671      	lsls	r1, r6, #25
 80072de:	d5fb      	bpl.n	80072d8 <_printf_i+0x1c8>
 80072e0:	8018      	strh	r0, [r3, #0]
 80072e2:	2300      	movs	r3, #0
 80072e4:	6123      	str	r3, [r4, #16]
 80072e6:	4616      	mov	r6, r2
 80072e8:	e7ba      	b.n	8007260 <_printf_i+0x150>
 80072ea:	680b      	ldr	r3, [r1, #0]
 80072ec:	1d1a      	adds	r2, r3, #4
 80072ee:	600a      	str	r2, [r1, #0]
 80072f0:	681e      	ldr	r6, [r3, #0]
 80072f2:	6862      	ldr	r2, [r4, #4]
 80072f4:	2100      	movs	r1, #0
 80072f6:	4630      	mov	r0, r6
 80072f8:	f7f8 ff82 	bl	8000200 <memchr>
 80072fc:	b108      	cbz	r0, 8007302 <_printf_i+0x1f2>
 80072fe:	1b80      	subs	r0, r0, r6
 8007300:	6060      	str	r0, [r4, #4]
 8007302:	6863      	ldr	r3, [r4, #4]
 8007304:	6123      	str	r3, [r4, #16]
 8007306:	2300      	movs	r3, #0
 8007308:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800730c:	e7a8      	b.n	8007260 <_printf_i+0x150>
 800730e:	6923      	ldr	r3, [r4, #16]
 8007310:	4632      	mov	r2, r6
 8007312:	4649      	mov	r1, r9
 8007314:	4640      	mov	r0, r8
 8007316:	47d0      	blx	sl
 8007318:	3001      	adds	r0, #1
 800731a:	d0ab      	beq.n	8007274 <_printf_i+0x164>
 800731c:	6823      	ldr	r3, [r4, #0]
 800731e:	079b      	lsls	r3, r3, #30
 8007320:	d413      	bmi.n	800734a <_printf_i+0x23a>
 8007322:	68e0      	ldr	r0, [r4, #12]
 8007324:	9b03      	ldr	r3, [sp, #12]
 8007326:	4298      	cmp	r0, r3
 8007328:	bfb8      	it	lt
 800732a:	4618      	movlt	r0, r3
 800732c:	e7a4      	b.n	8007278 <_printf_i+0x168>
 800732e:	2301      	movs	r3, #1
 8007330:	4632      	mov	r2, r6
 8007332:	4649      	mov	r1, r9
 8007334:	4640      	mov	r0, r8
 8007336:	47d0      	blx	sl
 8007338:	3001      	adds	r0, #1
 800733a:	d09b      	beq.n	8007274 <_printf_i+0x164>
 800733c:	3501      	adds	r5, #1
 800733e:	68e3      	ldr	r3, [r4, #12]
 8007340:	9903      	ldr	r1, [sp, #12]
 8007342:	1a5b      	subs	r3, r3, r1
 8007344:	42ab      	cmp	r3, r5
 8007346:	dcf2      	bgt.n	800732e <_printf_i+0x21e>
 8007348:	e7eb      	b.n	8007322 <_printf_i+0x212>
 800734a:	2500      	movs	r5, #0
 800734c:	f104 0619 	add.w	r6, r4, #25
 8007350:	e7f5      	b.n	800733e <_printf_i+0x22e>
 8007352:	bf00      	nop
 8007354:	08007655 	.word	0x08007655
 8007358:	08007666 	.word	0x08007666

0800735c <memmove>:
 800735c:	4288      	cmp	r0, r1
 800735e:	b510      	push	{r4, lr}
 8007360:	eb01 0402 	add.w	r4, r1, r2
 8007364:	d902      	bls.n	800736c <memmove+0x10>
 8007366:	4284      	cmp	r4, r0
 8007368:	4623      	mov	r3, r4
 800736a:	d807      	bhi.n	800737c <memmove+0x20>
 800736c:	1e43      	subs	r3, r0, #1
 800736e:	42a1      	cmp	r1, r4
 8007370:	d008      	beq.n	8007384 <memmove+0x28>
 8007372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800737a:	e7f8      	b.n	800736e <memmove+0x12>
 800737c:	4402      	add	r2, r0
 800737e:	4601      	mov	r1, r0
 8007380:	428a      	cmp	r2, r1
 8007382:	d100      	bne.n	8007386 <memmove+0x2a>
 8007384:	bd10      	pop	{r4, pc}
 8007386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800738a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800738e:	e7f7      	b.n	8007380 <memmove+0x24>

08007390 <_free_r>:
 8007390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007392:	2900      	cmp	r1, #0
 8007394:	d048      	beq.n	8007428 <_free_r+0x98>
 8007396:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800739a:	9001      	str	r0, [sp, #4]
 800739c:	2b00      	cmp	r3, #0
 800739e:	f1a1 0404 	sub.w	r4, r1, #4
 80073a2:	bfb8      	it	lt
 80073a4:	18e4      	addlt	r4, r4, r3
 80073a6:	f000 f8d3 	bl	8007550 <__malloc_lock>
 80073aa:	4a20      	ldr	r2, [pc, #128]	; (800742c <_free_r+0x9c>)
 80073ac:	9801      	ldr	r0, [sp, #4]
 80073ae:	6813      	ldr	r3, [r2, #0]
 80073b0:	4615      	mov	r5, r2
 80073b2:	b933      	cbnz	r3, 80073c2 <_free_r+0x32>
 80073b4:	6063      	str	r3, [r4, #4]
 80073b6:	6014      	str	r4, [r2, #0]
 80073b8:	b003      	add	sp, #12
 80073ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073be:	f000 b8cd 	b.w	800755c <__malloc_unlock>
 80073c2:	42a3      	cmp	r3, r4
 80073c4:	d90b      	bls.n	80073de <_free_r+0x4e>
 80073c6:	6821      	ldr	r1, [r4, #0]
 80073c8:	1862      	adds	r2, r4, r1
 80073ca:	4293      	cmp	r3, r2
 80073cc:	bf04      	itt	eq
 80073ce:	681a      	ldreq	r2, [r3, #0]
 80073d0:	685b      	ldreq	r3, [r3, #4]
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	bf04      	itt	eq
 80073d6:	1852      	addeq	r2, r2, r1
 80073d8:	6022      	streq	r2, [r4, #0]
 80073da:	602c      	str	r4, [r5, #0]
 80073dc:	e7ec      	b.n	80073b8 <_free_r+0x28>
 80073de:	461a      	mov	r2, r3
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	b10b      	cbz	r3, 80073e8 <_free_r+0x58>
 80073e4:	42a3      	cmp	r3, r4
 80073e6:	d9fa      	bls.n	80073de <_free_r+0x4e>
 80073e8:	6811      	ldr	r1, [r2, #0]
 80073ea:	1855      	adds	r5, r2, r1
 80073ec:	42a5      	cmp	r5, r4
 80073ee:	d10b      	bne.n	8007408 <_free_r+0x78>
 80073f0:	6824      	ldr	r4, [r4, #0]
 80073f2:	4421      	add	r1, r4
 80073f4:	1854      	adds	r4, r2, r1
 80073f6:	42a3      	cmp	r3, r4
 80073f8:	6011      	str	r1, [r2, #0]
 80073fa:	d1dd      	bne.n	80073b8 <_free_r+0x28>
 80073fc:	681c      	ldr	r4, [r3, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	6053      	str	r3, [r2, #4]
 8007402:	4421      	add	r1, r4
 8007404:	6011      	str	r1, [r2, #0]
 8007406:	e7d7      	b.n	80073b8 <_free_r+0x28>
 8007408:	d902      	bls.n	8007410 <_free_r+0x80>
 800740a:	230c      	movs	r3, #12
 800740c:	6003      	str	r3, [r0, #0]
 800740e:	e7d3      	b.n	80073b8 <_free_r+0x28>
 8007410:	6825      	ldr	r5, [r4, #0]
 8007412:	1961      	adds	r1, r4, r5
 8007414:	428b      	cmp	r3, r1
 8007416:	bf04      	itt	eq
 8007418:	6819      	ldreq	r1, [r3, #0]
 800741a:	685b      	ldreq	r3, [r3, #4]
 800741c:	6063      	str	r3, [r4, #4]
 800741e:	bf04      	itt	eq
 8007420:	1949      	addeq	r1, r1, r5
 8007422:	6021      	streq	r1, [r4, #0]
 8007424:	6054      	str	r4, [r2, #4]
 8007426:	e7c7      	b.n	80073b8 <_free_r+0x28>
 8007428:	b003      	add	sp, #12
 800742a:	bd30      	pop	{r4, r5, pc}
 800742c:	2000ca34 	.word	0x2000ca34

08007430 <_malloc_r>:
 8007430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007432:	1ccd      	adds	r5, r1, #3
 8007434:	f025 0503 	bic.w	r5, r5, #3
 8007438:	3508      	adds	r5, #8
 800743a:	2d0c      	cmp	r5, #12
 800743c:	bf38      	it	cc
 800743e:	250c      	movcc	r5, #12
 8007440:	2d00      	cmp	r5, #0
 8007442:	4606      	mov	r6, r0
 8007444:	db01      	blt.n	800744a <_malloc_r+0x1a>
 8007446:	42a9      	cmp	r1, r5
 8007448:	d903      	bls.n	8007452 <_malloc_r+0x22>
 800744a:	230c      	movs	r3, #12
 800744c:	6033      	str	r3, [r6, #0]
 800744e:	2000      	movs	r0, #0
 8007450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007452:	f000 f87d 	bl	8007550 <__malloc_lock>
 8007456:	4921      	ldr	r1, [pc, #132]	; (80074dc <_malloc_r+0xac>)
 8007458:	680a      	ldr	r2, [r1, #0]
 800745a:	4614      	mov	r4, r2
 800745c:	b99c      	cbnz	r4, 8007486 <_malloc_r+0x56>
 800745e:	4f20      	ldr	r7, [pc, #128]	; (80074e0 <_malloc_r+0xb0>)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	b923      	cbnz	r3, 800746e <_malloc_r+0x3e>
 8007464:	4621      	mov	r1, r4
 8007466:	4630      	mov	r0, r6
 8007468:	f000 f862 	bl	8007530 <_sbrk_r>
 800746c:	6038      	str	r0, [r7, #0]
 800746e:	4629      	mov	r1, r5
 8007470:	4630      	mov	r0, r6
 8007472:	f000 f85d 	bl	8007530 <_sbrk_r>
 8007476:	1c43      	adds	r3, r0, #1
 8007478:	d123      	bne.n	80074c2 <_malloc_r+0x92>
 800747a:	230c      	movs	r3, #12
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	4630      	mov	r0, r6
 8007480:	f000 f86c 	bl	800755c <__malloc_unlock>
 8007484:	e7e3      	b.n	800744e <_malloc_r+0x1e>
 8007486:	6823      	ldr	r3, [r4, #0]
 8007488:	1b5b      	subs	r3, r3, r5
 800748a:	d417      	bmi.n	80074bc <_malloc_r+0x8c>
 800748c:	2b0b      	cmp	r3, #11
 800748e:	d903      	bls.n	8007498 <_malloc_r+0x68>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	441c      	add	r4, r3
 8007494:	6025      	str	r5, [r4, #0]
 8007496:	e004      	b.n	80074a2 <_malloc_r+0x72>
 8007498:	6863      	ldr	r3, [r4, #4]
 800749a:	42a2      	cmp	r2, r4
 800749c:	bf0c      	ite	eq
 800749e:	600b      	streq	r3, [r1, #0]
 80074a0:	6053      	strne	r3, [r2, #4]
 80074a2:	4630      	mov	r0, r6
 80074a4:	f000 f85a 	bl	800755c <__malloc_unlock>
 80074a8:	f104 000b 	add.w	r0, r4, #11
 80074ac:	1d23      	adds	r3, r4, #4
 80074ae:	f020 0007 	bic.w	r0, r0, #7
 80074b2:	1ac2      	subs	r2, r0, r3
 80074b4:	d0cc      	beq.n	8007450 <_malloc_r+0x20>
 80074b6:	1a1b      	subs	r3, r3, r0
 80074b8:	50a3      	str	r3, [r4, r2]
 80074ba:	e7c9      	b.n	8007450 <_malloc_r+0x20>
 80074bc:	4622      	mov	r2, r4
 80074be:	6864      	ldr	r4, [r4, #4]
 80074c0:	e7cc      	b.n	800745c <_malloc_r+0x2c>
 80074c2:	1cc4      	adds	r4, r0, #3
 80074c4:	f024 0403 	bic.w	r4, r4, #3
 80074c8:	42a0      	cmp	r0, r4
 80074ca:	d0e3      	beq.n	8007494 <_malloc_r+0x64>
 80074cc:	1a21      	subs	r1, r4, r0
 80074ce:	4630      	mov	r0, r6
 80074d0:	f000 f82e 	bl	8007530 <_sbrk_r>
 80074d4:	3001      	adds	r0, #1
 80074d6:	d1dd      	bne.n	8007494 <_malloc_r+0x64>
 80074d8:	e7cf      	b.n	800747a <_malloc_r+0x4a>
 80074da:	bf00      	nop
 80074dc:	2000ca34 	.word	0x2000ca34
 80074e0:	2000ca38 	.word	0x2000ca38

080074e4 <_realloc_r>:
 80074e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e6:	4607      	mov	r7, r0
 80074e8:	4614      	mov	r4, r2
 80074ea:	460e      	mov	r6, r1
 80074ec:	b921      	cbnz	r1, 80074f8 <_realloc_r+0x14>
 80074ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80074f2:	4611      	mov	r1, r2
 80074f4:	f7ff bf9c 	b.w	8007430 <_malloc_r>
 80074f8:	b922      	cbnz	r2, 8007504 <_realloc_r+0x20>
 80074fa:	f7ff ff49 	bl	8007390 <_free_r>
 80074fe:	4625      	mov	r5, r4
 8007500:	4628      	mov	r0, r5
 8007502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007504:	f000 f830 	bl	8007568 <_malloc_usable_size_r>
 8007508:	42a0      	cmp	r0, r4
 800750a:	d20f      	bcs.n	800752c <_realloc_r+0x48>
 800750c:	4621      	mov	r1, r4
 800750e:	4638      	mov	r0, r7
 8007510:	f7ff ff8e 	bl	8007430 <_malloc_r>
 8007514:	4605      	mov	r5, r0
 8007516:	2800      	cmp	r0, #0
 8007518:	d0f2      	beq.n	8007500 <_realloc_r+0x1c>
 800751a:	4631      	mov	r1, r6
 800751c:	4622      	mov	r2, r4
 800751e:	f7ff fbf7 	bl	8006d10 <memcpy>
 8007522:	4631      	mov	r1, r6
 8007524:	4638      	mov	r0, r7
 8007526:	f7ff ff33 	bl	8007390 <_free_r>
 800752a:	e7e9      	b.n	8007500 <_realloc_r+0x1c>
 800752c:	4635      	mov	r5, r6
 800752e:	e7e7      	b.n	8007500 <_realloc_r+0x1c>

08007530 <_sbrk_r>:
 8007530:	b538      	push	{r3, r4, r5, lr}
 8007532:	4d06      	ldr	r5, [pc, #24]	; (800754c <_sbrk_r+0x1c>)
 8007534:	2300      	movs	r3, #0
 8007536:	4604      	mov	r4, r0
 8007538:	4608      	mov	r0, r1
 800753a:	602b      	str	r3, [r5, #0]
 800753c:	f000 f81e 	bl	800757c <_sbrk>
 8007540:	1c43      	adds	r3, r0, #1
 8007542:	d102      	bne.n	800754a <_sbrk_r+0x1a>
 8007544:	682b      	ldr	r3, [r5, #0]
 8007546:	b103      	cbz	r3, 800754a <_sbrk_r+0x1a>
 8007548:	6023      	str	r3, [r4, #0]
 800754a:	bd38      	pop	{r3, r4, r5, pc}
 800754c:	2000cb5c 	.word	0x2000cb5c

08007550 <__malloc_lock>:
 8007550:	4801      	ldr	r0, [pc, #4]	; (8007558 <__malloc_lock+0x8>)
 8007552:	f000 b811 	b.w	8007578 <__retarget_lock_acquire_recursive>
 8007556:	bf00      	nop
 8007558:	2000cb64 	.word	0x2000cb64

0800755c <__malloc_unlock>:
 800755c:	4801      	ldr	r0, [pc, #4]	; (8007564 <__malloc_unlock+0x8>)
 800755e:	f000 b80c 	b.w	800757a <__retarget_lock_release_recursive>
 8007562:	bf00      	nop
 8007564:	2000cb64 	.word	0x2000cb64

08007568 <_malloc_usable_size_r>:
 8007568:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800756c:	1f18      	subs	r0, r3, #4
 800756e:	2b00      	cmp	r3, #0
 8007570:	bfbc      	itt	lt
 8007572:	580b      	ldrlt	r3, [r1, r0]
 8007574:	18c0      	addlt	r0, r0, r3
 8007576:	4770      	bx	lr

08007578 <__retarget_lock_acquire_recursive>:
 8007578:	4770      	bx	lr

0800757a <__retarget_lock_release_recursive>:
 800757a:	4770      	bx	lr

0800757c <_sbrk>:
 800757c:	4b04      	ldr	r3, [pc, #16]	; (8007590 <_sbrk+0x14>)
 800757e:	6819      	ldr	r1, [r3, #0]
 8007580:	4602      	mov	r2, r0
 8007582:	b909      	cbnz	r1, 8007588 <_sbrk+0xc>
 8007584:	4903      	ldr	r1, [pc, #12]	; (8007594 <_sbrk+0x18>)
 8007586:	6019      	str	r1, [r3, #0]
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	4402      	add	r2, r0
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	4770      	bx	lr
 8007590:	2000ca3c 	.word	0x2000ca3c
 8007594:	2000cb70 	.word	0x2000cb70

08007598 <_init>:
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	bf00      	nop
 800759c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800759e:	bc08      	pop	{r3}
 80075a0:	469e      	mov	lr, r3
 80075a2:	4770      	bx	lr

080075a4 <_fini>:
 80075a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a6:	bf00      	nop
 80075a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075aa:	bc08      	pop	{r3}
 80075ac:	469e      	mov	lr, r3
 80075ae:	4770      	bx	lr
