{
  "design": {
    "design_info": {
      "boundary_crc": "0x72B343DE58B870BA",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../riscv_microprocessor.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0_bram": "",
      "clk_wiz_0": "",
      "rst_clk_wiz_100M": "",
      "microprocessor_0": "",
      "smartconnect_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_0": "",
      "axi_gpio_0": "",
      "axi_gpio_1": ""
    },
    "interface_ports": {
      "dip_switches_16bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "dip_switches_16bits_tri_i",
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "led_16bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "led_16bits_tri_o",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Coe_File": {
            "value": "op_branch_test.coe"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "226.435"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "236.795"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "75.000"
          },
          "CLKOUT2_JITTER": {
            "value": "137.681"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "40.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "13.375"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "4"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_rst_clk_wiz_100M_0",
        "xci_path": "ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M",
        "has_run_ip_tcl": "true",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microprocessor_0": {
        "vlnv": "xilinx.com:module_ref:microprocessor:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_microprocessor_0_0",
        "xci_path": "ip/design_1_microprocessor_0_0/design_1_microprocessor_0_0.xci",
        "inst_hier_path": "microprocessor_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "microprocessor",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "D_M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "75000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "RUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "BUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "address_space_ref": "D_M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "D_M_AXI_AWID",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "D_M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "D_M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "D_M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "D_M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "D_M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "D_M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "D_M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "D_M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "D_M_AXI_AWUSER",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "D_M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "D_M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "D_M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "D_M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "D_M_AXI_WLAST",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "D_M_AXI_WUSER",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "D_M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "D_M_AXI_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "D_M_AXI_BID",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "D_M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "D_M_AXI_BUSER",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "D_M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "D_M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "D_M_AXI_ARID",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "D_M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "D_M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "D_M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "D_M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "D_M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "D_M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "D_M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "D_M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "D_M_AXI_ARUSER",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "D_M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "D_M_AXI_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "D_M_AXI_RID",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "D_M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "D_M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "D_M_AXI_RLAST",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "D_M_AXI_RUSER",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "D_M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "D_M_AXI_RREADY",
                "direction": "O"
              }
            }
          },
          "I_M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "75000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "1",
                "value_src": "auto"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "RUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "BUSER_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "address_space_ref": "I_M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "I_M_AXI_AWID",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "I_M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "I_M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "I_M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "I_M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "I_M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "I_M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "I_M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "I_M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWUSER": {
                "physical_name": "I_M_AXI_AWUSER",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "I_M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "I_M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "I_M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "I_M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "I_M_AXI_WLAST",
                "direction": "O"
              },
              "WUSER": {
                "physical_name": "I_M_AXI_WUSER",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "I_M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "I_M_AXI_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "I_M_AXI_BID",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "I_M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BUSER": {
                "physical_name": "I_M_AXI_BUSER",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "I_M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "I_M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "I_M_AXI_ARID",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "I_M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "I_M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "I_M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "I_M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "I_M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "I_M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "I_M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "I_M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARUSER": {
                "physical_name": "I_M_AXI_ARUSER",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "I_M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "I_M_AXI_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "I_M_AXI_RID",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "I_M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "I_M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "I_M_AXI_RLAST",
                "direction": "I"
              },
              "RUSER": {
                "physical_name": "I_M_AXI_RUSER",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "I_M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "I_M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "D_M_AXI:I_M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "75000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D_M_AXI": {
              "range": "4G",
              "width": "32"
            },
            "I_M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "27",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "design_1_axi_bram_ctrl_0_1",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "design_1_axi_bram_ctrl_1_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "has_run_ip_tcl": "true"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "dip_switches_16bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_0",
        "xci_path": "ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "led_16bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "axi_bram_ctrl_0_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "dip_switches_16bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "led_16bits",
          "axi_gpio_1/GPIO"
        ]
      },
      "microprocessor_0_D_M_AXI": {
        "interface_ports": [
          "microprocessor_0/D_M_AXI",
          "smartconnect_0/S00_AXI"
        ]
      },
      "microprocessor_0_I_M_AXI": {
        "interface_ports": [
          "microprocessor_0/I_M_AXI",
          "smartconnect_0/S01_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "microprocessor_0/CLK",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/interconnect_aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "rst_clk_wiz_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_100M/mb_reset",
          "microprocessor_0/RESET"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/microprocessor_0": {
        "address_spaces": {
          "D_M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          },
          "I_M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}