// `define YSYXSOC_TRACE_DEVICE 1'b1

`define DEVICE_CLINT_ADDR_L   32'h0200_0000
`define DEVICE_CLINT_SIZE     32'h0000_ffff
`define DEVICE_CLINT_ADDR_H   (`DEVICE_CLINT_ADDR_L + `DEVICE_CLINT_SIZE)

`define DEVICE_CHIPLINK_ADDR_L   32'hc000_0000
`define DEVICE_CHIPLINK_SIZE     32'h2fff_ffff
`define DEVICE_CHIPLINK_ADDR_H   (`DEVICE_CHIPLINK_ADDR_L + `DEVICE_CHIPLINK_SIZE)

`define DEVICE_FLASH_ADDR_L   32'h3000_0000
`define DEVICE_FLASH_SIZE     32'h0fff_ffff
`define DEVICE_FLASH_ADDR_MASK   32'hffff_e000
`define DEVICE_FLASH_ADDR_H   (`DEVICE_FLASH_ADDR_L + `DEVICE_FLASH_SIZE)

`define DEVICE_SRAM_ADDR_L   32'h0f00_0000
`define DEVICE_SRAM_SIZE     32'h0000_1fff
`define DEVICE_SRAM_ADDR_MASK   32'hffff_e000
`define DEVICE_SRAM_ADDR_H   (`DEVICE_SRAM_ADDR_L + `DEVICE_SRAM_SIZE)

`define DEVICE_SDRAM_ADDR_L   32'ha000_0000
`define DEVICE_SDRAM_SIZE     32'h1fff_ffff
`define DEVICE_SDRAM_ADDR_MASK   32'he000_0000
`define DEVICE_SDRAM_ADDR_H   (`DEVICE_SDRAM_ADDR_L + `DEVICE_SDRAM_SIZE)

`define DEVICE_PSRAM_ADDR_L   32'h8000_0000
`define DEVICE_PSRAM_SIZE     32'h1fff_ffff
`define DEVICE_PSRAM_ADDR_MASK   32'he000_0000
`define DEVICE_PSRAM_ADDR_H   (`DEVICE_PSRAM_ADDR_L + `DEVICE_PSRAM_SIZE)

`define DEVICE_GPIO_ADDR_L   32'h1000_2000
`define DEVICE_GPIO_SIZE     32'h0000_000f
`define DEVICE_GPIO_ADDR_H   (`DEVICE_GPIO_ADDR_L + `DEVICE_GPIO_SIZE)

`define DEVICE_UART16550_ADDR_L   32'h1000_0000
`define DEVICE_UART16550_SIZE     32'h0000_0fff
`define DEVICE_UART16550_ADDR_MASK   32'hffff_f000
`define DEVICE_UART16550_ADDR_H   (`DEVICE_UART16550_ADDR_L + `DEVICE_UART16550_SIZE)

`define DEVICE_SPI_ADDR_L   32'h1000_1000
`define DEVICE_SPI_SIZE     32'h0000_1fff
`define DEVICE_SPI_ADDR_H   (`DEVICE_SPI_ADDR_L + `DEVICE_SPI_SIZE)

`define DEVICE_MROM_ADDR_L   32'h2000_0000
`define DEVICE_MROM_SIZE     32'h0000_0fff
`define DEVICE_MROM_ADDR_H   (`DEVICE_MROM_ADDR_L + `DEVICE_MROM_SIZE)

