library IEEE;
use IEEE.std_logic_1164.all;

entity structual_1Complement is
  generic(N : integer := 32);
  port(
     
    input      : in std_logic_vector(0 to N);
    output     : out std_logic_vector(0 to N)
	);
	
end structual_1Complement;

architecture structual_1Complement_arch of structual_1Complement is

    component invg
        port(
            i_A  : in std_logic;
            o_F  : out std_logic
            );
    end component;

    begin

        -- We loop through and instantiate and connect N invg modules
        G1: for i in 0 to N-1 generate
            invg_(i): invg 
                port map(
                        i_A  => input(i),
                        o_F  => output(i)
                        );
        end generate;

  
end structual_1Complement_arch;