Efinity Synthesis report for project edb_top
Version: 2023.1.150.4.10
Generated at: Nov 02, 2023 22:53:41
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : edb_top

### ### File List (begin) ### ### ###
C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v:410)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 26
Total number of FFs with enable signals: 473
CE signal <ceg_net5>, number of controlling flip flops: 3
CE signal <la0/n6737>, number of controlling flip flops: 21
CE signal <la0/n1373>, number of controlling flip flops: 64
CE signal <la0/n1890>, number of controlling flip flops: 22
CE signal <la0/addr_ct_en>, number of controlling flip flops: 27
CE signal <la0/op_reg_en>, number of controlling flip flops: 4
CE signal <ceg_net26>, number of controlling flip flops: 6
CE signal <la0/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net14>, number of controlling flip flops: 64
CE signal <la0/n2743>, number of controlling flip flops: 3
CE signal <la0/n3576>, number of controlling flip flops: 3
CE signal <la0/n4465>, number of controlling flip flops: 3
CE signal <la0/n4480>, number of controlling flip flops: 8
CE signal <la0/n4678>, number of controlling flip flops: 8
CE signal <la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <ceg_net221>, number of controlling flip flops: 32
CE signal <la0/la_biu_inst/n350>, number of controlling flip flops: 13
CE signal <la0/la_biu_inst/n1251>, number of controlling flip flops: 12
CE signal <ceg_net351>, number of controlling flip flops: 2
CE signal <ceg_net348>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 12
CE signal <la0/la_biu_inst/n1993>, number of controlling flip flops: 12
CE signal <la0/la_biu_inst/fifo_push>, number of controlling flip flops: 12
CE signal <ceg_net355>, number of controlling flip flops: 26
CE signal <debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 6
Total number of FFs with set/reset signals: 494
SR signal <bscan_RESET>, number of controlling flip flops: 405
SR signal <la0/n2730>, number of controlling flip flops: 2
SR signal <la0/la_resetn>, number of controlling flip flops: 24
SR signal <la0/n7224>, number of controlling flip flops: 1
SR signal <la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 25
SR signal <la0/la_biu_inst/fifo_with_read_inst/n771>, number of controlling flip flops: 37
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5543)" removed instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i25
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5482)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5482)" removed instance : la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i6
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5482)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5543)" removed instance : la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i25
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5482)" representative instance : la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (4388)" removed instance : la0/dff_378/i1
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5482)" representative instance : la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (4388)" removed instance : la0/dff_378/i2
@ "C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg/debug_top.v (5482)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF Output: la0/data_from_biu[11](=0)
FF Output: la0/data_from_biu[12](=0)
FF Output: la0/data_from_biu[13](=0)
FF Output: la0/data_from_biu[14](=0)
FF Output: la0/data_from_biu[15](=0)
FF Output: la0/data_from_biu[16](=0)
FF Output: la0/data_from_biu[17](=0)
FF Output: la0/data_from_biu[18](=0)
FF Output: la0/data_from_biu[19](=0)
FF Output: la0/data_from_biu[20](=0)
FF Output: la0/data_from_biu[21](=0)
FF Output: la0/data_from_biu[22](=0)
FF Output: la0/data_from_biu[23](=0)
FF Output: la0/data_from_biu[24](=0)
FF Output: la0/data_from_biu[25](=0)
FF Output: la0/data_from_biu[26](=0)
FF Output: la0/data_from_biu[27](=0)
FF Output: la0/data_from_biu[28](=0)
FF Output: la0/data_from_biu[29](=0)
FF Output: la0/data_from_biu[30](=0)
FF Output: la0/data_from_biu[31](=0)
FF Output: la0/data_from_biu[32](=0)
FF Output: la0/data_from_biu[33](=0)
FF Output: la0/data_from_biu[34](=0)
FF Output: la0/data_from_biu[35](=0)
FF Output: la0/data_from_biu[36](=0)
FF Output: la0/data_from_biu[37](=0)
FF Output: la0/data_from_biu[38](=0)
FF Output: la0/data_from_biu[39](=0)
FF Output: la0/data_from_biu[40](=0)
FF Output: la0/data_from_biu[41](=0)
FF Output: la0/data_from_biu[42](=0)
FF Output: la0/data_from_biu[43](=0)
FF Output: la0/data_from_biu[44](=0)
FF Output: la0/data_from_biu[45](=0)
FF Output: la0/data_from_biu[46](=0)
FF Output: la0/data_from_biu[47](=0)
FF Output: la0/data_from_biu[48](=0)
FF Output: la0/data_from_biu[49](=0)
FF Output: la0/data_from_biu[50](=0)
FF Output: la0/data_from_biu[51](=0)
FF Output: la0/data_from_biu[52](=0)
FF Output: la0/data_from_biu[53](=0)
FF Output: la0/data_from_biu[54](=0)
FF Output: la0/data_from_biu[55](=0)
FF Output: la0/data_from_biu[56](=0)
FF Output: la0/data_from_biu[57](=0)
FF Output: la0/data_from_biu[58](=0)
FF Output: la0/data_from_biu[59](=0)
FF Output: la0/data_from_biu[60](=0)
FF Output: la0/data_from_biu[61](=0)
FF Output: la0/data_from_biu[62](=0)
FF Output: la0/data_from_biu[63](=0)
FF instance: la0/address_counter[27]~FF(unreachable)
FF instance: la0/address_counter[28]~FF(unreachable)
FF instance: la0/address_counter[29]~FF(unreachable)
FF instance: la0/address_counter[30]~FF(unreachable)
FF instance: la0/address_counter[31]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[0]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[12]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[12]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[1]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[2]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[3]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[4]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[5]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[6]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[7]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[8]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[9]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[10]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[11]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[12]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
edb_top:edb_top                                                   604(0)      100(0)      700(0)     11(0)      0(0)
 +la0:edb_la_top_renamed_due_excessive_length_1                 518(310)     100(43)    681(429)     11(0)      0(0)
  +axi_crc_i:edb_adbg_crc32                                       32(32)        0(0)      55(55)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        9(9)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(W...        8(8)        0(0)        8(8)      0(0)      0(0)
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(W...      19(19)        0(0)      27(27)      0(0)      0(0)
  +trigger_tu:trigger_unit(WIDTH=32'b011,PIPE=1)                    1(1)        0(0)        2(2)      0(0)      0(0)
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01010,DATA_DEPTH=...     141(42)       57(0)     151(52)     11(0)      0(0)
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b010...      99(75)      57(57)      99(63)     11(0)      0(0)
    +transcode_write_addr:fifo_address_trancode_unit(TOTA...      12(12)        0(0)      12(12)      0(0)      0(0)
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL...      12(12)        0(0)      24(24)      0(0)      0(0)
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(D...        0(0)        0(0)        0(0)    11(11)      0(0)
 +debug_hub_inst:debug_hub                                        86(86)        0(0)      19(19)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

     Clock     Flip-Flops   Memory Ports    Multipliers
     -----     ----------   ------------    -----------
 bscan_TCK            405              0              0
   la0_clk            199             22              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T35F324
project : edb_top
root : edb_top
I : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity
I : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/ip/etx_ddr3_reset_controller
I : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/ip/W0_FIFO
I : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/ip/R0_FIFO
I : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/ip/afifo_buf
output-dir : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/outflow
work-dir : C:/Users/Yuanbing Ouyang/Desktop/xidianFPGA/T35/scale/01efx_bilinear_scaler_hdmi/ar0135_dvp_lvds/Efinity/work_dbg
insert-ios : 0
max-carry-cascade : 480
max_mult : -1
max_ram : -1
seq_opt : 0
mode : speed

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	21
OUTPUT PORTS    : 	1

EFX_ADD         : 	100
EFX_LUT4        : 	700
   1-2  Inputs  : 	140
   3    Inputs  : 	194
   4    Inputs  : 	366
EFX_FF          : 	604
EFX_RAM_5K      : 	11
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 5s
Elapsed synthesis time : 5s
