Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/fpga_series/logic_gates/logic_gates.srcs/sim_1/new/logic_gates_tb.v" Line 35
