#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fac4be14050 .scope module, "testbench" "testbench" 2 27;
 .timescale 0 0;
v0x7fac4be374a0_0 .net "ALUOut_E", 31 0, v0x7fac4be27950_0;  1 drivers
v0x7fac4be37590_0 .net "ALUOut_M", 31 0, v0x7fac4be28000_0;  1 drivers
v0x7fac4be37620_0 .net "ALUOut_W", 31 0, v0x7fac4be2b430_0;  1 drivers
v0x7fac4be376f0_0 .net "BranchD", 0 0, v0x7fac4be2fe70_0;  1 drivers
v0x7fac4be37780_0 .net "EX_D", 4 0, v0x7fac4be2f850_0;  1 drivers
v0x7fac4be37890_0 .net "EX_E", 4 0, v0x7fac4be28df0_0;  1 drivers
v0x7fac4be37920_0 .net "EqualD", 0 0, v0x7fac4be34bf0_0;  1 drivers
v0x7fac4be379f0_0 .net "FlushE", 0 0, v0x7fac4be32200_0;  1 drivers
v0x7fac4be37a80_0 .net "ForwardAD", 0 0, v0x7fac4be322e0_0;  1 drivers
v0x7fac4be37b90_0 .net "ForwardAE", 1 0, v0x7fac4be32370_0;  1 drivers
v0x7fac4be37c60_0 .net "ForwardBD", 0 0, v0x7fac4be32420_0;  1 drivers
v0x7fac4be37d30_0 .net "ForwardBE", 1 0, v0x7fac4be324f0_0;  1 drivers
v0x7fac4be37e00_0 .net "MEM_D", 1 0, v0x7fac4be2f9b0_0;  1 drivers
v0x7fac4be37ed0_0 .net "MEM_E", 1 0, v0x7fac4be28fa0_0;  1 drivers
v0x7fac4be37fa0_0 .net "MEM_M", 1 0, v0x7fac4be28200_0;  1 drivers
v0x7fac4be38030_0 .net "Next_PC", 31 0, v0x7fac4be34240_0;  1 drivers
v0x7fac4be38100_0 .net "PCBranch_D", 31 0, v0x7fac4be2e660_0;  1 drivers
v0x7fac4be382d0_0 .net "PCPlus4_D", 31 0, v0x7fac4be2a350_0;  1 drivers
v0x7fac4be38360_0 .net "PCPlus4_F", 31 0, L_0x7fac4be3b260;  1 drivers
L_0x1032b1008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10327fcf8 .resolv tri, v0x7fac4be2eff0_0, L_0x1032b1008;
v0x7fac4be383f0_0 .net8 "PCSrc_D", 0 0, RS_0x10327fcf8;  2 drivers
v0x7fac4be38480_0 .net "PC_D", 31 0, v0x7fac4be2a1b0_0;  1 drivers
v0x7fac4be38510_0 .net "PC_F", 31 0, v0x7fac4be2ca40_0;  1 drivers
v0x7fac4be38620_0 .net "RD1", 31 0, v0x7fac4be356f0_0;  1 drivers
v0x7fac4be386b0_0 .net "RD1_D", 31 0, v0x7fac4be2beb0_0;  1 drivers
v0x7fac4be38740_0 .net "RD1_E", 31 0, v0x7fac4be29120_0;  1 drivers
v0x7fac4be38810_0 .net "RD2", 31 0, v0x7fac4be357a0_0;  1 drivers
v0x7fac4be388e0_0 .net "RD2_D", 31 0, v0x7fac4be2c420_0;  1 drivers
v0x7fac4be38970_0 .net "RD2_E", 31 0, v0x7fac4be29280_0;  1 drivers
v0x7fac4be38a40_0 .net "Rd_E", 4 0, v0x7fac4be29460_0;  1 drivers
v0x7fac4be38b10_0 .net "Result_W", 31 0, v0x7fac4be347e0_0;  1 drivers
v0x7fac4be38c20_0 .net "Rs_E", 4 0, v0x7fac4be295c0_0;  1 drivers
v0x7fac4be38cb0_0 .net "Rt_E", 4 0, v0x7fac4be29720_0;  1 drivers
v0x7fac4be38d40_0 .net "SrcAE", 31 0, v0x7fac4be2dab0_0;  1 drivers
v0x7fac4be381d0_0 .net "SrcBE", 31 0, v0x7fac4be2d3c0_0;  1 drivers
v0x7fac4be39010_0 .net "StallD", 0 0, v0x7fac4be32dd0_0;  1 drivers
v0x7fac4be390e0_0 .net "StallF", 0 0, v0x7fac4be32e60_0;  1 drivers
v0x7fac4be391b0_0 .net "WB_D", 1 0, v0x7fac4be2fdb0_0;  1 drivers
v0x7fac4be39280_0 .net "WB_E", 1 0, v0x7fac4be29aa0_0;  1 drivers
v0x7fac4be39310_0 .net "WB_M", 1 0, v0x7fac4be283a0_0;  1 drivers
v0x7fac4be393e0_0 .net "WB_W", 1 0, v0x7fac4be2b720_0;  1 drivers
v0x7fac4be39470_0 .net "WriteData_E", 31 0, v0x7fac4be2e130_0;  1 drivers
L_0x1032b1128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fac4be39500_0 .net/2u *"_s20", 31 0, L_0x1032b1128;  1 drivers
v0x7fac4be39590_0 .net "a0", 31 0, L_0x7fac4be3b410;  1 drivers
v0x7fac4be39660_0 .net "branch_mux_out", 31 0, v0x7fac4be2ebf0_0;  1 drivers
v0x7fac4be39730_0 .var "clk", 0 0;
v0x7fac4be398c0_0 .net "instr_D", 31 0, v0x7fac4be2a030_0;  1 drivers
v0x7fac4be39950_0 .net "instr_F", 31 0, v0x7fac4be33710_0;  1 drivers
v0x7fac4be399e0_0 .net "jal_control", 0 0, v0x7fac4be2ffd0_0;  1 drivers
v0x7fac4be39ab0_0 .net "jrMux_out", 31 0, v0x7fac4be33c90_0;  1 drivers
v0x7fac4be39b80_0 .net "jr_control", 0 0, v0x7fac4be30060_0;  1 drivers
v0x7fac4be39c50_0 .net "jump", 0 0, v0x7fac4be300f0_0;  1 drivers
v0x7fac4be39d20_0 .net "jumpAddr", 31 0, L_0x7fac4be3b110;  1 drivers
v0x7fac4be39df0_0 .net "number_instructions", 31 0, v0x7fac4be337d0_0;  1 drivers
v0x7fac4be39ec0_0 .net "ra", 31 0, L_0x7fac4be3b480;  1 drivers
v0x7fac4be39f90_0 .net "readData_M", 31 0, v0x7fac4be31a30_0;  1 drivers
v0x7fac4be3a060_0 .net "readData_W", 31 0, v0x7fac4be2b590_0;  1 drivers
v0x7fac4be3a130_0 .net "signImm_D", 31 0, v0x7fac4be36e30_0;  1 drivers
v0x7fac4be3a1c0_0 .net "signImm_E", 31 0, v0x7fac4be29880_0;  1 drivers
v0x7fac4be3a290_0 .net "stat_control", 0 0, v0x7fac4be37250_0;  1 drivers
v0x7fac4be3a360_0 .net "syscall_control", 0 0, v0x7fac4be30280_0;  1 drivers
v0x7fac4be3a430_0 .net "v0", 31 0, L_0x7fac4be3b3a0;  1 drivers
v0x7fac4be3a500_0 .net "writeData_M", 31 0, v0x7fac4be28500_0;  1 drivers
v0x7fac4be3a5d0_0 .net "writeReg_E", 4 0, v0x7fac4be364e0_0;  1 drivers
v0x7fac4be3a660_0 .net "writeReg_M", 4 0, v0x7fac4be286c0_0;  1 drivers
v0x7fac4be3a6f0_0 .net "writeReg_W", 4 0, v0x7fac4be2b880_0;  1 drivers
L_0x7fac4be38e50 .part v0x7fac4be28fa0_0, 0, 1;
L_0x7fac4be38ef0 .part v0x7fac4be29aa0_0, 0, 1;
L_0x7fac4be3a780 .part v0x7fac4be29aa0_0, 1, 1;
L_0x7fac4be3a8a0 .part v0x7fac4be28200_0, 0, 1;
L_0x7fac4be3a940 .part v0x7fac4be283a0_0, 0, 1;
L_0x7fac4be3a9e0 .part v0x7fac4be283a0_0, 1, 1;
L_0x7fac4be3ab00 .part v0x7fac4be2b720_0, 1, 1;
L_0x7fac4be3aba0 .part v0x7fac4be2a030_0, 21, 5;
L_0x7fac4be3ac40 .part v0x7fac4be2a030_0, 16, 5;
L_0x7fac4be3b4f0 .arith/sum 32, v0x7fac4be2a1b0_0, L_0x1032b1128;
L_0x7fac4be3b630 .part v0x7fac4be2a030_0, 21, 5;
L_0x7fac4be3b830 .part v0x7fac4be2a030_0, 16, 5;
L_0x7fac4be3b8d0 .part v0x7fac4be2fdb0_0, 1, 1;
L_0x7fac4be3b970 .part v0x7fac4be2a030_0, 21, 5;
L_0x7fac4be3ba10 .part v0x7fac4be2a030_0, 16, 5;
L_0x7fac4be3bab0 .part v0x7fac4be2a030_0, 11, 5;
L_0x7fac4be3bb50 .part v0x7fac4be28df0_0, 4, 1;
L_0x7fac4be3bcc0 .part v0x7fac4be28df0_0, 3, 1;
L_0x7fac4be3bd60 .part v0x7fac4be28df0_0, 0, 3;
L_0x7fac4be3bea0 .part v0x7fac4be28200_0, 1, 1;
L_0x7fac4be3bc10 .part v0x7fac4be28200_0, 0, 1;
L_0x7fac4be3be00 .part v0x7fac4be2b720_0, 0, 1;
S_0x7fac4be13cd0 .scope module, "ALU_block" "ALU" 2 210, 3 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
v0x7fac4be17b10_0 .net "ALUop", 2 0, L_0x7fac4be3bd60;  1 drivers
v0x7fac4be27950_0 .var "ALUresult", 31 0;
v0x7fac4be27a00_0 .net "reg1", 31 0, v0x7fac4be2dab0_0;  alias, 1 drivers
v0x7fac4be27ac0_0 .net "reg2", 31 0, v0x7fac4be2d3c0_0;  alias, 1 drivers
E_0x7fac4be13e30 .event edge, v0x7fac4be17b10_0, v0x7fac4be27a00_0, v0x7fac4be27ac0_0;
S_0x7fac4be27bd0 .scope module, "ExMem" "EX_MEM" 2 216, 4 4 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 2 "MEM_E"
    .port_info 3 /INPUT 2 "WB_E"
    .port_info 4 /INPUT 32 "ALUOut_E"
    .port_info 5 /INPUT 32 "WriteData_E"
    .port_info 6 /INPUT 5 "WriteReg_E"
    .port_info 7 /OUTPUT 2 "MEM_M"
    .port_info 8 /OUTPUT 2 "WB_M"
    .port_info 9 /OUTPUT 32 "ALUOut_M"
    .port_info 10 /OUTPUT 32 "WriteData_M"
    .port_info 11 /OUTPUT 5 "WriteReg_M"
v0x7fac4be27f40_0 .net "ALUOut_E", 31 0, v0x7fac4be27950_0;  alias, 1 drivers
v0x7fac4be28000_0 .var "ALUOut_M", 31 0;
v0x7fac4be280a0_0 .net "FlushE", 0 0, v0x7fac4be32200_0;  alias, 1 drivers
v0x7fac4be28150_0 .net "MEM_E", 1 0, v0x7fac4be28fa0_0;  alias, 1 drivers
v0x7fac4be28200_0 .var "MEM_M", 1 0;
v0x7fac4be282f0_0 .net "WB_E", 1 0, v0x7fac4be29aa0_0;  alias, 1 drivers
v0x7fac4be283a0_0 .var "WB_M", 1 0;
v0x7fac4be28450_0 .net "WriteData_E", 31 0, v0x7fac4be2e130_0;  alias, 1 drivers
v0x7fac4be28500_0 .var "WriteData_M", 31 0;
v0x7fac4be28610_0 .net "WriteReg_E", 4 0, v0x7fac4be364e0_0;  alias, 1 drivers
v0x7fac4be286c0_0 .var "WriteReg_M", 4 0;
v0x7fac4be28770_0 .net "clk", 0 0, v0x7fac4be39730_0;  1 drivers
E_0x7fac4be27f10 .event posedge, v0x7fac4be28770_0;
S_0x7fac4be28930 .scope module, "IdEx" "ID_EX" 2 192, 5 4 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 5 "EX_D"
    .port_info 3 /INPUT 2 "MEM_D"
    .port_info 4 /INPUT 2 "WB_D"
    .port_info 5 /INPUT 5 "Rs_D"
    .port_info 6 /INPUT 5 "Rt_D"
    .port_info 7 /INPUT 5 "Rd_D"
    .port_info 8 /INPUT 32 "RD1_D"
    .port_info 9 /INPUT 32 "RD2_D"
    .port_info 10 /INPUT 32 "SignImm_D"
    .port_info 11 /OUTPUT 5 "EX_E"
    .port_info 12 /OUTPUT 2 "MEM_E"
    .port_info 13 /OUTPUT 2 "WB_E"
    .port_info 14 /OUTPUT 5 "Rs_E"
    .port_info 15 /OUTPUT 5 "Rt_E"
    .port_info 16 /OUTPUT 5 "Rd_E"
    .port_info 17 /OUTPUT 32 "RD1_E"
    .port_info 18 /OUTPUT 32 "RD2_E"
    .port_info 19 /OUTPUT 32 "SignImm_E"
v0x7fac4be28d60_0 .net "EX_D", 4 0, v0x7fac4be2f850_0;  alias, 1 drivers
v0x7fac4be28df0_0 .var "EX_E", 4 0;
v0x7fac4be28e80_0 .net "FlushE", 0 0, v0x7fac4be32200_0;  alias, 1 drivers
v0x7fac4be28f10_0 .net "MEM_D", 1 0, v0x7fac4be2f9b0_0;  alias, 1 drivers
v0x7fac4be28fa0_0 .var "MEM_E", 1 0;
v0x7fac4be29080_0 .net "RD1_D", 31 0, v0x7fac4be2beb0_0;  alias, 1 drivers
v0x7fac4be29120_0 .var "RD1_E", 31 0;
v0x7fac4be291d0_0 .net "RD2_D", 31 0, v0x7fac4be2c420_0;  alias, 1 drivers
v0x7fac4be29280_0 .var "RD2_E", 31 0;
v0x7fac4be293b0_0 .net "Rd_D", 4 0, L_0x7fac4be3bab0;  1 drivers
v0x7fac4be29460_0 .var "Rd_E", 4 0;
v0x7fac4be29510_0 .net "Rs_D", 4 0, L_0x7fac4be3b970;  1 drivers
v0x7fac4be295c0_0 .var "Rs_E", 4 0;
v0x7fac4be29670_0 .net "Rt_D", 4 0, L_0x7fac4be3ba10;  1 drivers
v0x7fac4be29720_0 .var "Rt_E", 4 0;
v0x7fac4be297d0_0 .net "SignImm_D", 31 0, v0x7fac4be36e30_0;  alias, 1 drivers
v0x7fac4be29880_0 .var "SignImm_E", 31 0;
v0x7fac4be29a10_0 .net "WB_D", 1 0, v0x7fac4be2fdb0_0;  alias, 1 drivers
v0x7fac4be29aa0_0 .var "WB_E", 1 0;
v0x7fac4be29b60_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
S_0x7fac4be29d50 .scope module, "IfId" "IF_ID" 2 156, 6 4 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallD"
    .port_info 2 /INPUT 1 "PCSrcD"
    .port_info 3 /INPUT 32 "PC_F"
    .port_info 4 /INPUT 32 "Instr_F"
    .port_info 5 /INPUT 32 "PC_Plus4_F"
    .port_info 6 /OUTPUT 32 "PC_D"
    .port_info 7 /OUTPUT 32 "Instr_D"
    .port_info 8 /OUTPUT 32 "PC_Plus4_D"
v0x7fac4be2a030_0 .var "Instr_D", 31 0;
v0x7fac4be2a0f0_0 .net "Instr_F", 31 0, v0x7fac4be33710_0;  alias, 1 drivers
v0x7fac4be28af0_0 .net8 "PCSrcD", 0 0, RS_0x10327fcf8;  alias, 2 drivers
v0x7fac4be2a1b0_0 .var "PC_D", 31 0;
v0x7fac4be2a260_0 .net "PC_F", 31 0, v0x7fac4be2ca40_0;  alias, 1 drivers
v0x7fac4be2a350_0 .var "PC_Plus4_D", 31 0;
v0x7fac4be2a400_0 .net "PC_Plus4_F", 31 0, L_0x7fac4be3b260;  alias, 1 drivers
v0x7fac4be2a4b0_0 .net "StallD", 0 0, v0x7fac4be32dd0_0;  alias, 1 drivers
v0x7fac4be2a550_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
S_0x7fac4be2a720 .scope module, "JumpAddr_block" "Get_Jump_Addr" 2 132, 7 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7fac4be2a910_0 .net "PCplus4", 31 0, v0x7fac4be2a350_0;  alias, 1 drivers
v0x7fac4be2a9c0_0 .net *"_s1", 3 0, L_0x7fac4be3ad30;  1 drivers
v0x7fac4be2aa60_0 .net *"_s10", 29 0, L_0x7fac4be3aff0;  1 drivers
L_0x1032b1098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fac4be2ab20_0 .net *"_s15", 1 0, L_0x1032b1098;  1 drivers
v0x7fac4be2abd0_0 .net *"_s3", 25 0, L_0x7fac4be3add0;  1 drivers
v0x7fac4be2acc0_0 .net *"_s4", 25 0, L_0x7fac4be3af10;  1 drivers
v0x7fac4be2ad70_0 .net *"_s6", 23 0, L_0x7fac4be3ae70;  1 drivers
L_0x1032b1050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fac4be2ae20_0 .net *"_s8", 1 0, L_0x1032b1050;  1 drivers
v0x7fac4be2aed0_0 .net "instr", 31 0, v0x7fac4be2a030_0;  alias, 1 drivers
v0x7fac4be2b000_0 .net "jumpAddr", 31 0, L_0x7fac4be3b110;  alias, 1 drivers
L_0x7fac4be3ad30 .part v0x7fac4be2a350_0, 28, 4;
L_0x7fac4be3add0 .part v0x7fac4be2a030_0, 0, 26;
L_0x7fac4be3ae70 .part L_0x7fac4be3add0, 0, 24;
L_0x7fac4be3af10 .concat [ 2 24 0 0], L_0x1032b1050, L_0x7fac4be3ae70;
L_0x7fac4be3aff0 .concat [ 26 4 0 0], L_0x7fac4be3af10, L_0x7fac4be3ad30;
L_0x7fac4be3b110 .concat [ 30 2 0 0], L_0x7fac4be3aff0, L_0x1032b1098;
S_0x7fac4be2b0a0 .scope module, "MemWb" "MEM_WB" 2 228, 8 4 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fac4be2b380_0 .net "ALUOut_M", 31 0, v0x7fac4be28000_0;  alias, 1 drivers
v0x7fac4be2b430_0 .var "ALUOut_W", 31 0;
v0x7fac4be2b4d0_0 .net "ReadData_M", 31 0, v0x7fac4be31a30_0;  alias, 1 drivers
v0x7fac4be2b590_0 .var "ReadData_W", 31 0;
v0x7fac4be2b640_0 .net "WB_M", 1 0, v0x7fac4be283a0_0;  alias, 1 drivers
v0x7fac4be2b720_0 .var "WB_W", 1 0;
v0x7fac4be2b7c0_0 .net "WriteReg_M", 4 0, v0x7fac4be286c0_0;  alias, 1 drivers
v0x7fac4be2b880_0 .var "WriteReg_W", 4 0;
v0x7fac4be2b920_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
S_0x7fac4be2bb10 .scope module, "MuxRD1" "Mux_2_1_32bit" 2 168, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be2bd20_0 .net "mux_in_0", 31 0, v0x7fac4be356f0_0;  alias, 1 drivers
v0x7fac4be2bdd0_0 .net "mux_in_1", 31 0, v0x7fac4be28000_0;  alias, 1 drivers
v0x7fac4be2beb0_0 .var "mux_out", 31 0;
v0x7fac4be2bf60_0 .net "select", 0 0, v0x7fac4be322e0_0;  alias, 1 drivers
E_0x7fac4be2bcd0 .event edge, v0x7fac4be2bf60_0, v0x7fac4be2bd20_0, v0x7fac4be28000_0;
S_0x7fac4be2c050 .scope module, "MuxRD2" "Mux_2_1_32bit" 2 171, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be2c2c0_0 .net "mux_in_0", 31 0, v0x7fac4be357a0_0;  alias, 1 drivers
v0x7fac4be2c380_0 .net "mux_in_1", 31 0, v0x7fac4be28000_0;  alias, 1 drivers
v0x7fac4be2c420_0 .var "mux_out", 31 0;
v0x7fac4be2c4f0_0 .net "select", 0 0, v0x7fac4be32420_0;  alias, 1 drivers
E_0x7fac4be2c260 .event edge, v0x7fac4be2c4f0_0, v0x7fac4be2c2c0_0, v0x7fac4be28000_0;
S_0x7fac4be2c5e0 .scope module, "PC_block" "PC" 2 144, 10 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallF"
    .port_info 2 /INPUT 32 "nextPC"
    .port_info 3 /OUTPUT 32 "currPC"
v0x7fac4be2c870_0 .net "StallF", 0 0, v0x7fac4be32e60_0;  alias, 1 drivers
v0x7fac4be2c920_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
v0x7fac4be2ca40_0 .var "currPC", 31 0;
v0x7fac4be2cad0_0 .net "nextPC", 31 0, v0x7fac4be34240_0;  alias, 1 drivers
S_0x7fac4be2cb80 .scope module, "PCadd4" "Add4" 2 150, 11 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fac4be2cd70_0 .net "PCplus4", 31 0, L_0x7fac4be3b260;  alias, 1 drivers
L_0x1032b10e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fac4be2ce20_0 .net/2u *"_s0", 31 0, L_0x1032b10e0;  1 drivers
v0x7fac4be2cec0_0 .net "currPC", 31 0, v0x7fac4be2ca40_0;  alias, 1 drivers
L_0x7fac4be3b260 .arith/sum 32, v0x7fac4be2ca40_0, L_0x1032b10e0;
S_0x7fac4be2cfe0 .scope module, "aluMux" "Mux_2_1_32bit" 2 207, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be2d240_0 .net "mux_in_0", 31 0, v0x7fac4be2e130_0;  alias, 1 drivers
v0x7fac4be2d310_0 .net "mux_in_1", 31 0, v0x7fac4be29880_0;  alias, 1 drivers
v0x7fac4be2d3c0_0 .var "mux_out", 31 0;
v0x7fac4be2d490_0 .net "select", 0 0, L_0x7fac4be3bcc0;  1 drivers
E_0x7fac4be2d1f0 .event edge, v0x7fac4be2d490_0, v0x7fac4be28450_0, v0x7fac4be29880_0;
S_0x7fac4be2d570 .scope module, "aluSrcAMux" "Mux_3_1_32bit" 2 201, 9 31 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fac4be2d810_0 .net "mux_in_0", 31 0, v0x7fac4be29120_0;  alias, 1 drivers
v0x7fac4be2d8e0_0 .net "mux_in_1", 31 0, v0x7fac4be347e0_0;  alias, 1 drivers
v0x7fac4be2d980_0 .net "mux_in_2", 31 0, v0x7fac4be28000_0;  alias, 1 drivers
v0x7fac4be2dab0_0 .var "mux_out", 31 0;
v0x7fac4be2db70_0 .net "select", 1 0, v0x7fac4be32370_0;  alias, 1 drivers
E_0x7fac4be2d7d0 .event edge, v0x7fac4be2db70_0, v0x7fac4be29120_0, v0x7fac4be2d8e0_0, v0x7fac4be28000_0;
S_0x7fac4be2dc90 .scope module, "aluSrcBMux" "Mux_3_1_32bit" 2 204, 9 31 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fac4be2df10_0 .net "mux_in_0", 31 0, v0x7fac4be29280_0;  alias, 1 drivers
v0x7fac4be2dfd0_0 .net "mux_in_1", 31 0, v0x7fac4be347e0_0;  alias, 1 drivers
v0x7fac4be2e080_0 .net "mux_in_2", 31 0, v0x7fac4be28000_0;  alias, 1 drivers
v0x7fac4be2e130_0 .var "mux_out", 31 0;
v0x7fac4be2e200_0 .net "select", 1 0, v0x7fac4be324f0_0;  alias, 1 drivers
E_0x7fac4be2dec0 .event edge, v0x7fac4be2e200_0, v0x7fac4be29280_0, v0x7fac4be2d8e0_0, v0x7fac4be28000_0;
S_0x7fac4be2e350 .scope module, "branchAdder" "Adder" 2 183, 11 19 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fac4be2e570_0 .net "PC_Plus4", 31 0, v0x7fac4be2a350_0;  alias, 1 drivers
v0x7fac4be2e660_0 .var "out", 31 0;
v0x7fac4be2e700_0 .net "signExtendedImmediate", 31 0, v0x7fac4be36e30_0;  alias, 1 drivers
E_0x7fac4be2d720 .event edge, v0x7fac4be2a350_0, v0x7fac4be297d0_0;
S_0x7fac4be2e800 .scope module, "branchMux" "Mux_2_1_32bit" 2 138, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be2ea70_0 .net "mux_in_0", 31 0, v0x7fac4be33c90_0;  alias, 1 drivers
v0x7fac4be2eb30_0 .net "mux_in_1", 31 0, v0x7fac4be2e660_0;  alias, 1 drivers
v0x7fac4be2ebf0_0 .var "mux_out", 31 0;
v0x7fac4be2eca0_0 .net8 "select", 0 0, RS_0x10327fcf8;  alias, 2 drivers
E_0x7fac4be2ea10 .event edge, v0x7fac4be28af0_0, v0x7fac4be2ea70_0, v0x7fac4be2e660_0;
S_0x7fac4be2eda0 .scope module, "branch_control" "And_Gate" 2 177, 12 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fac4be2eff0_0 .var "and_out", 0 0;
v0x7fac4be2f0d0_0 .net "branch", 0 0, v0x7fac4be2fe70_0;  alias, 1 drivers
v0x7fac4be2f170_0 .net "zero", 0 0, v0x7fac4be34bf0_0;  alias, 1 drivers
E_0x7fac4be2efa0 .event edge, v0x7fac4be2f0d0_0, v0x7fac4be2f170_0;
S_0x7fac4be2f250 .scope module, "control_block" "Control" 2 162, 13 7 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7fac4be2f660_0 .var "ALUop", 2 0;
v0x7fac4be2f720_0 .var "ALUsrc", 0 0;
v0x7fac4be2f7c0_0 .var "Branch", 0 0;
v0x7fac4be2f850_0 .var "EX_D", 4 0;
v0x7fac4be2f8e0_0 .var "Jump", 0 0;
v0x7fac4be2f9b0_0 .var "MEM_D", 1 0;
v0x7fac4be2fa40_0 .var "MemRead", 0 0;
v0x7fac4be2fad0_0 .var "MemToReg", 0 0;
v0x7fac4be2fb60_0 .var "MemWrite", 0 0;
v0x7fac4be2fc70_0 .var "RegDst", 0 0;
v0x7fac4be2fd10_0 .var "RegWrite", 0 0;
v0x7fac4be2fdb0_0 .var "WB_D", 1 0;
v0x7fac4be2fe70_0 .var "branch", 0 0;
v0x7fac4be2ff00_0 .net "instr", 31 0, v0x7fac4be2a030_0;  alias, 1 drivers
v0x7fac4be2ffd0_0 .var "jal_control", 0 0;
v0x7fac4be30060_0 .var "jr_control", 0 0;
v0x7fac4be300f0_0 .var "jump", 0 0;
v0x7fac4be30280_0 .var "syscall_control", 0 0;
E_0x7fac4be2f630 .event edge, v0x7fac4be2a030_0;
S_0x7fac4be303e0 .scope module, "dataMem" "Data_Memory" 2 222, 14 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
o0x1032812b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fac4be30600_0 .net "SyscallRead", 31 0, o0x1032812b8;  0 drivers
v0x7fac4be306c0_0 .net "address", 31 0, v0x7fac4be28000_0;  alias, 1 drivers
v0x7fac4be30760_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
v0x7fac4be30810_0 .net "memRead", 0 0, L_0x7fac4be3bc10;  1 drivers
v0x7fac4be308a0_0 .net "memWrite", 0 0, L_0x7fac4be3bea0;  1 drivers
v0x7fac4be30980 .array "memory", 536870655 536870911, 31 0;
v0x7fac4be31a30_0 .var "readData", 31 0;
v0x7fac4be31ad0_0 .net "writeData", 31 0, v0x7fac4be28500_0;  alias, 1 drivers
E_0x7fac4be2fc20 .event negedge, v0x7fac4be28770_0;
v0x7fac4be30980_0 .array/port v0x7fac4be30980, 0;
v0x7fac4be30980_1 .array/port v0x7fac4be30980, 1;
E_0x7fac4be305d0/0 .event edge, v0x7fac4be30810_0, v0x7fac4be28000_0, v0x7fac4be30980_0, v0x7fac4be30980_1;
v0x7fac4be30980_2 .array/port v0x7fac4be30980, 2;
v0x7fac4be30980_3 .array/port v0x7fac4be30980, 3;
v0x7fac4be30980_4 .array/port v0x7fac4be30980, 4;
v0x7fac4be30980_5 .array/port v0x7fac4be30980, 5;
E_0x7fac4be305d0/1 .event edge, v0x7fac4be30980_2, v0x7fac4be30980_3, v0x7fac4be30980_4, v0x7fac4be30980_5;
v0x7fac4be30980_6 .array/port v0x7fac4be30980, 6;
v0x7fac4be30980_7 .array/port v0x7fac4be30980, 7;
v0x7fac4be30980_8 .array/port v0x7fac4be30980, 8;
v0x7fac4be30980_9 .array/port v0x7fac4be30980, 9;
E_0x7fac4be305d0/2 .event edge, v0x7fac4be30980_6, v0x7fac4be30980_7, v0x7fac4be30980_8, v0x7fac4be30980_9;
v0x7fac4be30980_10 .array/port v0x7fac4be30980, 10;
v0x7fac4be30980_11 .array/port v0x7fac4be30980, 11;
v0x7fac4be30980_12 .array/port v0x7fac4be30980, 12;
v0x7fac4be30980_13 .array/port v0x7fac4be30980, 13;
E_0x7fac4be305d0/3 .event edge, v0x7fac4be30980_10, v0x7fac4be30980_11, v0x7fac4be30980_12, v0x7fac4be30980_13;
v0x7fac4be30980_14 .array/port v0x7fac4be30980, 14;
v0x7fac4be30980_15 .array/port v0x7fac4be30980, 15;
v0x7fac4be30980_16 .array/port v0x7fac4be30980, 16;
v0x7fac4be30980_17 .array/port v0x7fac4be30980, 17;
E_0x7fac4be305d0/4 .event edge, v0x7fac4be30980_14, v0x7fac4be30980_15, v0x7fac4be30980_16, v0x7fac4be30980_17;
v0x7fac4be30980_18 .array/port v0x7fac4be30980, 18;
v0x7fac4be30980_19 .array/port v0x7fac4be30980, 19;
v0x7fac4be30980_20 .array/port v0x7fac4be30980, 20;
v0x7fac4be30980_21 .array/port v0x7fac4be30980, 21;
E_0x7fac4be305d0/5 .event edge, v0x7fac4be30980_18, v0x7fac4be30980_19, v0x7fac4be30980_20, v0x7fac4be30980_21;
v0x7fac4be30980_22 .array/port v0x7fac4be30980, 22;
v0x7fac4be30980_23 .array/port v0x7fac4be30980, 23;
v0x7fac4be30980_24 .array/port v0x7fac4be30980, 24;
v0x7fac4be30980_25 .array/port v0x7fac4be30980, 25;
E_0x7fac4be305d0/6 .event edge, v0x7fac4be30980_22, v0x7fac4be30980_23, v0x7fac4be30980_24, v0x7fac4be30980_25;
v0x7fac4be30980_26 .array/port v0x7fac4be30980, 26;
v0x7fac4be30980_27 .array/port v0x7fac4be30980, 27;
v0x7fac4be30980_28 .array/port v0x7fac4be30980, 28;
v0x7fac4be30980_29 .array/port v0x7fac4be30980, 29;
E_0x7fac4be305d0/7 .event edge, v0x7fac4be30980_26, v0x7fac4be30980_27, v0x7fac4be30980_28, v0x7fac4be30980_29;
v0x7fac4be30980_30 .array/port v0x7fac4be30980, 30;
v0x7fac4be30980_31 .array/port v0x7fac4be30980, 31;
v0x7fac4be30980_32 .array/port v0x7fac4be30980, 32;
v0x7fac4be30980_33 .array/port v0x7fac4be30980, 33;
E_0x7fac4be305d0/8 .event edge, v0x7fac4be30980_30, v0x7fac4be30980_31, v0x7fac4be30980_32, v0x7fac4be30980_33;
v0x7fac4be30980_34 .array/port v0x7fac4be30980, 34;
v0x7fac4be30980_35 .array/port v0x7fac4be30980, 35;
v0x7fac4be30980_36 .array/port v0x7fac4be30980, 36;
v0x7fac4be30980_37 .array/port v0x7fac4be30980, 37;
E_0x7fac4be305d0/9 .event edge, v0x7fac4be30980_34, v0x7fac4be30980_35, v0x7fac4be30980_36, v0x7fac4be30980_37;
v0x7fac4be30980_38 .array/port v0x7fac4be30980, 38;
v0x7fac4be30980_39 .array/port v0x7fac4be30980, 39;
v0x7fac4be30980_40 .array/port v0x7fac4be30980, 40;
v0x7fac4be30980_41 .array/port v0x7fac4be30980, 41;
E_0x7fac4be305d0/10 .event edge, v0x7fac4be30980_38, v0x7fac4be30980_39, v0x7fac4be30980_40, v0x7fac4be30980_41;
v0x7fac4be30980_42 .array/port v0x7fac4be30980, 42;
v0x7fac4be30980_43 .array/port v0x7fac4be30980, 43;
v0x7fac4be30980_44 .array/port v0x7fac4be30980, 44;
v0x7fac4be30980_45 .array/port v0x7fac4be30980, 45;
E_0x7fac4be305d0/11 .event edge, v0x7fac4be30980_42, v0x7fac4be30980_43, v0x7fac4be30980_44, v0x7fac4be30980_45;
v0x7fac4be30980_46 .array/port v0x7fac4be30980, 46;
v0x7fac4be30980_47 .array/port v0x7fac4be30980, 47;
v0x7fac4be30980_48 .array/port v0x7fac4be30980, 48;
v0x7fac4be30980_49 .array/port v0x7fac4be30980, 49;
E_0x7fac4be305d0/12 .event edge, v0x7fac4be30980_46, v0x7fac4be30980_47, v0x7fac4be30980_48, v0x7fac4be30980_49;
v0x7fac4be30980_50 .array/port v0x7fac4be30980, 50;
v0x7fac4be30980_51 .array/port v0x7fac4be30980, 51;
v0x7fac4be30980_52 .array/port v0x7fac4be30980, 52;
v0x7fac4be30980_53 .array/port v0x7fac4be30980, 53;
E_0x7fac4be305d0/13 .event edge, v0x7fac4be30980_50, v0x7fac4be30980_51, v0x7fac4be30980_52, v0x7fac4be30980_53;
v0x7fac4be30980_54 .array/port v0x7fac4be30980, 54;
v0x7fac4be30980_55 .array/port v0x7fac4be30980, 55;
v0x7fac4be30980_56 .array/port v0x7fac4be30980, 56;
v0x7fac4be30980_57 .array/port v0x7fac4be30980, 57;
E_0x7fac4be305d0/14 .event edge, v0x7fac4be30980_54, v0x7fac4be30980_55, v0x7fac4be30980_56, v0x7fac4be30980_57;
v0x7fac4be30980_58 .array/port v0x7fac4be30980, 58;
v0x7fac4be30980_59 .array/port v0x7fac4be30980, 59;
v0x7fac4be30980_60 .array/port v0x7fac4be30980, 60;
v0x7fac4be30980_61 .array/port v0x7fac4be30980, 61;
E_0x7fac4be305d0/15 .event edge, v0x7fac4be30980_58, v0x7fac4be30980_59, v0x7fac4be30980_60, v0x7fac4be30980_61;
v0x7fac4be30980_62 .array/port v0x7fac4be30980, 62;
v0x7fac4be30980_63 .array/port v0x7fac4be30980, 63;
v0x7fac4be30980_64 .array/port v0x7fac4be30980, 64;
v0x7fac4be30980_65 .array/port v0x7fac4be30980, 65;
E_0x7fac4be305d0/16 .event edge, v0x7fac4be30980_62, v0x7fac4be30980_63, v0x7fac4be30980_64, v0x7fac4be30980_65;
v0x7fac4be30980_66 .array/port v0x7fac4be30980, 66;
v0x7fac4be30980_67 .array/port v0x7fac4be30980, 67;
v0x7fac4be30980_68 .array/port v0x7fac4be30980, 68;
v0x7fac4be30980_69 .array/port v0x7fac4be30980, 69;
E_0x7fac4be305d0/17 .event edge, v0x7fac4be30980_66, v0x7fac4be30980_67, v0x7fac4be30980_68, v0x7fac4be30980_69;
v0x7fac4be30980_70 .array/port v0x7fac4be30980, 70;
v0x7fac4be30980_71 .array/port v0x7fac4be30980, 71;
v0x7fac4be30980_72 .array/port v0x7fac4be30980, 72;
v0x7fac4be30980_73 .array/port v0x7fac4be30980, 73;
E_0x7fac4be305d0/18 .event edge, v0x7fac4be30980_70, v0x7fac4be30980_71, v0x7fac4be30980_72, v0x7fac4be30980_73;
v0x7fac4be30980_74 .array/port v0x7fac4be30980, 74;
v0x7fac4be30980_75 .array/port v0x7fac4be30980, 75;
v0x7fac4be30980_76 .array/port v0x7fac4be30980, 76;
v0x7fac4be30980_77 .array/port v0x7fac4be30980, 77;
E_0x7fac4be305d0/19 .event edge, v0x7fac4be30980_74, v0x7fac4be30980_75, v0x7fac4be30980_76, v0x7fac4be30980_77;
v0x7fac4be30980_78 .array/port v0x7fac4be30980, 78;
v0x7fac4be30980_79 .array/port v0x7fac4be30980, 79;
v0x7fac4be30980_80 .array/port v0x7fac4be30980, 80;
v0x7fac4be30980_81 .array/port v0x7fac4be30980, 81;
E_0x7fac4be305d0/20 .event edge, v0x7fac4be30980_78, v0x7fac4be30980_79, v0x7fac4be30980_80, v0x7fac4be30980_81;
v0x7fac4be30980_82 .array/port v0x7fac4be30980, 82;
v0x7fac4be30980_83 .array/port v0x7fac4be30980, 83;
v0x7fac4be30980_84 .array/port v0x7fac4be30980, 84;
v0x7fac4be30980_85 .array/port v0x7fac4be30980, 85;
E_0x7fac4be305d0/21 .event edge, v0x7fac4be30980_82, v0x7fac4be30980_83, v0x7fac4be30980_84, v0x7fac4be30980_85;
v0x7fac4be30980_86 .array/port v0x7fac4be30980, 86;
v0x7fac4be30980_87 .array/port v0x7fac4be30980, 87;
v0x7fac4be30980_88 .array/port v0x7fac4be30980, 88;
v0x7fac4be30980_89 .array/port v0x7fac4be30980, 89;
E_0x7fac4be305d0/22 .event edge, v0x7fac4be30980_86, v0x7fac4be30980_87, v0x7fac4be30980_88, v0x7fac4be30980_89;
v0x7fac4be30980_90 .array/port v0x7fac4be30980, 90;
v0x7fac4be30980_91 .array/port v0x7fac4be30980, 91;
v0x7fac4be30980_92 .array/port v0x7fac4be30980, 92;
v0x7fac4be30980_93 .array/port v0x7fac4be30980, 93;
E_0x7fac4be305d0/23 .event edge, v0x7fac4be30980_90, v0x7fac4be30980_91, v0x7fac4be30980_92, v0x7fac4be30980_93;
v0x7fac4be30980_94 .array/port v0x7fac4be30980, 94;
v0x7fac4be30980_95 .array/port v0x7fac4be30980, 95;
v0x7fac4be30980_96 .array/port v0x7fac4be30980, 96;
v0x7fac4be30980_97 .array/port v0x7fac4be30980, 97;
E_0x7fac4be305d0/24 .event edge, v0x7fac4be30980_94, v0x7fac4be30980_95, v0x7fac4be30980_96, v0x7fac4be30980_97;
v0x7fac4be30980_98 .array/port v0x7fac4be30980, 98;
v0x7fac4be30980_99 .array/port v0x7fac4be30980, 99;
v0x7fac4be30980_100 .array/port v0x7fac4be30980, 100;
v0x7fac4be30980_101 .array/port v0x7fac4be30980, 101;
E_0x7fac4be305d0/25 .event edge, v0x7fac4be30980_98, v0x7fac4be30980_99, v0x7fac4be30980_100, v0x7fac4be30980_101;
v0x7fac4be30980_102 .array/port v0x7fac4be30980, 102;
v0x7fac4be30980_103 .array/port v0x7fac4be30980, 103;
v0x7fac4be30980_104 .array/port v0x7fac4be30980, 104;
v0x7fac4be30980_105 .array/port v0x7fac4be30980, 105;
E_0x7fac4be305d0/26 .event edge, v0x7fac4be30980_102, v0x7fac4be30980_103, v0x7fac4be30980_104, v0x7fac4be30980_105;
v0x7fac4be30980_106 .array/port v0x7fac4be30980, 106;
v0x7fac4be30980_107 .array/port v0x7fac4be30980, 107;
v0x7fac4be30980_108 .array/port v0x7fac4be30980, 108;
v0x7fac4be30980_109 .array/port v0x7fac4be30980, 109;
E_0x7fac4be305d0/27 .event edge, v0x7fac4be30980_106, v0x7fac4be30980_107, v0x7fac4be30980_108, v0x7fac4be30980_109;
v0x7fac4be30980_110 .array/port v0x7fac4be30980, 110;
v0x7fac4be30980_111 .array/port v0x7fac4be30980, 111;
v0x7fac4be30980_112 .array/port v0x7fac4be30980, 112;
v0x7fac4be30980_113 .array/port v0x7fac4be30980, 113;
E_0x7fac4be305d0/28 .event edge, v0x7fac4be30980_110, v0x7fac4be30980_111, v0x7fac4be30980_112, v0x7fac4be30980_113;
v0x7fac4be30980_114 .array/port v0x7fac4be30980, 114;
v0x7fac4be30980_115 .array/port v0x7fac4be30980, 115;
v0x7fac4be30980_116 .array/port v0x7fac4be30980, 116;
v0x7fac4be30980_117 .array/port v0x7fac4be30980, 117;
E_0x7fac4be305d0/29 .event edge, v0x7fac4be30980_114, v0x7fac4be30980_115, v0x7fac4be30980_116, v0x7fac4be30980_117;
v0x7fac4be30980_118 .array/port v0x7fac4be30980, 118;
v0x7fac4be30980_119 .array/port v0x7fac4be30980, 119;
v0x7fac4be30980_120 .array/port v0x7fac4be30980, 120;
v0x7fac4be30980_121 .array/port v0x7fac4be30980, 121;
E_0x7fac4be305d0/30 .event edge, v0x7fac4be30980_118, v0x7fac4be30980_119, v0x7fac4be30980_120, v0x7fac4be30980_121;
v0x7fac4be30980_122 .array/port v0x7fac4be30980, 122;
v0x7fac4be30980_123 .array/port v0x7fac4be30980, 123;
v0x7fac4be30980_124 .array/port v0x7fac4be30980, 124;
v0x7fac4be30980_125 .array/port v0x7fac4be30980, 125;
E_0x7fac4be305d0/31 .event edge, v0x7fac4be30980_122, v0x7fac4be30980_123, v0x7fac4be30980_124, v0x7fac4be30980_125;
v0x7fac4be30980_126 .array/port v0x7fac4be30980, 126;
v0x7fac4be30980_127 .array/port v0x7fac4be30980, 127;
v0x7fac4be30980_128 .array/port v0x7fac4be30980, 128;
v0x7fac4be30980_129 .array/port v0x7fac4be30980, 129;
E_0x7fac4be305d0/32 .event edge, v0x7fac4be30980_126, v0x7fac4be30980_127, v0x7fac4be30980_128, v0x7fac4be30980_129;
v0x7fac4be30980_130 .array/port v0x7fac4be30980, 130;
v0x7fac4be30980_131 .array/port v0x7fac4be30980, 131;
v0x7fac4be30980_132 .array/port v0x7fac4be30980, 132;
v0x7fac4be30980_133 .array/port v0x7fac4be30980, 133;
E_0x7fac4be305d0/33 .event edge, v0x7fac4be30980_130, v0x7fac4be30980_131, v0x7fac4be30980_132, v0x7fac4be30980_133;
v0x7fac4be30980_134 .array/port v0x7fac4be30980, 134;
v0x7fac4be30980_135 .array/port v0x7fac4be30980, 135;
v0x7fac4be30980_136 .array/port v0x7fac4be30980, 136;
v0x7fac4be30980_137 .array/port v0x7fac4be30980, 137;
E_0x7fac4be305d0/34 .event edge, v0x7fac4be30980_134, v0x7fac4be30980_135, v0x7fac4be30980_136, v0x7fac4be30980_137;
v0x7fac4be30980_138 .array/port v0x7fac4be30980, 138;
v0x7fac4be30980_139 .array/port v0x7fac4be30980, 139;
v0x7fac4be30980_140 .array/port v0x7fac4be30980, 140;
v0x7fac4be30980_141 .array/port v0x7fac4be30980, 141;
E_0x7fac4be305d0/35 .event edge, v0x7fac4be30980_138, v0x7fac4be30980_139, v0x7fac4be30980_140, v0x7fac4be30980_141;
v0x7fac4be30980_142 .array/port v0x7fac4be30980, 142;
v0x7fac4be30980_143 .array/port v0x7fac4be30980, 143;
v0x7fac4be30980_144 .array/port v0x7fac4be30980, 144;
v0x7fac4be30980_145 .array/port v0x7fac4be30980, 145;
E_0x7fac4be305d0/36 .event edge, v0x7fac4be30980_142, v0x7fac4be30980_143, v0x7fac4be30980_144, v0x7fac4be30980_145;
v0x7fac4be30980_146 .array/port v0x7fac4be30980, 146;
v0x7fac4be30980_147 .array/port v0x7fac4be30980, 147;
v0x7fac4be30980_148 .array/port v0x7fac4be30980, 148;
v0x7fac4be30980_149 .array/port v0x7fac4be30980, 149;
E_0x7fac4be305d0/37 .event edge, v0x7fac4be30980_146, v0x7fac4be30980_147, v0x7fac4be30980_148, v0x7fac4be30980_149;
v0x7fac4be30980_150 .array/port v0x7fac4be30980, 150;
v0x7fac4be30980_151 .array/port v0x7fac4be30980, 151;
v0x7fac4be30980_152 .array/port v0x7fac4be30980, 152;
v0x7fac4be30980_153 .array/port v0x7fac4be30980, 153;
E_0x7fac4be305d0/38 .event edge, v0x7fac4be30980_150, v0x7fac4be30980_151, v0x7fac4be30980_152, v0x7fac4be30980_153;
v0x7fac4be30980_154 .array/port v0x7fac4be30980, 154;
v0x7fac4be30980_155 .array/port v0x7fac4be30980, 155;
v0x7fac4be30980_156 .array/port v0x7fac4be30980, 156;
v0x7fac4be30980_157 .array/port v0x7fac4be30980, 157;
E_0x7fac4be305d0/39 .event edge, v0x7fac4be30980_154, v0x7fac4be30980_155, v0x7fac4be30980_156, v0x7fac4be30980_157;
v0x7fac4be30980_158 .array/port v0x7fac4be30980, 158;
v0x7fac4be30980_159 .array/port v0x7fac4be30980, 159;
v0x7fac4be30980_160 .array/port v0x7fac4be30980, 160;
v0x7fac4be30980_161 .array/port v0x7fac4be30980, 161;
E_0x7fac4be305d0/40 .event edge, v0x7fac4be30980_158, v0x7fac4be30980_159, v0x7fac4be30980_160, v0x7fac4be30980_161;
v0x7fac4be30980_162 .array/port v0x7fac4be30980, 162;
v0x7fac4be30980_163 .array/port v0x7fac4be30980, 163;
v0x7fac4be30980_164 .array/port v0x7fac4be30980, 164;
v0x7fac4be30980_165 .array/port v0x7fac4be30980, 165;
E_0x7fac4be305d0/41 .event edge, v0x7fac4be30980_162, v0x7fac4be30980_163, v0x7fac4be30980_164, v0x7fac4be30980_165;
v0x7fac4be30980_166 .array/port v0x7fac4be30980, 166;
v0x7fac4be30980_167 .array/port v0x7fac4be30980, 167;
v0x7fac4be30980_168 .array/port v0x7fac4be30980, 168;
v0x7fac4be30980_169 .array/port v0x7fac4be30980, 169;
E_0x7fac4be305d0/42 .event edge, v0x7fac4be30980_166, v0x7fac4be30980_167, v0x7fac4be30980_168, v0x7fac4be30980_169;
v0x7fac4be30980_170 .array/port v0x7fac4be30980, 170;
v0x7fac4be30980_171 .array/port v0x7fac4be30980, 171;
v0x7fac4be30980_172 .array/port v0x7fac4be30980, 172;
v0x7fac4be30980_173 .array/port v0x7fac4be30980, 173;
E_0x7fac4be305d0/43 .event edge, v0x7fac4be30980_170, v0x7fac4be30980_171, v0x7fac4be30980_172, v0x7fac4be30980_173;
v0x7fac4be30980_174 .array/port v0x7fac4be30980, 174;
v0x7fac4be30980_175 .array/port v0x7fac4be30980, 175;
v0x7fac4be30980_176 .array/port v0x7fac4be30980, 176;
v0x7fac4be30980_177 .array/port v0x7fac4be30980, 177;
E_0x7fac4be305d0/44 .event edge, v0x7fac4be30980_174, v0x7fac4be30980_175, v0x7fac4be30980_176, v0x7fac4be30980_177;
v0x7fac4be30980_178 .array/port v0x7fac4be30980, 178;
v0x7fac4be30980_179 .array/port v0x7fac4be30980, 179;
v0x7fac4be30980_180 .array/port v0x7fac4be30980, 180;
v0x7fac4be30980_181 .array/port v0x7fac4be30980, 181;
E_0x7fac4be305d0/45 .event edge, v0x7fac4be30980_178, v0x7fac4be30980_179, v0x7fac4be30980_180, v0x7fac4be30980_181;
v0x7fac4be30980_182 .array/port v0x7fac4be30980, 182;
v0x7fac4be30980_183 .array/port v0x7fac4be30980, 183;
v0x7fac4be30980_184 .array/port v0x7fac4be30980, 184;
v0x7fac4be30980_185 .array/port v0x7fac4be30980, 185;
E_0x7fac4be305d0/46 .event edge, v0x7fac4be30980_182, v0x7fac4be30980_183, v0x7fac4be30980_184, v0x7fac4be30980_185;
v0x7fac4be30980_186 .array/port v0x7fac4be30980, 186;
v0x7fac4be30980_187 .array/port v0x7fac4be30980, 187;
v0x7fac4be30980_188 .array/port v0x7fac4be30980, 188;
v0x7fac4be30980_189 .array/port v0x7fac4be30980, 189;
E_0x7fac4be305d0/47 .event edge, v0x7fac4be30980_186, v0x7fac4be30980_187, v0x7fac4be30980_188, v0x7fac4be30980_189;
v0x7fac4be30980_190 .array/port v0x7fac4be30980, 190;
v0x7fac4be30980_191 .array/port v0x7fac4be30980, 191;
v0x7fac4be30980_192 .array/port v0x7fac4be30980, 192;
v0x7fac4be30980_193 .array/port v0x7fac4be30980, 193;
E_0x7fac4be305d0/48 .event edge, v0x7fac4be30980_190, v0x7fac4be30980_191, v0x7fac4be30980_192, v0x7fac4be30980_193;
v0x7fac4be30980_194 .array/port v0x7fac4be30980, 194;
v0x7fac4be30980_195 .array/port v0x7fac4be30980, 195;
v0x7fac4be30980_196 .array/port v0x7fac4be30980, 196;
v0x7fac4be30980_197 .array/port v0x7fac4be30980, 197;
E_0x7fac4be305d0/49 .event edge, v0x7fac4be30980_194, v0x7fac4be30980_195, v0x7fac4be30980_196, v0x7fac4be30980_197;
v0x7fac4be30980_198 .array/port v0x7fac4be30980, 198;
v0x7fac4be30980_199 .array/port v0x7fac4be30980, 199;
v0x7fac4be30980_200 .array/port v0x7fac4be30980, 200;
v0x7fac4be30980_201 .array/port v0x7fac4be30980, 201;
E_0x7fac4be305d0/50 .event edge, v0x7fac4be30980_198, v0x7fac4be30980_199, v0x7fac4be30980_200, v0x7fac4be30980_201;
v0x7fac4be30980_202 .array/port v0x7fac4be30980, 202;
v0x7fac4be30980_203 .array/port v0x7fac4be30980, 203;
v0x7fac4be30980_204 .array/port v0x7fac4be30980, 204;
v0x7fac4be30980_205 .array/port v0x7fac4be30980, 205;
E_0x7fac4be305d0/51 .event edge, v0x7fac4be30980_202, v0x7fac4be30980_203, v0x7fac4be30980_204, v0x7fac4be30980_205;
v0x7fac4be30980_206 .array/port v0x7fac4be30980, 206;
v0x7fac4be30980_207 .array/port v0x7fac4be30980, 207;
v0x7fac4be30980_208 .array/port v0x7fac4be30980, 208;
v0x7fac4be30980_209 .array/port v0x7fac4be30980, 209;
E_0x7fac4be305d0/52 .event edge, v0x7fac4be30980_206, v0x7fac4be30980_207, v0x7fac4be30980_208, v0x7fac4be30980_209;
v0x7fac4be30980_210 .array/port v0x7fac4be30980, 210;
v0x7fac4be30980_211 .array/port v0x7fac4be30980, 211;
v0x7fac4be30980_212 .array/port v0x7fac4be30980, 212;
v0x7fac4be30980_213 .array/port v0x7fac4be30980, 213;
E_0x7fac4be305d0/53 .event edge, v0x7fac4be30980_210, v0x7fac4be30980_211, v0x7fac4be30980_212, v0x7fac4be30980_213;
v0x7fac4be30980_214 .array/port v0x7fac4be30980, 214;
v0x7fac4be30980_215 .array/port v0x7fac4be30980, 215;
v0x7fac4be30980_216 .array/port v0x7fac4be30980, 216;
v0x7fac4be30980_217 .array/port v0x7fac4be30980, 217;
E_0x7fac4be305d0/54 .event edge, v0x7fac4be30980_214, v0x7fac4be30980_215, v0x7fac4be30980_216, v0x7fac4be30980_217;
v0x7fac4be30980_218 .array/port v0x7fac4be30980, 218;
v0x7fac4be30980_219 .array/port v0x7fac4be30980, 219;
v0x7fac4be30980_220 .array/port v0x7fac4be30980, 220;
v0x7fac4be30980_221 .array/port v0x7fac4be30980, 221;
E_0x7fac4be305d0/55 .event edge, v0x7fac4be30980_218, v0x7fac4be30980_219, v0x7fac4be30980_220, v0x7fac4be30980_221;
v0x7fac4be30980_222 .array/port v0x7fac4be30980, 222;
v0x7fac4be30980_223 .array/port v0x7fac4be30980, 223;
v0x7fac4be30980_224 .array/port v0x7fac4be30980, 224;
v0x7fac4be30980_225 .array/port v0x7fac4be30980, 225;
E_0x7fac4be305d0/56 .event edge, v0x7fac4be30980_222, v0x7fac4be30980_223, v0x7fac4be30980_224, v0x7fac4be30980_225;
v0x7fac4be30980_226 .array/port v0x7fac4be30980, 226;
v0x7fac4be30980_227 .array/port v0x7fac4be30980, 227;
v0x7fac4be30980_228 .array/port v0x7fac4be30980, 228;
v0x7fac4be30980_229 .array/port v0x7fac4be30980, 229;
E_0x7fac4be305d0/57 .event edge, v0x7fac4be30980_226, v0x7fac4be30980_227, v0x7fac4be30980_228, v0x7fac4be30980_229;
v0x7fac4be30980_230 .array/port v0x7fac4be30980, 230;
v0x7fac4be30980_231 .array/port v0x7fac4be30980, 231;
v0x7fac4be30980_232 .array/port v0x7fac4be30980, 232;
v0x7fac4be30980_233 .array/port v0x7fac4be30980, 233;
E_0x7fac4be305d0/58 .event edge, v0x7fac4be30980_230, v0x7fac4be30980_231, v0x7fac4be30980_232, v0x7fac4be30980_233;
v0x7fac4be30980_234 .array/port v0x7fac4be30980, 234;
v0x7fac4be30980_235 .array/port v0x7fac4be30980, 235;
v0x7fac4be30980_236 .array/port v0x7fac4be30980, 236;
v0x7fac4be30980_237 .array/port v0x7fac4be30980, 237;
E_0x7fac4be305d0/59 .event edge, v0x7fac4be30980_234, v0x7fac4be30980_235, v0x7fac4be30980_236, v0x7fac4be30980_237;
v0x7fac4be30980_238 .array/port v0x7fac4be30980, 238;
v0x7fac4be30980_239 .array/port v0x7fac4be30980, 239;
v0x7fac4be30980_240 .array/port v0x7fac4be30980, 240;
v0x7fac4be30980_241 .array/port v0x7fac4be30980, 241;
E_0x7fac4be305d0/60 .event edge, v0x7fac4be30980_238, v0x7fac4be30980_239, v0x7fac4be30980_240, v0x7fac4be30980_241;
v0x7fac4be30980_242 .array/port v0x7fac4be30980, 242;
v0x7fac4be30980_243 .array/port v0x7fac4be30980, 243;
v0x7fac4be30980_244 .array/port v0x7fac4be30980, 244;
v0x7fac4be30980_245 .array/port v0x7fac4be30980, 245;
E_0x7fac4be305d0/61 .event edge, v0x7fac4be30980_242, v0x7fac4be30980_243, v0x7fac4be30980_244, v0x7fac4be30980_245;
v0x7fac4be30980_246 .array/port v0x7fac4be30980, 246;
v0x7fac4be30980_247 .array/port v0x7fac4be30980, 247;
v0x7fac4be30980_248 .array/port v0x7fac4be30980, 248;
v0x7fac4be30980_249 .array/port v0x7fac4be30980, 249;
E_0x7fac4be305d0/62 .event edge, v0x7fac4be30980_246, v0x7fac4be30980_247, v0x7fac4be30980_248, v0x7fac4be30980_249;
v0x7fac4be30980_250 .array/port v0x7fac4be30980, 250;
v0x7fac4be30980_251 .array/port v0x7fac4be30980, 251;
v0x7fac4be30980_252 .array/port v0x7fac4be30980, 252;
v0x7fac4be30980_253 .array/port v0x7fac4be30980, 253;
E_0x7fac4be305d0/63 .event edge, v0x7fac4be30980_250, v0x7fac4be30980_251, v0x7fac4be30980_252, v0x7fac4be30980_253;
v0x7fac4be30980_254 .array/port v0x7fac4be30980, 254;
v0x7fac4be30980_255 .array/port v0x7fac4be30980, 255;
v0x7fac4be30980_256 .array/port v0x7fac4be30980, 256;
E_0x7fac4be305d0/64 .event edge, v0x7fac4be30980_254, v0x7fac4be30980_255, v0x7fac4be30980_256;
E_0x7fac4be305d0 .event/or E_0x7fac4be305d0/0, E_0x7fac4be305d0/1, E_0x7fac4be305d0/2, E_0x7fac4be305d0/3, E_0x7fac4be305d0/4, E_0x7fac4be305d0/5, E_0x7fac4be305d0/6, E_0x7fac4be305d0/7, E_0x7fac4be305d0/8, E_0x7fac4be305d0/9, E_0x7fac4be305d0/10, E_0x7fac4be305d0/11, E_0x7fac4be305d0/12, E_0x7fac4be305d0/13, E_0x7fac4be305d0/14, E_0x7fac4be305d0/15, E_0x7fac4be305d0/16, E_0x7fac4be305d0/17, E_0x7fac4be305d0/18, E_0x7fac4be305d0/19, E_0x7fac4be305d0/20, E_0x7fac4be305d0/21, E_0x7fac4be305d0/22, E_0x7fac4be305d0/23, E_0x7fac4be305d0/24, E_0x7fac4be305d0/25, E_0x7fac4be305d0/26, E_0x7fac4be305d0/27, E_0x7fac4be305d0/28, E_0x7fac4be305d0/29, E_0x7fac4be305d0/30, E_0x7fac4be305d0/31, E_0x7fac4be305d0/32, E_0x7fac4be305d0/33, E_0x7fac4be305d0/34, E_0x7fac4be305d0/35, E_0x7fac4be305d0/36, E_0x7fac4be305d0/37, E_0x7fac4be305d0/38, E_0x7fac4be305d0/39, E_0x7fac4be305d0/40, E_0x7fac4be305d0/41, E_0x7fac4be305d0/42, E_0x7fac4be305d0/43, E_0x7fac4be305d0/44, E_0x7fac4be305d0/45, E_0x7fac4be305d0/46, E_0x7fac4be305d0/47, E_0x7fac4be305d0/48, E_0x7fac4be305d0/49, E_0x7fac4be305d0/50, E_0x7fac4be305d0/51, E_0x7fac4be305d0/52, E_0x7fac4be305d0/53, E_0x7fac4be305d0/54, E_0x7fac4be305d0/55, E_0x7fac4be305d0/56, E_0x7fac4be305d0/57, E_0x7fac4be305d0/58, E_0x7fac4be305d0/59, E_0x7fac4be305d0/60, E_0x7fac4be305d0/61, E_0x7fac4be305d0/62, E_0x7fac4be305d0/63, E_0x7fac4be305d0/64;
S_0x7fac4be31c00 .scope module, "hazard" "Hazard_Unit" 2 126, 15 4 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemReadE"
    .port_info 2 /INPUT 1 "MemtoRegE"
    .port_info 3 /INPUT 1 "RegWriteE"
    .port_info 4 /INPUT 1 "MemReadM"
    .port_info 5 /INPUT 1 "MemtoRegM"
    .port_info 6 /INPUT 1 "RegWriteM"
    .port_info 7 /INPUT 1 "RegWriteW"
    .port_info 8 /INPUT 5 "RsD"
    .port_info 9 /INPUT 5 "RtD"
    .port_info 10 /INPUT 5 "RsE"
    .port_info 11 /INPUT 5 "RtE"
    .port_info 12 /INPUT 5 "WriteRegE"
    .port_info 13 /INPUT 5 "WriteRegM"
    .port_info 14 /INPUT 5 "WriteRegW"
    .port_info 15 /OUTPUT 1 "StallF"
    .port_info 16 /OUTPUT 1 "StallD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 1 "ForwardAD"
    .port_info 19 /OUTPUT 1 "ForwardBD"
    .port_info 20 /OUTPUT 2 "ForwardAE"
    .port_info 21 /OUTPUT 2 "ForwardBE"
v0x7fac4be32120_0 .net "BranchD", 0 0, v0x7fac4be2fe70_0;  alias, 1 drivers
v0x7fac4be32200_0 .var "FlushE", 0 0;
v0x7fac4be322e0_0 .var "ForwardAD", 0 0;
v0x7fac4be32370_0 .var "ForwardAE", 1 0;
v0x7fac4be32420_0 .var "ForwardBD", 0 0;
v0x7fac4be324f0_0 .var "ForwardBE", 1 0;
v0x7fac4be325a0_0 .net "MemReadE", 0 0, L_0x7fac4be38e50;  1 drivers
v0x7fac4be32630_0 .net "MemReadM", 0 0, L_0x7fac4be3a8a0;  1 drivers
v0x7fac4be326c0_0 .net "MemtoRegE", 0 0, L_0x7fac4be38ef0;  1 drivers
v0x7fac4be327d0_0 .net "MemtoRegM", 0 0, L_0x7fac4be3a940;  1 drivers
v0x7fac4be32860_0 .net "RegWriteE", 0 0, L_0x7fac4be3a780;  1 drivers
v0x7fac4be32900_0 .net "RegWriteM", 0 0, L_0x7fac4be3a9e0;  1 drivers
v0x7fac4be329a0_0 .net "RegWriteW", 0 0, L_0x7fac4be3ab00;  1 drivers
v0x7fac4be32a40_0 .net "RsD", 4 0, L_0x7fac4be3aba0;  1 drivers
v0x7fac4be32af0_0 .net "RsE", 4 0, v0x7fac4be295c0_0;  alias, 1 drivers
v0x7fac4be32bb0_0 .net "RtD", 4 0, L_0x7fac4be3ac40;  1 drivers
v0x7fac4be32c40_0 .net "RtE", 4 0, v0x7fac4be29720_0;  alias, 1 drivers
v0x7fac4be32dd0_0 .var "StallD", 0 0;
v0x7fac4be32e60_0 .var "StallF", 0 0;
v0x7fac4be32ef0_0 .net "WriteRegE", 4 0, v0x7fac4be364e0_0;  alias, 1 drivers
v0x7fac4be32f80_0 .net "WriteRegM", 4 0, v0x7fac4be286c0_0;  alias, 1 drivers
v0x7fac4be33050_0 .net "WriteRegW", 4 0, v0x7fac4be2b880_0;  alias, 1 drivers
v0x7fac4be330e0_0 .var "branchstall", 0 0;
v0x7fac4be33170_0 .var "lwstall", 0 0;
E_0x7fac4be2fbf0/0 .event edge, v0x7fac4be32a40_0, v0x7fac4be29720_0, v0x7fac4be32bb0_0, v0x7fac4be326c0_0;
E_0x7fac4be2fbf0/1 .event edge, v0x7fac4be2f0d0_0, v0x7fac4be32860_0, v0x7fac4be28610_0, v0x7fac4be327d0_0;
E_0x7fac4be2fbf0/2 .event edge, v0x7fac4be286c0_0, v0x7fac4be33170_0, v0x7fac4be330e0_0, v0x7fac4be2c870_0;
E_0x7fac4be2fbf0/3 .event edge, v0x7fac4be32900_0, v0x7fac4be295c0_0, v0x7fac4be2b880_0, v0x7fac4be329a0_0;
E_0x7fac4be2fbf0/4 .event edge, v0x7fac4be325a0_0, v0x7fac4be32630_0, v0x7fac4be2a4b0_0, v0x7fac4be280a0_0;
E_0x7fac4be2fbf0 .event/or E_0x7fac4be2fbf0/0, E_0x7fac4be2fbf0/1, E_0x7fac4be2fbf0/2, E_0x7fac4be2fbf0/3, E_0x7fac4be2fbf0/4;
S_0x7fac4be333f0 .scope module, "instructionMemory" "Instruction_Memory" 2 147, 16 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7fac4be33660_0 .net "currPC", 31 0, v0x7fac4be2ca40_0;  alias, 1 drivers
v0x7fac4be33710_0 .var "instr", 31 0;
v0x7fac4be31dd0 .array "mem", 1048832 1048576, 31 0;
v0x7fac4be337d0_0 .var "number_instructions", 31 0;
E_0x7fac4be33610 .event edge, v0x7fac4be2a260_0;
S_0x7fac4be338c0 .scope module, "jrMux" "Mux_2_1_32bit" 2 135, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be33b30_0 .net "mux_in_0", 31 0, v0x7fac4be2a350_0;  alias, 1 drivers
v0x7fac4be33be0_0 .net "mux_in_1", 31 0, L_0x7fac4be3b480;  alias, 1 drivers
v0x7fac4be33c90_0 .var "mux_out", 31 0;
v0x7fac4be33d60_0 .net "select", 0 0, v0x7fac4be30060_0;  alias, 1 drivers
E_0x7fac4be33ad0 .event edge, v0x7fac4be30060_0, v0x7fac4be2a350_0, v0x7fac4be33be0_0;
S_0x7fac4be33e50 .scope module, "jumpMux" "Mux_2_1_32bit" 2 141, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be340c0_0 .net "mux_in_0", 31 0, v0x7fac4be2ebf0_0;  alias, 1 drivers
v0x7fac4be34190_0 .net "mux_in_1", 31 0, L_0x7fac4be3b110;  alias, 1 drivers
v0x7fac4be34240_0 .var "mux_out", 31 0;
v0x7fac4be34310_0 .net "select", 0 0, v0x7fac4be300f0_0;  alias, 1 drivers
E_0x7fac4be34060 .event edge, v0x7fac4be300f0_0, v0x7fac4be2ebf0_0, v0x7fac4be2b000_0;
S_0x7fac4be343f0 .scope module, "memToRegMux" "Mux_2_1_32bit" 2 234, 9 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fac4be34660_0 .net "mux_in_0", 31 0, v0x7fac4be2b430_0;  alias, 1 drivers
v0x7fac4be34730_0 .net "mux_in_1", 31 0, v0x7fac4be2b590_0;  alias, 1 drivers
v0x7fac4be347e0_0 .var "mux_out", 31 0;
v0x7fac4be348d0_0 .net "select", 0 0, L_0x7fac4be3be00;  1 drivers
E_0x7fac4be34600 .event edge, v0x7fac4be348d0_0, v0x7fac4be2b430_0, v0x7fac4be2b590_0;
S_0x7fac4be349a0 .scope module, "regEqual" "Equal" 2 174, 17 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /OUTPUT 1 "equalD"
v0x7fac4be34bf0_0 .var "equalD", 0 0;
v0x7fac4be34cb0_0 .net "input1", 31 0, v0x7fac4be2beb0_0;  alias, 1 drivers
v0x7fac4be34d80_0 .net "input2", 31 0, v0x7fac4be2c420_0;  alias, 1 drivers
E_0x7fac4be34ba0 .event edge, v0x7fac4be29080_0, v0x7fac4be291d0_0;
S_0x7fac4be34e80 .scope module, "reg_block" "Registers" 2 165, 18 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fac4be359f0_2 .array/port v0x7fac4be359f0, 2;
L_0x7fac4be3b3a0 .functor BUFZ 32, v0x7fac4be359f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fac4be359f0_4 .array/port v0x7fac4be359f0, 4;
L_0x7fac4be3b410 .functor BUFZ 32, v0x7fac4be359f0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fac4be359f0_31 .array/port v0x7fac4be359f0, 31;
L_0x7fac4be3b480 .functor BUFZ 32, v0x7fac4be359f0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fac4be35230_0 .net "RegWrite", 0 0, L_0x7fac4be3b8d0;  1 drivers
v0x7fac4be352e0_0 .net "a0", 31 0, L_0x7fac4be3b410;  alias, 1 drivers
v0x7fac4be35380_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
v0x7fac4be35430_0 .var/i "i", 31 0;
v0x7fac4be354c0_0 .net "jal_address", 31 0, L_0x7fac4be3b4f0;  1 drivers
v0x7fac4be355b0_0 .net "jal_control", 0 0, v0x7fac4be2ffd0_0;  alias, 1 drivers
v0x7fac4be35640_0 .net "ra", 31 0, L_0x7fac4be3b480;  alias, 1 drivers
v0x7fac4be356f0_0 .var "readData1", 31 0;
v0x7fac4be357a0_0 .var "readData2", 31 0;
v0x7fac4be358d0_0 .net "readReg1", 4 0, L_0x7fac4be3b630;  1 drivers
v0x7fac4be35960_0 .net "readReg2", 4 0, L_0x7fac4be3b830;  1 drivers
v0x7fac4be359f0 .array "registers", 31 0, 31 0;
v0x7fac4be35d80_0 .net "v0", 31 0, L_0x7fac4be3b3a0;  alias, 1 drivers
v0x7fac4be35e30_0 .net "writeData", 31 0, v0x7fac4be347e0_0;  alias, 1 drivers
v0x7fac4be35ed0_0 .net "writeReg", 4 0, v0x7fac4be2b880_0;  alias, 1 drivers
E_0x7fac4be351e0 .event edge, v0x7fac4be35960_0, v0x7fac4be358d0_0;
S_0x7fac4be360f0 .scope module, "registerMux" "Mux_2_1_5bit" 2 198, 9 18 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fac4be36360_0 .net "mux_in_0", 4 0, v0x7fac4be29720_0;  alias, 1 drivers
v0x7fac4be36450_0 .net "mux_in_1", 4 0, v0x7fac4be29460_0;  alias, 1 drivers
v0x7fac4be364e0_0 .var "mux_out", 4 0;
v0x7fac4be36570_0 .net "select", 0 0, L_0x7fac4be3bb50;  1 drivers
E_0x7fac4be36300 .event edge, v0x7fac4be36570_0, v0x7fac4be29720_0, v0x7fac4be29460_0;
S_0x7fac4be36640 .scope module, "runStats" "Stats" 2 240, 19 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fac4be36890_0 .net "clk", 0 0, v0x7fac4be39730_0;  alias, 1 drivers
v0x7fac4be36930_0 .var "number_cycles", 31 0;
v0x7fac4be369e0_0 .net "number_instructions", 31 0, v0x7fac4be337d0_0;  alias, 1 drivers
v0x7fac4be36ab0_0 .net "stat_control", 0 0, v0x7fac4be37250_0;  alias, 1 drivers
E_0x7fac4be36840 .event edge, v0x7fac4be36ab0_0;
S_0x7fac4be36b90 .scope module, "signExtend_block" "Sign_Extend_16_32" 2 180, 20 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fac4be36d80_0 .net "instr", 31 0, v0x7fac4be2a030_0;  alias, 1 drivers
v0x7fac4be36e30_0 .var "out_value", 31 0;
S_0x7fac4be36f20 .scope module, "testSyscall" "Syscall" 2 186, 21 5 0, S_0x7fac4be14050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7fac4be37180_0 .net "a0", 31 0, L_0x7fac4be3b410;  alias, 1 drivers
v0x7fac4be37250_0 .var "stat_control", 0 0;
v0x7fac4be37300_0 .net "syscall_control", 0 0, v0x7fac4be30280_0;  alias, 1 drivers
v0x7fac4be373d0_0 .net "v0", 31 0, L_0x7fac4be3b3a0;  alias, 1 drivers
E_0x7fac4be37130 .event edge, v0x7fac4be30280_0, v0x7fac4be35d80_0, v0x7fac4be352e0_0;
    .scope S_0x7fac4be31c00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be32e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be32dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be32200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be322e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be32420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be32370_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be324f0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fac4be31c00;
T_1 ;
    %wait E_0x7fac4be2fbf0;
    %load/vec4 v0x7fac4be32a40_0;
    %load/vec4 v0x7fac4be32c40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fac4be32bb0_0;
    %load/vec4 v0x7fac4be32c40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x7fac4be326c0_0;
    %and;
    %store/vec4 v0x7fac4be33170_0, 0, 1;
    %load/vec4 v0x7fac4be32120_0;
    %load/vec4 v0x7fac4be32860_0;
    %and;
    %load/vec4 v0x7fac4be32ef0_0;
    %load/vec4 v0x7fac4be32a40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fac4be32ef0_0;
    %load/vec4 v0x7fac4be32bb0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %load/vec4 v0x7fac4be32120_0;
    %load/vec4 v0x7fac4be327d0_0;
    %and;
    %load/vec4 v0x7fac4be32f80_0;
    %load/vec4 v0x7fac4be32a40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fac4be32f80_0;
    %load/vec4 v0x7fac4be32bb0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fac4be330e0_0, 0, 1;
    %load/vec4 v0x7fac4be33170_0;
    %load/vec4 v0x7fac4be330e0_0;
    %or;
    %store/vec4 v0x7fac4be32e60_0, 0, 1;
    %load/vec4 v0x7fac4be32e60_0;
    %store/vec4 v0x7fac4be32dd0_0, 0, 1;
    %load/vec4 v0x7fac4be32e60_0;
    %store/vec4 v0x7fac4be32200_0, 0, 1;
    %load/vec4 v0x7fac4be32a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x7fac4be32a40_0;
    %load/vec4 v0x7fac4be32f80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fac4be32900_0;
    %and;
    %store/vec4 v0x7fac4be322e0_0, 0, 1;
    %load/vec4 v0x7fac4be32bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x7fac4be32bb0_0;
    %load/vec4 v0x7fac4be32f80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fac4be32900_0;
    %and;
    %store/vec4 v0x7fac4be32420_0, 0, 1;
    %load/vec4 v0x7fac4be32af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x7fac4be32af0_0;
    %load/vec4 v0x7fac4be32f80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fac4be32900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fac4be32370_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fac4be32af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x7fac4be32af0_0;
    %load/vec4 v0x7fac4be33050_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fac4be329a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fac4be32370_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be32370_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fac4be32c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x7fac4be32c40_0;
    %load/vec4 v0x7fac4be32f80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fac4be32900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fac4be324f0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fac4be32c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x7fac4be32c40_0;
    %load/vec4 v0x7fac4be33050_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fac4be329a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fac4be324f0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be324f0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %vpi_call 15 68 "$display", "In Hazard-- BranchD=%1d, MemReadE=%1d, MemtoRegE=%1d, RegWriteE=%1d, MemReadM=%1d, MemtoRegM=%1d, RegWriteM=%1d, RegWriteW=%1d, RsD=%5d, RtD=%5d, RsE=%5d, RtE=%5d, WriteRegE=%5d, WriteRegM=%5d, WriteRegW=%5d, StallF=%1d, StallD=%1d, FlushE=%1d, lwstall=%1d, branchstall=%1d\012", v0x7fac4be32120_0, v0x7fac4be325a0_0, v0x7fac4be326c0_0, v0x7fac4be32860_0, v0x7fac4be32630_0, v0x7fac4be327d0_0, v0x7fac4be32900_0, v0x7fac4be329a0_0, v0x7fac4be32a40_0, v0x7fac4be32bb0_0, v0x7fac4be32af0_0, v0x7fac4be32c40_0, v0x7fac4be32ef0_0, v0x7fac4be32f80_0, v0x7fac4be33050_0, v0x7fac4be32e60_0, v0x7fac4be32dd0_0, v0x7fac4be32200_0, v0x7fac4be33170_0, v0x7fac4be330e0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fac4be338c0;
T_2 ;
    %wait E_0x7fac4be33ad0;
    %load/vec4 v0x7fac4be33d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fac4be33b30_0;
    %store/vec4 v0x7fac4be33c90_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fac4be33be0_0;
    %store/vec4 v0x7fac4be33c90_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fac4be2e800;
T_3 ;
    %wait E_0x7fac4be2ea10;
    %load/vec4 v0x7fac4be2eca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fac4be2ea70_0;
    %store/vec4 v0x7fac4be2ebf0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fac4be2eb30_0;
    %store/vec4 v0x7fac4be2ebf0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fac4be33e50;
T_4 ;
    %wait E_0x7fac4be34060;
    %load/vec4 v0x7fac4be34310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fac4be340c0_0;
    %store/vec4 v0x7fac4be34240_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fac4be34190_0;
    %store/vec4 v0x7fac4be34240_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fac4be2c5e0;
T_5 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fac4be2ca40_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fac4be2c5e0;
T_6 ;
    %wait E_0x7fac4be27f10;
    %vpi_func 10 22 "$time" 64 {0 0 0};
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fac4be2c870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fac4be2cad0_0;
    %store/vec4 v0x7fac4be2ca40_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fac4be333f0;
T_7 ;
    %vpi_call 16 19 "$readmemh", "../test/add_test/add_test.v", v0x7fac4be31dd0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be337d0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fac4be333f0;
T_8 ;
    %wait E_0x7fac4be33610;
    %load/vec4 v0x7fac4be33660_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fac4be31dd0, 4;
    %store/vec4 v0x7fac4be33710_0, 0, 32;
    %load/vec4 v0x7fac4be337d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fac4be337d0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fac4be29d50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be2a030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be2a350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be2a1b0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x7fac4be29d50;
T_10 ;
    %wait E_0x7fac4be27f10;
    %load/vec4 v0x7fac4be2a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fac4be2a030_0;
    %store/vec4 v0x7fac4be2a030_0, 0, 32;
    %load/vec4 v0x7fac4be2a350_0;
    %store/vec4 v0x7fac4be2a350_0, 0, 32;
    %load/vec4 v0x7fac4be2a1b0_0;
    %store/vec4 v0x7fac4be2a1b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fac4be28af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fac4be2a260_0;
    %store/vec4 v0x7fac4be2a1b0_0, 0, 32;
    %load/vec4 v0x7fac4be2a0f0_0;
    %store/vec4 v0x7fac4be2a030_0, 0, 32;
    %load/vec4 v0x7fac4be2a400_0;
    %store/vec4 v0x7fac4be2a350_0, 0, 32;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fac4be2f250;
T_11 ;
    %wait E_0x7fac4be2f630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2fc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2f7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2fa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2fad0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be30280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be30060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2ffd0_0, 0, 1;
    %load/vec4 v0x7fac4be2ff00_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %vpi_call 13 147 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_11.12;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.12;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f8e0_0, 0, 1;
    %jmp T_11.12;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2ffd0_0, 0, 1;
    %jmp T_11.12;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %jmp T_11.12;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f7c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f7c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.12;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fa40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.12;
T_11.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fb60_0, 0, 1;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %load/vec4 v0x7fac4be2ff00_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %vpi_call 13 141 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_11.22;
T_11.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.22;
T_11.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.22;
T_11.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.22;
T_11.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.22;
T_11.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.22;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2f8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be30060_0, 0, 1;
    %jmp T_11.22;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be30280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2fd10_0, 0, 1;
    %jmp T_11.22;
T_11.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fac4be2f660_0, 0, 3;
    %jmp T_11.22;
T_11.22 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fac4be2fc70_0;
    %load/vec4 v0x7fac4be2f720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fac4be2f660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fac4be2f850_0, 0, 5;
    %load/vec4 v0x7fac4be2fb60_0;
    %load/vec4 v0x7fac4be2fa40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fac4be2f9b0_0, 0, 2;
    %load/vec4 v0x7fac4be2fd10_0;
    %load/vec4 v0x7fac4be2fad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fac4be2fdb0_0, 0, 2;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fac4be34e80;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be35430_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fac4be35430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fac4be35430_0;
    %store/vec4a v0x7fac4be359f0, 4, 0;
    %load/vec4 v0x7fac4be35430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fac4be35430_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x7fac4be34e80;
T_13 ;
    %wait E_0x7fac4be351e0;
    %load/vec4 v0x7fac4be358d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fac4be359f0, 4;
    %store/vec4 v0x7fac4be356f0_0, 0, 32;
    %load/vec4 v0x7fac4be35960_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fac4be359f0, 4;
    %store/vec4 v0x7fac4be357a0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fac4be34e80;
T_14 ;
    %wait E_0x7fac4be2fc20;
    %load/vec4 v0x7fac4be35230_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fac4be35ed0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fac4be355b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fac4be354c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fac4be359f0, 4, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fac4be35e30_0;
    %load/vec4 v0x7fac4be35ed0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fac4be359f0, 4, 0;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fac4be2bb10;
T_15 ;
    %wait E_0x7fac4be2bcd0;
    %load/vec4 v0x7fac4be2bf60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fac4be2bd20_0;
    %store/vec4 v0x7fac4be2beb0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fac4be2bdd0_0;
    %store/vec4 v0x7fac4be2beb0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fac4be2c050;
T_16 ;
    %wait E_0x7fac4be2c260;
    %load/vec4 v0x7fac4be2c4f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fac4be2c2c0_0;
    %store/vec4 v0x7fac4be2c420_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fac4be2c380_0;
    %store/vec4 v0x7fac4be2c420_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fac4be349a0;
T_17 ;
    %wait E_0x7fac4be34ba0;
    %load/vec4 v0x7fac4be34cb0_0;
    %load/vec4 v0x7fac4be34d80_0;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be34bf0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be34bf0_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fac4be2eda0;
T_18 ;
    %wait E_0x7fac4be2efa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be2eff0_0, 0, 1;
    %load/vec4 v0x7fac4be2f0d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fac4be2f170_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be2eff0_0, 0, 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fac4be36b90;
T_19 ;
    %wait E_0x7fac4be2f630;
    %load/vec4 v0x7fac4be36d80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fac4be36d80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fac4be36e30_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fac4be36d80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fac4be36d80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fac4be36e30_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fac4be2e350;
T_20 ;
    %wait E_0x7fac4be2d720;
    %load/vec4 v0x7fac4be2e570_0;
    %load/vec4 v0x7fac4be2e700_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fac4be2e660_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fac4be36f20;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fac4be37250_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x7fac4be36f20;
T_22 ;
    %wait E_0x7fac4be37130;
    %load/vec4 v0x7fac4be37300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x7fac4be373d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %vpi_call 21 26 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fac4be37180_0 {0 0 0};
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7fac4be373d0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %vpi_call 21 31 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be37250_0, 0, 1;
    %delay 1, 0;
    %vpi_call 21 33 "$finish" {0 0 0};
T_22.4 ;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fac4be28930;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be28df0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be28fa0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be29aa0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be295c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be29720_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be29460_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be29120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be29280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be29880_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x7fac4be28930;
T_24 ;
    %wait E_0x7fac4be27f10;
    %load/vec4 v0x7fac4be28e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fac4be28df0_0;
    %store/vec4 v0x7fac4be28df0_0, 0, 5;
    %load/vec4 v0x7fac4be28fa0_0;
    %store/vec4 v0x7fac4be28fa0_0, 0, 2;
    %load/vec4 v0x7fac4be29aa0_0;
    %store/vec4 v0x7fac4be29aa0_0, 0, 2;
    %load/vec4 v0x7fac4be295c0_0;
    %store/vec4 v0x7fac4be295c0_0, 0, 5;
    %load/vec4 v0x7fac4be29720_0;
    %store/vec4 v0x7fac4be29720_0, 0, 5;
    %load/vec4 v0x7fac4be29460_0;
    %store/vec4 v0x7fac4be29460_0, 0, 5;
    %load/vec4 v0x7fac4be29120_0;
    %store/vec4 v0x7fac4be29120_0, 0, 32;
    %load/vec4 v0x7fac4be29280_0;
    %store/vec4 v0x7fac4be29280_0, 0, 32;
    %load/vec4 v0x7fac4be29880_0;
    %store/vec4 v0x7fac4be29880_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fac4be28d60_0;
    %store/vec4 v0x7fac4be28df0_0, 0, 5;
    %load/vec4 v0x7fac4be28f10_0;
    %store/vec4 v0x7fac4be28fa0_0, 0, 2;
    %load/vec4 v0x7fac4be29a10_0;
    %store/vec4 v0x7fac4be29aa0_0, 0, 2;
    %load/vec4 v0x7fac4be29510_0;
    %store/vec4 v0x7fac4be295c0_0, 0, 5;
    %load/vec4 v0x7fac4be29670_0;
    %store/vec4 v0x7fac4be29720_0, 0, 5;
    %load/vec4 v0x7fac4be293b0_0;
    %store/vec4 v0x7fac4be29460_0, 0, 5;
    %load/vec4 v0x7fac4be29080_0;
    %store/vec4 v0x7fac4be29120_0, 0, 32;
    %load/vec4 v0x7fac4be291d0_0;
    %store/vec4 v0x7fac4be29280_0, 0, 32;
    %load/vec4 v0x7fac4be297d0_0;
    %store/vec4 v0x7fac4be29880_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fac4be360f0;
T_25 ;
    %wait E_0x7fac4be36300;
    %load/vec4 v0x7fac4be36570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x7fac4be36360_0;
    %store/vec4 v0x7fac4be364e0_0, 0, 5;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fac4be36450_0;
    %store/vec4 v0x7fac4be364e0_0, 0, 5;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fac4be2d570;
T_26 ;
    %wait E_0x7fac4be2d7d0;
    %load/vec4 v0x7fac4be2db70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x7fac4be2d810_0;
    %store/vec4 v0x7fac4be2dab0_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fac4be2db70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x7fac4be2d8e0_0;
    %store/vec4 v0x7fac4be2dab0_0, 0, 32;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7fac4be2d980_0;
    %store/vec4 v0x7fac4be2dab0_0, 0, 32;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fac4be2dc90;
T_27 ;
    %wait E_0x7fac4be2dec0;
    %load/vec4 v0x7fac4be2e200_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fac4be2df10_0;
    %store/vec4 v0x7fac4be2e130_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fac4be2e200_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7fac4be2dfd0_0;
    %store/vec4 v0x7fac4be2e130_0, 0, 32;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7fac4be2e080_0;
    %store/vec4 v0x7fac4be2e130_0, 0, 32;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fac4be2cfe0;
T_28 ;
    %wait E_0x7fac4be2d1f0;
    %load/vec4 v0x7fac4be2d490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7fac4be2d240_0;
    %store/vec4 v0x7fac4be2d3c0_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fac4be2d310_0;
    %store/vec4 v0x7fac4be2d3c0_0, 0, 32;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fac4be13cd0;
T_29 ;
    %wait E_0x7fac4be13e30;
    %load/vec4 v0x7fac4be17b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %jmp T_29.6;
T_29.0 ;
    %load/vec4 v0x7fac4be27a00_0;
    %load/vec4 v0x7fac4be27ac0_0;
    %and;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
    %jmp T_29.6;
T_29.1 ;
    %load/vec4 v0x7fac4be27a00_0;
    %load/vec4 v0x7fac4be27ac0_0;
    %or;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
    %jmp T_29.6;
T_29.2 ;
    %load/vec4 v0x7fac4be27a00_0;
    %load/vec4 v0x7fac4be27ac0_0;
    %add;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
    %jmp T_29.6;
T_29.3 ;
    %load/vec4 v0x7fac4be27a00_0;
    %load/vec4 v0x7fac4be27ac0_0;
    %sub;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
    %jmp T_29.6;
T_29.4 ;
    %load/vec4 v0x7fac4be27ac0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0x7fac4be27a00_0;
    %load/vec4 v0x7fac4be27ac0_0;
    %cmp/u;
    %jmp/0xz  T_29.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be27950_0, 0, 32;
T_29.8 ;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fac4be27bd0;
T_30 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be28200_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be283a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be28000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be28500_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be286c0_0, 0, 5;
    %end;
    .thread T_30;
    .scope S_0x7fac4be27bd0;
T_31 ;
    %wait E_0x7fac4be27f10;
    %load/vec4 v0x7fac4be280a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be28200_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be283a0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be28000_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be286c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be286c0_0, 0, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fac4be28150_0;
    %store/vec4 v0x7fac4be28200_0, 0, 2;
    %load/vec4 v0x7fac4be282f0_0;
    %store/vec4 v0x7fac4be283a0_0, 0, 2;
    %load/vec4 v0x7fac4be27f40_0;
    %store/vec4 v0x7fac4be28000_0, 0, 32;
    %load/vec4 v0x7fac4be28450_0;
    %pad/u 5;
    %store/vec4 v0x7fac4be286c0_0, 0, 5;
    %load/vec4 v0x7fac4be28610_0;
    %store/vec4 v0x7fac4be286c0_0, 0, 5;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fac4be303e0;
T_32 ;
    %wait E_0x7fac4be305d0;
    %load/vec4 v0x7fac4be30810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7fac4be306c0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fac4be30980, 4;
    %store/vec4 v0x7fac4be31a30_0, 0, 32;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fac4be303e0;
T_33 ;
    %wait E_0x7fac4be2fc20;
    %load/vec4 v0x7fac4be308a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x7fac4be31ad0_0;
    %load/vec4 v0x7fac4be306c0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fac4be30980, 4, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fac4be2b0a0;
T_34 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fac4be2b720_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be2b590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be2b430_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fac4be2b880_0, 0, 5;
    %end;
    .thread T_34;
    .scope S_0x7fac4be2b0a0;
T_35 ;
    %wait E_0x7fac4be27f10;
    %load/vec4 v0x7fac4be2b640_0;
    %store/vec4 v0x7fac4be2b720_0, 0, 2;
    %load/vec4 v0x7fac4be2b4d0_0;
    %store/vec4 v0x7fac4be2b590_0, 0, 32;
    %load/vec4 v0x7fac4be2b380_0;
    %store/vec4 v0x7fac4be2b430_0, 0, 32;
    %load/vec4 v0x7fac4be2b7c0_0;
    %store/vec4 v0x7fac4be2b880_0, 0, 5;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fac4be343f0;
T_36 ;
    %wait E_0x7fac4be34600;
    %load/vec4 v0x7fac4be348d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x7fac4be34660_0;
    %store/vec4 v0x7fac4be347e0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fac4be34730_0;
    %store/vec4 v0x7fac4be347e0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fac4be36640;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fac4be36930_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x7fac4be36640;
T_38 ;
    %wait E_0x7fac4be27f10;
    %load/vec4 v0x7fac4be36930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fac4be36930_0, 0, 32;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fac4be36640;
T_39 ;
    %wait E_0x7fac4be36840;
    %load/vec4 v0x7fac4be36ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %vpi_call 19 27 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fac4be369e0_0;
    %load/vec4 v0x7fac4be36930_0;
    %div;
    %vpi_call 19 28 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fac4be36930_0, v0x7fac4be369e0_0, S<0,vec4,u32> {1 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fac4be14050;
T_40 ;
    %load/vec4 v0x7fac4be3a290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fac4be39730_0;
    %inv;
    %store/vec4 v0x7fac4be39730_0, 0, 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fac4be14050;
T_41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fac4be39730_0, 0, 1;
    %vpi_call 2 254 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 255 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fac4be14050 {0 0 0};
    %vpi_call 2 257 "$monitor", $time, " in %m, currPC = %08x, nextPC = %08x, instruction = %08x, ALUOut_E = %08x, ALUOut_M = %08x, ALUOut_W = %08x, readData_M = %08x, readData_W = %08x, EqualD = %01d, PCSrc_D = %01d, StallF = %01d\012", v0x7fac4be38510_0, v0x7fac4be38030_0, v0x7fac4be39950_0, v0x7fac4be374a0_0, v0x7fac4be37590_0, v0x7fac4be37620_0, v0x7fac4be39f90_0, v0x7fac4be3a060_0, v0x7fac4be37920_0, v0x7fac4be383f0_0, v0x7fac4be390e0_0 {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 259 "$finish" {0 0 0};
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Get_Jump_Addr.v";
    "./MEM_WB.v";
    "./MUX.v";
    "./PC.v";
    "./Adder.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Hazard_Unit.v";
    "./Instruction_Memory.v";
    "./Equal.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
