// Seed: 30628533
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    output tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    output wire id_8,
    id_14,
    input tri1 id_9,
    input uwire id_10,
    input tri id_11,
    input tri0 id_12
);
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output wor id_2,
    output tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    output tri1 id_6,
    output wire id_7,
    output uwire id_8,
    output tri1 id_9,
    input wor id_10,
    input tri id_11,
    input tri1 id_12,
    output uwire id_13,
    output wor id_14,
    input supply1 id_15,
    input tri1 id_16,
    input wor id_17
);
  wor id_19, id_20, id_21;
  nor primCall (
      id_7, id_19, id_4, id_10, id_12, id_20, id_22, id_17, id_16, id_0, id_23, id_11, id_21, id_15
  );
  wire id_22;
  assign id_1 = -1;
  always id_19 = id_10;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_11,
      id_10,
      id_3,
      id_0,
      id_0,
      id_17,
      id_2,
      id_21,
      id_11,
      id_15,
      id_19
  );
  wire id_24;
endmodule
