EINVAL,VAR_0
PPSMC_DISPLAY_WATERMARK_HIGH,VAR_1
PPSMC_DISPLAY_WATERMARK_LOW,VAR_2
PPSMC_STATEFLAG_DEEPSLEEP_BYPASS,VAR_3
PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE,VAR_4
PPSMC_SWSTATE_FLAG_DC,VAR_5
PPSMC_SWSTATE_FLAG_UVD,VAR_6
SCLK_MIN_DEEPSLEEP_FREQ,VAR_7
SISLANDS_DRIVER_STATE_ARB_INDEX,VAR_8
SISLANDS_MAX_HARDWARE_POWERLEVELS,VAR_9
SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT,VAR_10
SI_SMC_SOFT_REGISTER_watermark_threshold,VAR_11
evergreen_get_pi,FUNC_0
ni_get_pi,FUNC_1
si_convert_power_level_to_smc,FUNC_2
si_get_pi,FUNC_3
si_get_ps,FUNC_4
si_populate_power_containment_values,FUNC_5
si_populate_smc_sp,FUNC_6
si_populate_smc_t,FUNC_7
si_populate_sq_ramping_values,FUNC_8
si_write_smc_soft_register,FUNC_9
si_convert_power_state_to_smc,FUNC_10
adev,VAR_12
amdgpu_state,VAR_13
smc_state,VAR_14
eg_pi,VAR_15
ni_pi,VAR_16
si_pi,VAR_17
state,VAR_18
i,VAR_19
ret,VAR_20
threshold,VAR_21
sclk_in_sr,VAR_22
