<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Journal Articles<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_>J. Supercomput</span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Dong Oh Son, Seung Gu Kang, Jong Myon Kim, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>An Efficient Scheduling Scheme Using Estimated Execution Time for Heterogeneous Computing Systems</b>." In <i>Jounral of Supercomputing, Vol.65, Issue 2, pp.886-902</i>, 2013..<br>[<a href='/pub/jsupercomputing13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TVLSI</span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation</b>." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://http://www.jilp.org/vol13/index.html' target=_blank>JILP</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching by Exploiting Global and Local Access Patterns</b>." In <i>the Journal of Instruction-Level Parallelism</i>, Volume 13, 2011, ISSN 1942-9525.<br>[<a href='/pub/jilp11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Protect Phase-Change Memory against Malicious Wear-out</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences of 2010</i>, pp.119-127, January/February, 2011.<br>[<a href='/pub/top_picks_2011.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csdl2.computer.org/persagen/DLAbsToc.jsp?resourcePath=/dl/trans/tc/&toc=comp/trans/tc/2007/01/t1toc.xml&DOI=10.1109/TC.2007.17' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>Reducing Cache Pollution via Dynamic Data Prefetch Filtering</b>." In <i>IEEE Transactions on Computers</i>, Vol. 56, No.1, pp.18-31, January, 2007.<br>[<a href='/pub/toc07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>JILP</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee,  Gary S. Tyson, and Matthew K. Farrens. "<b>Improving Bandwidth Utilization using Eager Writebacks</b>." In <i>Journal of Instruction-Level Parallelism</i>, Vol. 3, 2001.<br>[<a href='/pub/jilp01.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ITJ</span></td><td align='justify'><span class=mars4_>Paul Zagacki, Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin Lee. "<b>Architecture of a 3D Software Stack for Peak Pentium III Processor Performance</b>." In <i>Intel Technology Journal</i>, Q2, May, 1999.<br>[<a href='/pub/itj99.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
