	component myQsys is
		port (
			clk_clk                 : in    std_logic                     := 'X';             -- clk
			interface_address       : in    std_logic_vector(24 downto 0) := (others => 'X'); -- address
			interface_byteenable_n  : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable_n
			interface_chipselect    : in    std_logic                     := 'X';             -- chipselect
			interface_writedata     : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			interface_read_n        : in    std_logic                     := 'X';             -- read_n
			interface_write_n       : in    std_logic                     := 'X';             -- write_n
			interface_readdata      : out   std_logic_vector(15 downto 0);                    -- readdata
			interface_readdatavalid : out   std_logic;                                        -- readdatavalid
			interface_waitrequest   : out   std_logic;                                        -- waitrequest
			reset_reset_n           : in    std_logic                     := 'X';             -- reset_n
			wires_addr              : out   std_logic_vector(12 downto 0);                    -- addr
			wires_ba                : out   std_logic_vector(1 downto 0);                     -- ba
			wires_cas_n             : out   std_logic;                                        -- cas_n
			wires_cke               : out   std_logic;                                        -- cke
			wires_cs_n              : out   std_logic;                                        -- cs_n
			wires_dq                : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			wires_dqm               : out   std_logic_vector(1 downto 0);                     -- dqm
			wires_ras_n             : out   std_logic;                                        -- ras_n
			wires_we_n              : out   std_logic                                         -- we_n
		);
	end component myQsys;

