# TEAM-02
## 질문거리
1. compile, synthesis <-- make file
2. FPGA
3. 
## 진행상황
<TL>
1. 김주성:
2. 최원기:
<DLL>
1. 임용성:
2. 이승로: DLCMSM, DLLP generator, Decoder(dllp 부분만 설계함) / 테스트벤치 or 합성은 아직 진행X
## TestBench
- **How to use**
  - Make sure your SSH terminal supports remote GUI functionality.
  - Linux cli mode:
    ```
    $ source env.source
    $ cd sim/sv/work/
    $ mkdir devel
    $ make clean
    $ make devel
    ```
