INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mert Akin/Documents/GITHUB/lab7-Behavioral-Modeling/lab7_1_5/specific_counter_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module specific_counter_case
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mert Akin/Documents/GITHUB/lab7-Behavioral-Modeling/lab7_1_5/specific_counter_case_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module specific_counter_case_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mert Akin/Documents/GITHUB/lab7-Behavioral-Modeling/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
